INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1 opened at Sat Feb 24 15:57:11 CET 2024
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 4.63 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.89 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 5.09 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 50MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./proj_doitgen_no_taffo/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./proj_doitgen_no_taffo/solution1/directives.tcl
Execute     set_directive_top -name doitgen doitgen 
INFO: [HLS 200-1510] Running: set_directive_top -name doitgen doitgen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 753.621 MB.
INFO: [HLS 200-10] Analyzing design file 'doitgen_no_taffo.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling doitgen_no_taffo.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang doitgen_no_taffo.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.c.clang.err.log 
Command       ap_eval done; 0.55 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top doitgen -name=doitgen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.4 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.16 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.22 sec.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.14 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.pp.0.c.clang.err.log 
Command       ap_eval done; 0.35 sec.
WARNING: [HLS 207-5292] unused parameter 'argc' (doitgen_no_taffo.c:75:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (doitgen_no_taffo.c:75:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0.76 seconds. Elapsed time: 2.2 seconds; current allocated memory: 753.621 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_no_taffo.g.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.29 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.51 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.51 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=doitgen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=doitgen -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.57 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.57 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=doitgen 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=doitgen -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 27.98 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_2' is marked as complete unroll implied by the pipeline pragma (doitgen_no_taffo.c:52:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (doitgen_no_taffo.c:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_4' is marked as complete unroll implied by the pipeline pragma (doitgen_no_taffo.c:57:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_5' is marked as complete unroll implied by the pipeline pragma (doitgen_no_taffo.c:64:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (doitgen_no_taffo.c:52:19) in function 'doitgen' completely with a factor of 16 (doitgen_no_taffo.c:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_52_2' (doitgen_no_taffo.c:52:19) in function 'doitgen' has been removed because the loop is unrolled completely (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (doitgen_no_taffo.c:64:24) in function 'doitgen' completely with a factor of 16 (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_3' (doitgen_no_taffo.c:54:19) in function 'doitgen' completely with a factor of 16 (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' (doitgen_no_taffo.c:57:23) in function 'doitgen' completely with a factor of 16 (doitgen_no_taffo.c:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_57_4' (doitgen_no_taffo.c:57:23) in function 'doitgen' has been removed because the loop is unrolled completely (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Block partitioning with factor 4 on dimension 1. (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Block partitioning with factor 4 on dimension 1. (doitgen_no_taffo.c:25:0)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (doitgen_no_taffo.c:72:1)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (doitgen_no_taffo.c:59:13)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (doitgen_no_taffo.c:36:7)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.01 seconds. CPU system time: 0.97 seconds. Elapsed time: 38.47 seconds; current allocated memory: 760.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.340 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top doitgen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 775.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 775.938 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.53 seconds; current allocated memory: 825.852 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 2.45 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.45 seconds; current allocated memory: 874.730 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.55 sec.
Command     elaborate done; 45.24 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'doitgen' ...
Execute       ap_set_top_model doitgen 
Execute       get_model_list doitgen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model doitgen 
Execute       preproc_iomode -model doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       get_model_list doitgen -filter all-wo-channel 
INFO-FLOW: Model list for configure: doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO-FLOW: Configuring Module : doitgen_Pipeline_VITIS_LOOP_50_1 ...
Execute       set_default_model doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       apply_spec_resource_limit doitgen_Pipeline_VITIS_LOOP_50_1 
INFO-FLOW: Configuring Module : doitgen ...
Execute       set_default_model doitgen 
Execute       apply_spec_resource_limit doitgen 
INFO-FLOW: Model list for preprocess: doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO-FLOW: Preprocessing Module: doitgen_Pipeline_VITIS_LOOP_50_1 ...
Execute       set_default_model doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       cdfg_preprocess -model doitgen_Pipeline_VITIS_LOOP_50_1 
Command       cdfg_preprocess done; 0.17 sec.
Execute       rtl_gen_preprocess doitgen_Pipeline_VITIS_LOOP_50_1 
INFO-FLOW: Preprocessing Module: doitgen ...
Execute       set_default_model doitgen 
Execute       cdfg_preprocess -model doitgen 
Execute       rtl_gen_preprocess doitgen 
INFO-FLOW: Model list for synthesis: doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doitgen_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       schedule -model doitgen_Pipeline_VITIS_LOOP_50_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_279', doitgen_no_taffo.c:36) on port 'gmem_0' (doitgen_no_taffo.c:36) and bus request operation ('empty_277', doitgen_no_taffo.c:59) on port 'gmem_0' (doitgen_no_taffo.c:59).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_50_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 154.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 153.83 seconds. CPU system time: 0.26 seconds. Elapsed time: 154.55 seconds; current allocated memory: 982.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 28.63 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.sched.adb -f 
Command       db_write done; 0.74 sec.
INFO-FLOW: Finish scheduling doitgen_Pipeline_VITIS_LOOP_50_1.
Execute       set_default_model doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       bind -model doitgen_Pipeline_VITIS_LOOP_50_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 31.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 60.81 seconds. CPU system time: 0.09 seconds. Elapsed time: 61.08 seconds; current allocated memory: 982.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 27.19 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.bind.adb -f 
Command       db_write done; 0.85 sec.
INFO-FLOW: Finish binding doitgen_Pipeline_VITIS_LOOP_50_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doitgen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model doitgen 
Execute       schedule -model doitgen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.8 seconds. CPU system time: 0.09 seconds. Elapsed time: 28.96 seconds; current allocated memory: 982.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.57 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.sched.adb -f 
INFO-FLOW: Finish scheduling doitgen.
Execute       set_default_model doitgen 
Execute       bind -model doitgen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.81 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 982.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.23 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.bind.adb -f 
INFO-FLOW: Finish binding doitgen.
Execute       get_model_list doitgen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess doitgen_Pipeline_VITIS_LOOP_50_1 
Execute       rtl_gen_preprocess doitgen 
INFO-FLOW: Model list for RTL generation: doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doitgen_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model doitgen_Pipeline_VITIS_LOOP_50_1 -top_prefix doitgen_ -sub_prefix doitgen_ -mg_file /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doitgen_Pipeline_VITIS_LOOP_50_1'.
Command       create_rtl_model done; 6.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.03 seconds; current allocated memory: 1006.715 MB.
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.rtl_wrap.cfg.tcl 
Execute       gen_rtl doitgen_Pipeline_VITIS_LOOP_50_1 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/vhdl/doitgen_doitgen_Pipeline_VITIS_LOOP_50_1 
Command       gen_rtl done; 0.33 sec.
Execute       gen_rtl doitgen_Pipeline_VITIS_LOOP_50_1 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/verilog/doitgen_doitgen_Pipeline_VITIS_LOOP_50_1 
Command       gen_rtl done; 0.35 sec.
Execute       syn_report -csynth -model doitgen_Pipeline_VITIS_LOOP_50_1 -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/doitgen_Pipeline_VITIS_LOOP_50_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.75 sec.
Execute       syn_report -rtlxml -model doitgen_Pipeline_VITIS_LOOP_50_1 -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/doitgen_Pipeline_VITIS_LOOP_50_1_csynth.xml 
Command       syn_report done; 0.34 sec.
Execute       syn_report -verbosereport -model doitgen_Pipeline_VITIS_LOOP_50_1 -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 29.1 sec.
Execute       db_write -model doitgen_Pipeline_VITIS_LOOP_50_1 -f -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.adb 
Command       db_write done; 1.26 sec.
Execute       db_write -model doitgen_Pipeline_VITIS_LOOP_50_1 -bindview -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 34.15 sec.
Execute       gen_tb_info doitgen_Pipeline_VITIS_LOOP_50_1 -p /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doitgen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model doitgen -top_prefix  -sub_prefix doitgen_ -mg_file /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/A_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/C_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doitgen/sum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doitgen' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_0', 'C_0' and 'sum' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'doitgen/A_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'doitgen/A_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'doitgen' is 8193 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'doitgen'.
Command       create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.84 seconds. CPU system time: 0.6 seconds. Elapsed time: 69.7 seconds; current allocated memory: 1.146 GB.
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.rtl_wrap.cfg.tcl 
Execute       gen_rtl doitgen -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/vhdl/doitgen 
Execute       gen_rtl doitgen -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/verilog/doitgen 
Execute       syn_report -csynth -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/doitgen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/doitgen_csynth.xml 
Execute       syn_report -verbosereport -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.87 sec.
Execute       db_write -model doitgen -f -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.adb 
Execute       db_write -model doitgen -bindview -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info doitgen -p /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.constraint.tcl 
Execute       syn_report -designview -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.design.xml 
Command       syn_report done; 0.74 sec.
Execute       syn_report -csynthDesign -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model doitgen -o /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.protoinst 
Execute       sc_get_clocks doitgen 
Execute       sc_get_portdomain doitgen 
INFO-FLOW: Model list for RTL component generation: doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO-FLOW: Handling components in module [doitgen_Pipeline_VITIS_LOOP_50_1] ... 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.compgen.tcl 
INFO-FLOW: Found component doitgen_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model doitgen_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component doitgen_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model doitgen_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Handling components in module [doitgen] ... 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.tcl 
INFO-FLOW: Found component doitgen_gmem_0_m_axi.
INFO-FLOW: Append model doitgen_gmem_0_m_axi
INFO-FLOW: Found component doitgen_gmem_m_axi.
INFO-FLOW: Append model doitgen_gmem_m_axi
INFO-FLOW: Found component doitgen_control_s_axi.
INFO-FLOW: Append model doitgen_control_s_axi
INFO-FLOW: Append model doitgen_Pipeline_VITIS_LOOP_50_1
INFO-FLOW: Append model doitgen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: doitgen_fadd_32ns_32ns_32_2_full_dsp_1 doitgen_fmul_32ns_32ns_32_2_max_dsp_1 doitgen_gmem_0_m_axi doitgen_gmem_m_axi doitgen_control_s_axi doitgen_Pipeline_VITIS_LOOP_50_1 doitgen
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model doitgen_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model doitgen_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model doitgen_gmem_0_m_axi
INFO-FLOW: To file: write model doitgen_gmem_m_axi
INFO-FLOW: To file: write model doitgen_control_s_axi
INFO-FLOW: To file: write model doitgen_Pipeline_VITIS_LOOP_50_1
INFO-FLOW: To file: write model doitgen
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db' modelList='doitgen_fadd_32ns_32ns_32_2_full_dsp_1
doitgen_fmul_32ns_32ns_32_2_max_dsp_1
doitgen_gmem_0_m_axi
doitgen_gmem_m_axi
doitgen_control_s_axi
doitgen_Pipeline_VITIS_LOOP_50_1
doitgen
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.75 seconds; current allocated memory: 1.148 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='doitgen_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name doitgen
INFO-FLOW: Done: create_csynth_xml bind info time: 1.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='doitgen_fadd_32ns_32ns_32_2_full_dsp_1
doitgen_fmul_32ns_32ns_32_2_max_dsp_1
doitgen_gmem_0_m_axi
doitgen_gmem_m_axi
doitgen_control_s_axi
doitgen_Pipeline_VITIS_LOOP_50_1
doitgen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen_Pipeline_VITIS_LOOP_50_1.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/doitgen.constraint.tcl 
Execute       sc_get_clocks doitgen 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/impl/misc/doitgen_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/doitgen/proj_doitgen_no_taffo/solution1/impl/misc/doitgen_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE doitgen LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE doitgen LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} MODULE doitgen LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST doitgen MODULE2INSTS {doitgen doitgen doitgen_Pipeline_VITIS_LOOP_50_1 grp_doitgen_Pipeline_VITIS_LOOP_50_1_fu_2201} INST2MODULE {doitgen doitgen grp_doitgen_Pipeline_VITIS_LOOP_50_1_fu_2201 doitgen_Pipeline_VITIS_LOOP_50_1} INSTDATA {doitgen {DEPTH 1 CHILDREN grp_doitgen_Pipeline_VITIS_LOOP_50_1_fu_2201} grp_doitgen_Pipeline_VITIS_LOOP_50_1_fu_2201 {DEPTH 2 CHILDREN {}}} MODULEDATA {doitgen_Pipeline_VITIS_LOOP_50_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_7136_p2 SOURCE doitgen_no_taffo.c:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_276_fu_7158_p2 SOURCE {} VARIABLE empty_276 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_30 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_30 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11407_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11408_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_21414_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_21415_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_32 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_32 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_31421_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_31422_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_33 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_33 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41428_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41429_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_34 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_34 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_51435_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_51436_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_35 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_35 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_61442_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_61443_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_36 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_36 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_71449_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_71450_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_37 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_37 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_81456_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_81457_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_38 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_38 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_91463_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_91464_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_39 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_39 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_101470_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_101471_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_40 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_40 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_111477_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_111478_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_41 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_41 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_121484_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_121485_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_42 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_42 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_131491_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_131492_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_43 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_43 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_141498_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_141499_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_44 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_44 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_151505_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_151506_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_1_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_1_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_2_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_2_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_3_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_3_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_4_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_4_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_5_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_5_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_6_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_6_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_7_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_7_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_8_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_8_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_9_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_9_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_10_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_10_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_11_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_11_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_12_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_12_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_13_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_13_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U56 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U57 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U58 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U59 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U60 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U61 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U64 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_14_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_14_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_16 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_17 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_18 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_19 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_20 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U17 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_21 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_22 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_23 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_24 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_25 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_26 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_27 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U65 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_28 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_29 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U18 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U66 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_1_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U19 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U3 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_2_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U20 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U68 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U4 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_3_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U21 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U5 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_4_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U22 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U70 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U6 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_5_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U71 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U7 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_6_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U72 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U8 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_7_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U9 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_8_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U74 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U10 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_9_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U11 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_10_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U12 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_11_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U13 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_12_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U14 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_13_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U15 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_14_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_1 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_2 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_3 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_4 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_5 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_6 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_7 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_8 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_9 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_s LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_10 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_11 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_12 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_13 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE doitgen_no_taffo.c:59 VARIABLE mul18_15_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U16 SOURCE doitgen_no_taffo.c:59 VARIABLE add21_15_15_14 LOOP VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 240 BRAM 0 URAM 0}} doitgen {AREA {DSP 240 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.36 seconds; current allocated memory: 1.270 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for doitgen.
INFO: [VLOG 209-307] Generating Verilog RTL for doitgen.
Execute       syn_report -model doitgen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
Command     autosyn done; 340.87 sec.
Command   csynth_design done; 386.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 380.69 seconds. CPU system time: 3.13 seconds. Elapsed time: 386.17 seconds; current allocated memory: 546.562 MB.
Command ap_source done; 401.69 sec.
Execute cleanup_all 
Command cleanup_all done; 0.41 sec.
