INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Imm_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_ext
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Imm_ext.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:221]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/MUX32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/MUX32_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/R_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
