
ModbusRTU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005454  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080055e4  080055e4  000065e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059bc  080059bc  000070e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080059bc  080059bc  000069bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059c4  080059c4  000070e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059c4  080059c4  000069c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080059c8  080059c8  000069c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e8  20000000  080059cc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000070e8  2**0
                  CONTENTS
 10 .bss          000003c0  200000e8  200000e8  000070e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004a8  200004a8  000070e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000070e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000105cc  00000000  00000000  00007118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cd2  00000000  00000000  000176e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  0001a3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bca  00000000  00000000  0001b320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024212  00000000  00000000  0001beea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015f63  00000000  00000000  000400fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cea9f  00000000  00000000  0005605f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00124afe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004644  00000000  00000000  00124b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00129188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e8 	.word	0x200000e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080055cc 	.word	0x080055cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	080055cc 	.word	0x080055cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <eMBRegHoldingCB>:
eMBErrorCode eMBRegHoldingCB(
    UCHAR *pucRegBuffer,
    USHORT usAddress,
    USHORT usNRegs,
    eMBRegisterMode eMode)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	4608      	mov	r0, r1
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	4603      	mov	r3, r0
 80005ac:	817b      	strh	r3, [r7, #10]
 80005ae:	460b      	mov	r3, r1
 80005b0:	813b      	strh	r3, [r7, #8]
 80005b2:	4613      	mov	r3, r2
 80005b4:	71fb      	strb	r3, [r7, #7]
    USHORT i;

    /* Modbus Address از 1 شروع می‌شود */
    if (usAddress < REG_HOLDING_START)
 80005b6:	897b      	ldrh	r3, [r7, #10]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d101      	bne.n	80005c0 <eMBRegHoldingCB+0x24>
        return MB_ENOREG;
 80005bc:	2301      	movs	r3, #1
 80005be:	e05f      	b.n	8000680 <eMBRegHoldingCB+0xe4>

    usAddress -= REG_HOLDING_START;
 80005c0:	897b      	ldrh	r3, [r7, #10]
 80005c2:	3b01      	subs	r3, #1
 80005c4:	817b      	strh	r3, [r7, #10]

    if ((usAddress + usNRegs) > REG_HOLDING_NREGS)
 80005c6:	897a      	ldrh	r2, [r7, #10]
 80005c8:	893b      	ldrh	r3, [r7, #8]
 80005ca:	4413      	add	r3, r2
 80005cc:	2b0a      	cmp	r3, #10
 80005ce:	dd01      	ble.n	80005d4 <eMBRegHoldingCB+0x38>
        return MB_ENOREG;
 80005d0:	2301      	movs	r3, #1
 80005d2:	e055      	b.n	8000680 <eMBRegHoldingCB+0xe4>

    /* ===== READ (FC03) ===== */
    if (eMode == MB_REG_READ)
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d122      	bne.n	8000620 <eMBRegHoldingCB+0x84>
    {
        for (i = 0; i < usNRegs; i++)
 80005da:	2300      	movs	r3, #0
 80005dc:	82fb      	strh	r3, [r7, #22]
 80005de:	e01a      	b.n	8000616 <eMBRegHoldingCB+0x7a>
        {
            *pucRegBuffer++ = usHoldingRegs[usAddress + i] >> 8;
 80005e0:	897a      	ldrh	r2, [r7, #10]
 80005e2:	8afb      	ldrh	r3, [r7, #22]
 80005e4:	4413      	add	r3, r2
 80005e6:	4a28      	ldr	r2, [pc, #160]	@ (8000688 <eMBRegHoldingCB+0xec>)
 80005e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b299      	uxth	r1, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	1c5a      	adds	r2, r3, #1
 80005f4:	60fa      	str	r2, [r7, #12]
 80005f6:	b2ca      	uxtb	r2, r1
 80005f8:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = usHoldingRegs[usAddress + i] & 0xFF;
 80005fa:	897a      	ldrh	r2, [r7, #10]
 80005fc:	8afb      	ldrh	r3, [r7, #22]
 80005fe:	4413      	add	r3, r2
 8000600:	4a21      	ldr	r2, [pc, #132]	@ (8000688 <eMBRegHoldingCB+0xec>)
 8000602:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	1c5a      	adds	r2, r3, #1
 800060a:	60fa      	str	r2, [r7, #12]
 800060c:	b2ca      	uxtb	r2, r1
 800060e:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < usNRegs; i++)
 8000610:	8afb      	ldrh	r3, [r7, #22]
 8000612:	3301      	adds	r3, #1
 8000614:	82fb      	strh	r3, [r7, #22]
 8000616:	8afa      	ldrh	r2, [r7, #22]
 8000618:	893b      	ldrh	r3, [r7, #8]
 800061a:	429a      	cmp	r2, r3
 800061c:	d3e0      	bcc.n	80005e0 <eMBRegHoldingCB+0x44>
 800061e:	e02e      	b.n	800067e <eMBRegHoldingCB+0xe2>
        }
    }

    /* ===== WRITE (FC06 / FC16) ===== */
    else if (eMode == MB_REG_WRITE)
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b01      	cmp	r3, #1
 8000624:	d12b      	bne.n	800067e <eMBRegHoldingCB+0xe2>
    {
        for (i = 0; i < usNRegs; i++)
 8000626:	2300      	movs	r3, #0
 8000628:	82fb      	strh	r3, [r7, #22]
 800062a:	e022      	b.n	8000672 <eMBRegHoldingCB+0xd6>
        {
            usHoldingRegs[usAddress + i]  = (*pucRegBuffer++) << 8;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	1c5a      	adds	r2, r3, #1
 8000630:	60fa      	str	r2, [r7, #12]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	897a      	ldrh	r2, [r7, #10]
 8000638:	8afb      	ldrh	r3, [r7, #22]
 800063a:	4413      	add	r3, r2
 800063c:	020a      	lsls	r2, r1, #8
 800063e:	b291      	uxth	r1, r2
 8000640:	4a11      	ldr	r2, [pc, #68]	@ (8000688 <eMBRegHoldingCB+0xec>)
 8000642:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            usHoldingRegs[usAddress + i] |= (*pucRegBuffer++);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	1c5a      	adds	r2, r3, #1
 800064a:	60fa      	str	r2, [r7, #12]
 800064c:	7819      	ldrb	r1, [r3, #0]
 800064e:	897a      	ldrh	r2, [r7, #10]
 8000650:	8afb      	ldrh	r3, [r7, #22]
 8000652:	4413      	add	r3, r2
 8000654:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <eMBRegHoldingCB+0xec>)
 8000656:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800065a:	4608      	mov	r0, r1
 800065c:	8979      	ldrh	r1, [r7, #10]
 800065e:	8afb      	ldrh	r3, [r7, #22]
 8000660:	440b      	add	r3, r1
 8000662:	4302      	orrs	r2, r0
 8000664:	b291      	uxth	r1, r2
 8000666:	4a08      	ldr	r2, [pc, #32]	@ (8000688 <eMBRegHoldingCB+0xec>)
 8000668:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (i = 0; i < usNRegs; i++)
 800066c:	8afb      	ldrh	r3, [r7, #22]
 800066e:	3301      	adds	r3, #1
 8000670:	82fb      	strh	r3, [r7, #22]
 8000672:	8afa      	ldrh	r2, [r7, #22]
 8000674:	893b      	ldrh	r3, [r7, #8]
 8000676:	429a      	cmp	r2, r3
 8000678:	d3d8      	bcc.n	800062c <eMBRegHoldingCB+0x90>
        }

        Update_LEDs();   // اعمال روی سخت‌افزار
 800067a:	f000 f807 	bl	800068c <Update_LEDs>
    }

    return MB_ENOERR;
 800067e:	2300      	movs	r3, #0
}
 8000680:	4618      	mov	r0, r3
 8000682:	3718      	adds	r7, #24
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	200001dc 	.word	0x200001dc

0800068c <Update_LEDs>:

void Update_LEDs(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,
        usHoldingRegs[0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000690:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <Update_LEDs+0x58>)
 8000692:	881b      	ldrh	r3, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,
 8000694:	2b00      	cmp	r3, #0
 8000696:	bf14      	ite	ne
 8000698:	2301      	movne	r3, #1
 800069a:	2300      	moveq	r3, #0
 800069c:	b2db      	uxtb	r3, r3
 800069e:	461a      	mov	r2, r3
 80006a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006a4:	4810      	ldr	r0, [pc, #64]	@ (80006e8 <Update_LEDs+0x5c>)
 80006a6:	f000 ff77 	bl	8001598 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14,
        usHoldingRegs[1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006aa:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <Update_LEDs+0x58>)
 80006ac:	885b      	ldrh	r3, [r3, #2]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14,
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	bf14      	ite	ne
 80006b2:	2301      	movne	r3, #1
 80006b4:	2300      	moveq	r3, #0
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	461a      	mov	r2, r3
 80006ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006be:	480a      	ldr	r0, [pc, #40]	@ (80006e8 <Update_LEDs+0x5c>)
 80006c0:	f000 ff6a 	bl	8001598 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15,
        usHoldingRegs[2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <Update_LEDs+0x58>)
 80006c6:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15,
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	bf14      	ite	ne
 80006cc:	2301      	movne	r3, #1
 80006ce:	2300      	moveq	r3, #0
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	461a      	mov	r2, r3
 80006d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006d8:	4803      	ldr	r0, [pc, #12]	@ (80006e8 <Update_LEDs+0x5c>)
 80006da:	f000 ff5d 	bl	8001598 <HAL_GPIO_WritePin>
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200001dc 	.word	0x200001dc
 80006e8:	40020800 	.word	0x40020800

080006ec <eMBRegCoilsCB>:
eMBErrorCode eMBRegCoilsCB(
    UCHAR *pucRegBuffer,
    USHORT usAddress,
    USHORT usNCoils,
    eMBRegisterMode eMode)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	4608      	mov	r0, r1
 80006f6:	4611      	mov	r1, r2
 80006f8:	461a      	mov	r2, r3
 80006fa:	4603      	mov	r3, r0
 80006fc:	817b      	strh	r3, [r7, #10]
 80006fe:	460b      	mov	r3, r1
 8000700:	813b      	strh	r3, [r7, #8]
 8000702:	4613      	mov	r3, r2
 8000704:	71fb      	strb	r3, [r7, #7]
    return MB_ENOREG;
 8000706:	2301      	movs	r3, #1
}
 8000708:	4618      	mov	r0, r3
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr

08000714 <eMBRegDiscreteCB>:

eMBErrorCode eMBRegDiscreteCB(
    UCHAR *pucRegBuffer,
    USHORT usAddress,
    USHORT usNDiscrete)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	807b      	strh	r3, [r7, #2]
 8000720:	4613      	mov	r3, r2
 8000722:	803b      	strh	r3, [r7, #0]
    return MB_ENOREG;
 8000724:	2301      	movs	r3, #1
}
 8000726:	4618      	mov	r0, r3
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB(
    UCHAR *pucRegBuffer,
    USHORT usAddress,
    USHORT usNRegs)
{
 8000732:	b480      	push	{r7}
 8000734:	b083      	sub	sp, #12
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
 800073a:	460b      	mov	r3, r1
 800073c:	807b      	strh	r3, [r7, #2]
 800073e:	4613      	mov	r3, r2
 8000740:	803b      	strh	r3, [r7, #0]
    return MB_ENOREG;
 8000742:	2301      	movs	r3, #1
}
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000756:	f000 fb6d 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075a:	f000 f817 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075e:	f000 f915 	bl	800098c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000762:	f000 f8e9 	bl	8000938 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000766:	f000 f87b 	bl	8000860 <MX_TIM6_Init>
  MX_TIM7_Init();
 800076a:	f000 f8af 	bl	80008cc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  eMBInit(MB_RTU, 1, 0, 9600, MB_PAR_NONE);
 800076e:	2300      	movs	r3, #0
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8000776:	2200      	movs	r2, #0
 8000778:	2101      	movs	r1, #1
 800077a:	2000      	movs	r0, #0
 800077c:	f002 fece 	bl	800351c <eMBInit>
  eMBEnable();
 8000780:	f002 ff48 	bl	8003614 <eMBEnable>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  eMBPoll();
 8000784:	f002 ff62 	bl	800364c <eMBPoll>
 8000788:	e7fc      	b.n	8000784 <main+0x34>
	...

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b094      	sub	sp, #80	@ 0x50
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	2230      	movs	r2, #48	@ 0x30
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f004 f8a7 	bl	80048ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b0:	2300      	movs	r3, #0
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	4b28      	ldr	r3, [pc, #160]	@ (8000858 <SystemClock_Config+0xcc>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b8:	4a27      	ldr	r2, [pc, #156]	@ (8000858 <SystemClock_Config+0xcc>)
 80007ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007be:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c0:	4b25      	ldr	r3, [pc, #148]	@ (8000858 <SystemClock_Config+0xcc>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007cc:	2300      	movs	r3, #0
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	4b22      	ldr	r3, [pc, #136]	@ (800085c <SystemClock_Config+0xd0>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a21      	ldr	r2, [pc, #132]	@ (800085c <SystemClock_Config+0xd0>)
 80007d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b1f      	ldr	r3, [pc, #124]	@ (800085c <SystemClock_Config+0xd0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007e8:	2302      	movs	r3, #2
 80007ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ec:	2301      	movs	r3, #1
 80007ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f0:	2310      	movs	r3, #16
 80007f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f4:	2302      	movs	r3, #2
 80007f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007f8:	2300      	movs	r3, #0
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007fc:	2308      	movs	r3, #8
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000800:	23a8      	movs	r3, #168	@ 0xa8
 8000802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000808:	2304      	movs	r3, #4
 800080a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0320 	add.w	r3, r7, #32
 8000810:	4618      	mov	r0, r3
 8000812:	f000 fedb 	bl	80015cc <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800081c:	f000 f908 	bl	8000a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000824:	2302      	movs	r3, #2
 8000826:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800082c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000830:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000836:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2105      	movs	r1, #5
 800083e:	4618      	mov	r0, r3
 8000840:	f001 f93c 	bl	8001abc <HAL_RCC_ClockConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800084a:	f000 f8f1 	bl	8000a30 <Error_Handler>
  }
}
 800084e:	bf00      	nop
 8000850:	3750      	adds	r7, #80	@ 0x50
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40007000 	.word	0x40007000

08000860 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000866:	463b      	mov	r3, r7
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <MX_TIM6_Init+0x64>)
 8000870:	4a15      	ldr	r2, [pc, #84]	@ (80008c8 <MX_TIM6_Init+0x68>)
 8000872:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_TIM6_Init+0x64>)
 8000876:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800087a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_TIM6_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 39;
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <MX_TIM6_Init+0x64>)
 8000884:	2227      	movs	r2, #39	@ 0x27
 8000886:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_TIM6_Init+0x64>)
 800088a:	2200      	movs	r2, #0
 800088c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800088e:	480d      	ldr	r0, [pc, #52]	@ (80008c4 <MX_TIM6_Init+0x64>)
 8000890:	f001 faf4 	bl	8001e7c <HAL_TIM_Base_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800089a:	f000 f8c9 	bl	8000a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a2:	2300      	movs	r3, #0
 80008a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80008a6:	463b      	mov	r3, r7
 80008a8:	4619      	mov	r1, r3
 80008aa:	4806      	ldr	r0, [pc, #24]	@ (80008c4 <MX_TIM6_Init+0x64>)
 80008ac:	f001 fda4 	bl	80023f8 <HAL_TIMEx_MasterConfigSynchronization>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80008b6:	f000 f8bb 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000104 	.word	0x20000104
 80008c8:	40001000 	.word	0x40001000

080008cc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d2:	463b      	mov	r3, r7
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80008da:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008dc:	4a15      	ldr	r2, [pc, #84]	@ (8000934 <MX_TIM7_Init+0x68>)
 80008de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8399;
 80008e0:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008e2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80008e6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 59;
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008f0:	223b      	movs	r2, #59	@ 0x3b
 80008f2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80008fa:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_TIM7_Init+0x64>)
 80008fc:	f001 fabe 	bl	8001e7c <HAL_TIM_Base_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000906:	f000 f893 	bl	8000a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000912:	463b      	mov	r3, r7
 8000914:	4619      	mov	r1, r3
 8000916:	4806      	ldr	r0, [pc, #24]	@ (8000930 <MX_TIM7_Init+0x64>)
 8000918:	f001 fd6e 	bl	80023f8 <HAL_TIMEx_MasterConfigSynchronization>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000922:	f000 f885 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	2000014c 	.word	0x2000014c
 8000934:	40001400 	.word	0x40001400

08000938 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800093c:	4b11      	ldr	r3, [pc, #68]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 800093e:	4a12      	ldr	r2, [pc, #72]	@ (8000988 <MX_USART2_UART_Init+0x50>)
 8000940:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000942:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 8000944:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000948:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000956:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b08      	ldr	r3, [pc, #32]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000968:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800096e:	4805      	ldr	r0, [pc, #20]	@ (8000984 <MX_USART2_UART_Init+0x4c>)
 8000970:	f001 fdd2 	bl	8002518 <HAL_UART_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800097a:	f000 f859 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000194 	.word	0x20000194
 8000988:	40004400 	.word	0x40004400

0800098c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	f107 030c 	add.w	r3, r7, #12
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
 80009a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a18      	ldr	r2, [pc, #96]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009e4:	f043 0308 	orr.w	r3, r3, #8
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <MX_GPIO_Init+0x9c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0308 	and.w	r3, r3, #8
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80009fc:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <MX_GPIO_Init+0xa0>)
 80009fe:	f000 fdcb 	bl	8001598 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8000a02:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000a06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <MX_GPIO_Init+0xa0>)
 8000a1c:	f000 fc20 	bl	8001260 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a20:	bf00      	nop
 8000a22:	3720      	adds	r7, #32
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020800 	.word	0x40020800

08000a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a34:	b672      	cpsid	i
}
 8000a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <Error_Handler+0x8>

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b10      	ldr	r3, [pc, #64]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a52:	4b0d      	ldr	r3, [pc, #52]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	4a08      	ldr	r2, [pc, #32]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <HAL_MspInit+0x4c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40023800 	.word	0x40023800

08000a8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a18      	ldr	r2, [pc, #96]	@ (8000afc <HAL_TIM_Base_MspInit+0x70>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d116      	bne.n	8000acc <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa6:	4a16      	ldr	r2, [pc, #88]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000aa8:	f043 0310 	orr.w	r3, r3, #16
 8000aac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab2:	f003 0310 	and.w	r3, r3, #16
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	2036      	movs	r0, #54	@ 0x36
 8000ac0:	f000 fb05 	bl	80010ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ac4:	2036      	movs	r0, #54	@ 0x36
 8000ac6:	f000 fb1e 	bl	8001106 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000aca:	e012      	b.n	8000af2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8000b04 <HAL_TIM_Base_MspInit+0x78>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d10d      	bne.n	8000af2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000ae0:	f043 0320 	orr.w	r3, r3, #32
 8000ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_TIM_Base_MspInit+0x74>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aea:	f003 0320 	and.w	r3, r3, #32
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
}
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40001000 	.word	0x40001000
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40001400 	.word	0x40001400

08000b08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	@ 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a1d      	ldr	r2, [pc, #116]	@ (8000b9c <HAL_UART_MspInit+0x94>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d133      	bne.n	8000b92 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	4a1b      	ldr	r2, [pc, #108]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a14      	ldr	r2, [pc, #80]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b50:	f043 0308 	orr.w	r3, r3, #8
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0308 	and.w	r3, r3, #8
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000b62:	2360      	movs	r3, #96	@ 0x60
 8000b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b72:	2307      	movs	r3, #7
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4809      	ldr	r0, [pc, #36]	@ (8000ba4 <HAL_UART_MspInit+0x9c>)
 8000b7e:	f000 fb6f 	bl	8001260 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2100      	movs	r1, #0
 8000b86:	2026      	movs	r0, #38	@ 0x26
 8000b88:	f000 faa1 	bl	80010ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b8c:	2026      	movs	r0, #38	@ 0x26
 8000b8e:	f000 faba 	bl	8001106 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	@ 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40004400 	.word	0x40004400
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020c00 	.word	0x40020c00

08000ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <NMI_Handler+0x4>

08000bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <HardFault_Handler+0x4>

08000bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <MemManage_Handler+0x4>

08000bc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <BusFault_Handler+0x4>

08000bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <UsageFault_Handler+0x4>

08000bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bfe:	f000 f96b 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <USART2_IRQHandler+0x10>)
 8000c0e:	f001 fd5f 	bl	80026d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000194 	.word	0x20000194

08000c1c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c20:	4802      	ldr	r0, [pc, #8]	@ (8000c2c <TIM6_DAC_IRQHandler+0x10>)
 8000c22:	f001 fa1a 	bl	800205a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000104 	.word	0x20000104

08000c30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return 1;
 8000c34:	2301      	movs	r3, #1
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <_kill>:

int _kill(int pid, int sig)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c4a:	f003 fe9f 	bl	800498c <__errno>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2216      	movs	r2, #22
 8000c52:	601a      	str	r2, [r3, #0]
  return -1;
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <_exit>:

void _exit (int status)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff ffe7 	bl	8000c40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c72:	bf00      	nop
 8000c74:	e7fd      	b.n	8000c72 <_exit+0x12>

08000c76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b086      	sub	sp, #24
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	60f8      	str	r0, [r7, #12]
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
 8000c86:	e00a      	b.n	8000c9e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c88:	f3af 8000 	nop.w
 8000c8c:	4601      	mov	r1, r0
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	1c5a      	adds	r2, r3, #1
 8000c92:	60ba      	str	r2, [r7, #8]
 8000c94:	b2ca      	uxtb	r2, r1
 8000c96:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	dbf0      	blt.n	8000c88 <_read+0x12>
  }

  return len;
 8000ca6:	687b      	ldr	r3, [r7, #4]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3718      	adds	r7, #24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
 8000cc0:	e009      	b.n	8000cd6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	1c5a      	adds	r2, r3, #1
 8000cc6:	60ba      	str	r2, [r7, #8]
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	617b      	str	r3, [r7, #20]
 8000cd6:	697a      	ldr	r2, [r7, #20]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	dbf1      	blt.n	8000cc2 <_write+0x12>
  }
  return len;
 8000cde:	687b      	ldr	r3, [r7, #4]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3718      	adds	r7, #24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <_close>:

int _close(int file)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d10:	605a      	str	r2, [r3, #4]
  return 0;
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <_isatty>:

int _isatty(int file)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d28:	2301      	movs	r3, #1
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b085      	sub	sp, #20
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	60f8      	str	r0, [r7, #12]
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d58:	4a14      	ldr	r2, [pc, #80]	@ (8000dac <_sbrk+0x5c>)
 8000d5a:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <_sbrk+0x60>)
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d64:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d102      	bne.n	8000d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <_sbrk+0x64>)
 8000d6e:	4a12      	ldr	r2, [pc, #72]	@ (8000db8 <_sbrk+0x68>)
 8000d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d207      	bcs.n	8000d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d80:	f003 fe04 	bl	800498c <__errno>
 8000d84:	4603      	mov	r3, r0
 8000d86:	220c      	movs	r2, #12
 8000d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8e:	e009      	b.n	8000da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d90:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <_sbrk+0x64>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d96:	4b07      	ldr	r3, [pc, #28]	@ (8000db4 <_sbrk+0x64>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	4a05      	ldr	r2, [pc, #20]	@ (8000db4 <_sbrk+0x64>)
 8000da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000da2:	68fb      	ldr	r3, [r7, #12]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3718      	adds	r7, #24
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20020000 	.word	0x20020000
 8000db0:	00000400 	.word	0x00000400
 8000db4:	200001f0 	.word	0x200001f0
 8000db8:	200004a8 	.word	0x200004a8

08000dbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dc0:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <SystemInit+0x20>)
 8000dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <SystemInit+0x20>)
 8000dc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000de0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000de4:	f7ff ffea 	bl	8000dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de8:	480c      	ldr	r0, [pc, #48]	@ (8000e1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dea:	490d      	ldr	r1, [pc, #52]	@ (8000e20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dec:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df0:	e002      	b.n	8000df8 <LoopCopyDataInit>

08000df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df6:	3304      	adds	r3, #4

08000df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dfc:	d3f9      	bcc.n	8000df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e00:	4c0a      	ldr	r4, [pc, #40]	@ (8000e2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e04:	e001      	b.n	8000e0a <LoopFillZerobss>

08000e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e08:	3204      	adds	r2, #4

08000e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e0c:	d3fb      	bcc.n	8000e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e0e:	f003 fdc3 	bl	8004998 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e12:	f7ff fc9d 	bl	8000750 <main>
  bx  lr    
 8000e16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8000e24:	080059cc 	.word	0x080059cc
  ldr r2, =_sbss
 8000e28:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8000e2c:	200004a8 	.word	0x200004a8

08000e30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC_IRQHandler>
	...

08000e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e38:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e74 <HAL_Init+0x40>)
 8000e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e44:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0a      	ldr	r2, [pc, #40]	@ (8000e74 <HAL_Init+0x40>)
 8000e4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a07      	ldr	r2, [pc, #28]	@ (8000e74 <HAL_Init+0x40>)
 8000e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 f92b 	bl	80010b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e62:	200f      	movs	r0, #15
 8000e64:	f000 f808 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff fde8 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023c00 	.word	0x40023c00

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <HAL_InitTick+0x54>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <HAL_InitTick+0x58>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f943 	bl	8001122 <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00e      	b.n	8000ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b0f      	cmp	r3, #15
 8000eaa:	d80a      	bhi.n	8000ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eac:	2200      	movs	r2, #0
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f000 f90b 	bl	80010ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	@ (8000ed4 <HAL_InitTick+0x5c>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e000      	b.n	8000ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000008 	.word	0x20000008
 8000ed4:	20000004 	.word	0x20000004

08000ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_IncTick+0x20>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <HAL_IncTick+0x24>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <HAL_IncTick+0x24>)
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	200001f4 	.word	0x200001f4

08000f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return uwTick;
 8000f04:	4b03      	ldr	r3, [pc, #12]	@ (8000f14 <HAL_GetTick+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	200001f4 	.word	0x200001f4

08000f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f34:	4013      	ands	r3, r2
 8000f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4a:	4a04      	ldr	r2, [pc, #16]	@ (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	60d3      	str	r3, [r2, #12]
}
 8000f50:	bf00      	nop
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b04      	ldr	r3, [pc, #16]	@ (8000f78 <__NVIC_GetPriorityGrouping+0x18>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	f003 0307 	and.w	r3, r3, #7
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db0b      	blt.n	8000fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 021f 	and.w	r2, r3, #31
 8000f94:	4907      	ldr	r1, [pc, #28]	@ (8000fb4 <__NVIC_EnableIRQ+0x38>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000e100 	.word	0xe000e100

08000fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	db0a      	blt.n	8000fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	490c      	ldr	r1, [pc, #48]	@ (8001004 <__NVIC_SetPriority+0x4c>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	0112      	lsls	r2, r2, #4
 8000fd8:	b2d2      	uxtb	r2, r2
 8000fda:	440b      	add	r3, r1
 8000fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fe0:	e00a      	b.n	8000ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	4908      	ldr	r1, [pc, #32]	@ (8001008 <__NVIC_SetPriority+0x50>)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	f003 030f 	and.w	r3, r3, #15
 8000fee:	3b04      	subs	r3, #4
 8000ff0:	0112      	lsls	r2, r2, #4
 8000ff2:	b2d2      	uxtb	r2, r2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	761a      	strb	r2, [r3, #24]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000e100 	.word	0xe000e100
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800100c:	b480      	push	{r7}
 800100e:	b089      	sub	sp, #36	@ 0x24
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	f1c3 0307 	rsb	r3, r3, #7
 8001026:	2b04      	cmp	r3, #4
 8001028:	bf28      	it	cs
 800102a:	2304      	movcs	r3, #4
 800102c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3304      	adds	r3, #4
 8001032:	2b06      	cmp	r3, #6
 8001034:	d902      	bls.n	800103c <NVIC_EncodePriority+0x30>
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3b03      	subs	r3, #3
 800103a:	e000      	b.n	800103e <NVIC_EncodePriority+0x32>
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	f04f 32ff 	mov.w	r2, #4294967295
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43da      	mvns	r2, r3
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	401a      	ands	r2, r3
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001054:	f04f 31ff 	mov.w	r1, #4294967295
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	fa01 f303 	lsl.w	r3, r1, r3
 800105e:	43d9      	mvns	r1, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001064:	4313      	orrs	r3, r2
         );
}
 8001066:	4618      	mov	r0, r3
 8001068:	3724      	adds	r7, #36	@ 0x24
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001084:	d301      	bcc.n	800108a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001086:	2301      	movs	r3, #1
 8001088:	e00f      	b.n	80010aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800108a:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <SysTick_Config+0x40>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001092:	210f      	movs	r1, #15
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f7ff ff8e 	bl	8000fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800109c:	4b05      	ldr	r3, [pc, #20]	@ (80010b4 <SysTick_Config+0x40>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010a2:	4b04      	ldr	r3, [pc, #16]	@ (80010b4 <SysTick_Config+0x40>)
 80010a4:	2207      	movs	r2, #7
 80010a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	e000e010 	.word	0xe000e010

080010b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff ff29 	bl	8000f18 <__NVIC_SetPriorityGrouping>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b086      	sub	sp, #24
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010e0:	f7ff ff3e 	bl	8000f60 <__NVIC_GetPriorityGrouping>
 80010e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	68b9      	ldr	r1, [r7, #8]
 80010ea:	6978      	ldr	r0, [r7, #20]
 80010ec:	f7ff ff8e 	bl	800100c <NVIC_EncodePriority>
 80010f0:	4602      	mov	r2, r0
 80010f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff5d 	bl	8000fb8 <__NVIC_SetPriority>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	4603      	mov	r3, r0
 800110e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff31 	bl	8000f7c <__NVIC_EnableIRQ>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa2 	bl	8001074 <SysTick_Config>
 8001130:	4603      	mov	r3, r0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b084      	sub	sp, #16
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001146:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001148:	f7ff feda 	bl	8000f00 <HAL_GetTick>
 800114c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d008      	beq.n	800116c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2280      	movs	r2, #128	@ 0x80
 800115e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e052      	b.n	8001212 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f022 0216 	bic.w	r2, r2, #22
 800117a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	695a      	ldr	r2, [r3, #20]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800118a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001190:	2b00      	cmp	r3, #0
 8001192:	d103      	bne.n	800119c <HAL_DMA_Abort+0x62>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001198:	2b00      	cmp	r3, #0
 800119a:	d007      	beq.n	80011ac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f022 0208 	bic.w	r2, r2, #8
 80011aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f022 0201 	bic.w	r2, r2, #1
 80011ba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011bc:	e013      	b.n	80011e6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011be:	f7ff fe9f 	bl	8000f00 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b05      	cmp	r3, #5
 80011ca:	d90c      	bls.n	80011e6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2220      	movs	r2, #32
 80011d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2203      	movs	r2, #3
 80011d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e015      	b.n	8001212 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1e4      	bne.n	80011be <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011f8:	223f      	movs	r2, #63	@ 0x3f
 80011fa:	409a      	lsls	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2201      	movs	r2, #1
 8001204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800121a:	b480      	push	{r7}
 800121c:	b083      	sub	sp, #12
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d004      	beq.n	8001238 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2280      	movs	r2, #128	@ 0x80
 8001232:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e00c      	b.n	8001252 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2205      	movs	r2, #5
 800123c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f022 0201 	bic.w	r2, r2, #1
 800124e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	@ 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001272:	2300      	movs	r3, #0
 8001274:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
 800127a:	e16b      	b.n	8001554 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800127c:	2201      	movs	r2, #1
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	4013      	ands	r3, r2
 800128e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001290:	693a      	ldr	r2, [r7, #16]
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	429a      	cmp	r2, r3
 8001296:	f040 815a 	bne.w	800154e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d005      	beq.n	80012b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d130      	bne.n	8001314 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	2203      	movs	r2, #3
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4013      	ands	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012e8:	2201      	movs	r2, #1
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	091b      	lsrs	r3, r3, #4
 80012fe:	f003 0201 	and.w	r2, r3, #1
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	2b03      	cmp	r3, #3
 800131e:	d017      	beq.n	8001350 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	2203      	movs	r2, #3
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d123      	bne.n	80013a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	08da      	lsrs	r2, r3, #3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3208      	adds	r2, #8
 8001364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001368:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	f003 0307 	and.w	r3, r3, #7
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	220f      	movs	r2, #15
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	691a      	ldr	r2, [r3, #16]
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f003 0307 	and.w	r3, r3, #7
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	08da      	lsrs	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3208      	adds	r2, #8
 800139e:	69b9      	ldr	r1, [r7, #24]
 80013a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	2203      	movs	r2, #3
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 0203 	and.w	r2, r3, #3
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	f000 80b4 	beq.w	800154e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b60      	ldr	r3, [pc, #384]	@ (800156c <HAL_GPIO_Init+0x30c>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ee:	4a5f      	ldr	r2, [pc, #380]	@ (800156c <HAL_GPIO_Init+0x30c>)
 80013f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013f6:	4b5d      	ldr	r3, [pc, #372]	@ (800156c <HAL_GPIO_Init+0x30c>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001402:	4a5b      	ldr	r2, [pc, #364]	@ (8001570 <HAL_GPIO_Init+0x310>)
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	3302      	adds	r3, #2
 800140a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f003 0303 	and.w	r3, r3, #3
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	220f      	movs	r2, #15
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43db      	mvns	r3, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4013      	ands	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a52      	ldr	r2, [pc, #328]	@ (8001574 <HAL_GPIO_Init+0x314>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d02b      	beq.n	8001486 <HAL_GPIO_Init+0x226>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a51      	ldr	r2, [pc, #324]	@ (8001578 <HAL_GPIO_Init+0x318>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d025      	beq.n	8001482 <HAL_GPIO_Init+0x222>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a50      	ldr	r2, [pc, #320]	@ (800157c <HAL_GPIO_Init+0x31c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d01f      	beq.n	800147e <HAL_GPIO_Init+0x21e>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a4f      	ldr	r2, [pc, #316]	@ (8001580 <HAL_GPIO_Init+0x320>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d019      	beq.n	800147a <HAL_GPIO_Init+0x21a>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a4e      	ldr	r2, [pc, #312]	@ (8001584 <HAL_GPIO_Init+0x324>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d013      	beq.n	8001476 <HAL_GPIO_Init+0x216>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a4d      	ldr	r2, [pc, #308]	@ (8001588 <HAL_GPIO_Init+0x328>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d00d      	beq.n	8001472 <HAL_GPIO_Init+0x212>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a4c      	ldr	r2, [pc, #304]	@ (800158c <HAL_GPIO_Init+0x32c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d007      	beq.n	800146e <HAL_GPIO_Init+0x20e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a4b      	ldr	r2, [pc, #300]	@ (8001590 <HAL_GPIO_Init+0x330>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d101      	bne.n	800146a <HAL_GPIO_Init+0x20a>
 8001466:	2307      	movs	r3, #7
 8001468:	e00e      	b.n	8001488 <HAL_GPIO_Init+0x228>
 800146a:	2308      	movs	r3, #8
 800146c:	e00c      	b.n	8001488 <HAL_GPIO_Init+0x228>
 800146e:	2306      	movs	r3, #6
 8001470:	e00a      	b.n	8001488 <HAL_GPIO_Init+0x228>
 8001472:	2305      	movs	r3, #5
 8001474:	e008      	b.n	8001488 <HAL_GPIO_Init+0x228>
 8001476:	2304      	movs	r3, #4
 8001478:	e006      	b.n	8001488 <HAL_GPIO_Init+0x228>
 800147a:	2303      	movs	r3, #3
 800147c:	e004      	b.n	8001488 <HAL_GPIO_Init+0x228>
 800147e:	2302      	movs	r3, #2
 8001480:	e002      	b.n	8001488 <HAL_GPIO_Init+0x228>
 8001482:	2301      	movs	r3, #1
 8001484:	e000      	b.n	8001488 <HAL_GPIO_Init+0x228>
 8001486:	2300      	movs	r3, #0
 8001488:	69fa      	ldr	r2, [r7, #28]
 800148a:	f002 0203 	and.w	r2, r2, #3
 800148e:	0092      	lsls	r2, r2, #2
 8001490:	4093      	lsls	r3, r2
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	4313      	orrs	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001498:	4935      	ldr	r1, [pc, #212]	@ (8001570 <HAL_GPIO_Init+0x310>)
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	089b      	lsrs	r3, r3, #2
 800149e:	3302      	adds	r3, #2
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001594 <HAL_GPIO_Init+0x334>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ca:	4a32      	ldr	r2, [pc, #200]	@ (8001594 <HAL_GPIO_Init+0x334>)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014d0:	4b30      	ldr	r3, [pc, #192]	@ (8001594 <HAL_GPIO_Init+0x334>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	43db      	mvns	r3, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4013      	ands	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014f4:	4a27      	ldr	r2, [pc, #156]	@ (8001594 <HAL_GPIO_Init+0x334>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014fa:	4b26      	ldr	r3, [pc, #152]	@ (8001594 <HAL_GPIO_Init+0x334>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	43db      	mvns	r3, r3
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	4013      	ands	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	4313      	orrs	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800151e:	4a1d      	ldr	r2, [pc, #116]	@ (8001594 <HAL_GPIO_Init+0x334>)
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001524:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <HAL_GPIO_Init+0x334>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	43db      	mvns	r3, r3
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d003      	beq.n	8001548 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	4313      	orrs	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001548:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <HAL_GPIO_Init+0x334>)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3301      	adds	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	2b0f      	cmp	r3, #15
 8001558:	f67f ae90 	bls.w	800127c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3724      	adds	r7, #36	@ 0x24
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40013800 	.word	0x40013800
 8001574:	40020000 	.word	0x40020000
 8001578:	40020400 	.word	0x40020400
 800157c:	40020800 	.word	0x40020800
 8001580:	40020c00 	.word	0x40020c00
 8001584:	40021000 	.word	0x40021000
 8001588:	40021400 	.word	0x40021400
 800158c:	40021800 	.word	0x40021800
 8001590:	40021c00 	.word	0x40021c00
 8001594:	40013c00 	.word	0x40013c00

08001598 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	807b      	strh	r3, [r7, #2]
 80015a4:	4613      	mov	r3, r2
 80015a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015a8:	787b      	ldrb	r3, [r7, #1]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ae:	887a      	ldrh	r2, [r7, #2]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015b4:	e003      	b.n	80015be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015b6:	887b      	ldrh	r3, [r7, #2]
 80015b8:	041a      	lsls	r2, r3, #16
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	619a      	str	r2, [r3, #24]
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
	...

080015cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e267      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d075      	beq.n	80016d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80015ea:	4b88      	ldr	r3, [pc, #544]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d00c      	beq.n	8001610 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f6:	4b85      	ldr	r3, [pc, #532]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80015fe:	2b08      	cmp	r3, #8
 8001600:	d112      	bne.n	8001628 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001602:	4b82      	ldr	r3, [pc, #520]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800160a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800160e:	d10b      	bne.n	8001628 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001610:	4b7e      	ldr	r3, [pc, #504]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d05b      	beq.n	80016d4 <HAL_RCC_OscConfig+0x108>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d157      	bne.n	80016d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e242      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001630:	d106      	bne.n	8001640 <HAL_RCC_OscConfig+0x74>
 8001632:	4b76      	ldr	r3, [pc, #472]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a75      	ldr	r2, [pc, #468]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e01d      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001648:	d10c      	bne.n	8001664 <HAL_RCC_OscConfig+0x98>
 800164a:	4b70      	ldr	r3, [pc, #448]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a6f      	ldr	r2, [pc, #444]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	4b6d      	ldr	r3, [pc, #436]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a6c      	ldr	r2, [pc, #432]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800165c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e00b      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001664:	4b69      	ldr	r3, [pc, #420]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a68      	ldr	r2, [pc, #416]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800166a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b66      	ldr	r3, [pc, #408]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a65      	ldr	r2, [pc, #404]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001676:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800167a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d013      	beq.n	80016ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7ff fc3c 	bl	8000f00 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff fc38 	bl	8000f00 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b64      	cmp	r3, #100	@ 0x64
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e207      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169e:	4b5b      	ldr	r3, [pc, #364]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0xc0>
 80016aa:	e014      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ac:	f7ff fc28 	bl	8000f00 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fc24 	bl	8000f00 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b64      	cmp	r3, #100	@ 0x64
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e1f3      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c6:	4b51      	ldr	r3, [pc, #324]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0xe8>
 80016d2:	e000      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d063      	beq.n	80017aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80016e2:	4b4a      	ldr	r3, [pc, #296]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ee:	4b47      	ldr	r3, [pc, #284]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d11c      	bne.n	8001734 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016fa:	4b44      	ldr	r3, [pc, #272]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d116      	bne.n	8001734 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001706:	4b41      	ldr	r3, [pc, #260]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <HAL_RCC_OscConfig+0x152>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d001      	beq.n	800171e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e1c7      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171e:	4b3b      	ldr	r3, [pc, #236]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4937      	ldr	r1, [pc, #220]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800172e:	4313      	orrs	r3, r2
 8001730:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	e03a      	b.n	80017aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d020      	beq.n	800177e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800173c:	4b34      	ldr	r3, [pc, #208]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001742:	f7ff fbdd 	bl	8000f00 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800174a:	f7ff fbd9 	bl	8000f00 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e1a8      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175c:	4b2b      	ldr	r3, [pc, #172]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001768:	4b28      	ldr	r3, [pc, #160]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4925      	ldr	r1, [pc, #148]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 8001778:	4313      	orrs	r3, r2
 800177a:	600b      	str	r3, [r1, #0]
 800177c:	e015      	b.n	80017aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800177e:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001784:	f7ff fbbc 	bl	8000f00 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178c:	f7ff fbb8 	bl	8000f00 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e187      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179e:	4b1b      	ldr	r3, [pc, #108]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d036      	beq.n	8001824 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d016      	beq.n	80017ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <HAL_RCC_OscConfig+0x248>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c4:	f7ff fb9c 	bl	8000f00 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017cc:	f7ff fb98 	bl	8000f00 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e167      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <HAL_RCC_OscConfig+0x240>)
 80017e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x200>
 80017ea:	e01b      	b.n	8001824 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ec:	4b09      	ldr	r3, [pc, #36]	@ (8001814 <HAL_RCC_OscConfig+0x248>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f2:	f7ff fb85 	bl	8000f00 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f8:	e00e      	b.n	8001818 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017fa:	f7ff fb81 	bl	8000f00 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d907      	bls.n	8001818 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e150      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
 800180c:	40023800 	.word	0x40023800
 8001810:	42470000 	.word	0x42470000
 8001814:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001818:	4b88      	ldr	r3, [pc, #544]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 800181a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1ea      	bne.n	80017fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 8097 	beq.w	8001960 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001836:	4b81      	ldr	r3, [pc, #516]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10f      	bne.n	8001862 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	4b7d      	ldr	r3, [pc, #500]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	4a7c      	ldr	r2, [pc, #496]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 800184c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001850:	6413      	str	r3, [r2, #64]	@ 0x40
 8001852:	4b7a      	ldr	r3, [pc, #488]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800185e:	2301      	movs	r3, #1
 8001860:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001862:	4b77      	ldr	r3, [pc, #476]	@ (8001a40 <HAL_RCC_OscConfig+0x474>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800186a:	2b00      	cmp	r3, #0
 800186c:	d118      	bne.n	80018a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800186e:	4b74      	ldr	r3, [pc, #464]	@ (8001a40 <HAL_RCC_OscConfig+0x474>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a73      	ldr	r2, [pc, #460]	@ (8001a40 <HAL_RCC_OscConfig+0x474>)
 8001874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187a:	f7ff fb41 	bl	8000f00 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001882:	f7ff fb3d 	bl	8000f00 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e10c      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001894:	4b6a      	ldr	r3, [pc, #424]	@ (8001a40 <HAL_RCC_OscConfig+0x474>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d106      	bne.n	80018b6 <HAL_RCC_OscConfig+0x2ea>
 80018a8:	4b64      	ldr	r3, [pc, #400]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ac:	4a63      	ldr	r2, [pc, #396]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80018b4:	e01c      	b.n	80018f0 <HAL_RCC_OscConfig+0x324>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x30c>
 80018be:	4b5f      	ldr	r3, [pc, #380]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018c2:	4a5e      	ldr	r2, [pc, #376]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80018ca:	4b5c      	ldr	r3, [pc, #368]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ce:	4a5b      	ldr	r2, [pc, #364]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80018d6:	e00b      	b.n	80018f0 <HAL_RCC_OscConfig+0x324>
 80018d8:	4b58      	ldr	r3, [pc, #352]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018dc:	4a57      	ldr	r2, [pc, #348]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018de:	f023 0301 	bic.w	r3, r3, #1
 80018e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e4:	4b55      	ldr	r3, [pc, #340]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e8:	4a54      	ldr	r2, [pc, #336]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80018ea:	f023 0304 	bic.w	r3, r3, #4
 80018ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d015      	beq.n	8001924 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f8:	f7ff fb02 	bl	8000f00 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fe:	e00a      	b.n	8001916 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001900:	f7ff fafe 	bl	8000f00 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800190e:	4293      	cmp	r3, r2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e0cb      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001916:	4b49      	ldr	r3, [pc, #292]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0ee      	beq.n	8001900 <HAL_RCC_OscConfig+0x334>
 8001922:	e014      	b.n	800194e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001924:	f7ff faec 	bl	8000f00 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800192a:	e00a      	b.n	8001942 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800192c:	f7ff fae8 	bl	8000f00 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e0b5      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001942:	4b3e      	ldr	r3, [pc, #248]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1ee      	bne.n	800192c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800194e:	7dfb      	ldrb	r3, [r7, #23]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d105      	bne.n	8001960 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001954:	4b39      	ldr	r3, [pc, #228]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	4a38      	ldr	r2, [pc, #224]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 800195a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800195e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80a1 	beq.w	8001aac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800196a:	4b34      	ldr	r3, [pc, #208]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b08      	cmp	r3, #8
 8001974:	d05c      	beq.n	8001a30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d141      	bne.n	8001a02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800197e:	4b31      	ldr	r3, [pc, #196]	@ (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001984:	f7ff fabc 	bl	8000f00 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff fab8 	bl	8000f00 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e087      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199e:	4b27      	ldr	r3, [pc, #156]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69da      	ldr	r2, [r3, #28]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b8:	019b      	lsls	r3, r3, #6
 80019ba:	431a      	orrs	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c0:	085b      	lsrs	r3, r3, #1
 80019c2:	3b01      	subs	r3, #1
 80019c4:	041b      	lsls	r3, r3, #16
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019cc:	061b      	lsls	r3, r3, #24
 80019ce:	491b      	ldr	r1, [pc, #108]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80019d0:	4313      	orrs	r3, r2
 80019d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <HAL_RCC_OscConfig+0x478>)
 80019d6:	2201      	movs	r2, #1
 80019d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019da:	f7ff fa91 	bl	8000f00 <HAL_GetTick>
 80019de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e2:	f7ff fa8d 	bl	8000f00 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e05c      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d0f0      	beq.n	80019e2 <HAL_RCC_OscConfig+0x416>
 8001a00:	e054      	b.n	8001aac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a02:	4b10      	ldr	r3, [pc, #64]	@ (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7ff fa7a 	bl	8000f00 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a10:	f7ff fa76 	bl	8000f00 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e045      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a22:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_RCC_OscConfig+0x470>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x444>
 8001a2e:	e03d      	b.n	8001aac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d107      	bne.n	8001a48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e038      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40007000 	.word	0x40007000
 8001a44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <HAL_RCC_OscConfig+0x4ec>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d028      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d121      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d11a      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a78:	4013      	ands	r3, r2
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d111      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a8e:	085b      	lsrs	r3, r3, #1
 8001a90:	3b01      	subs	r3, #1
 8001a92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d107      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d001      	beq.n	8001aac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e000      	b.n	8001aae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800

08001abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0cc      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad0:	4b68      	ldr	r3, [pc, #416]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d90c      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ade:	4b65      	ldr	r3, [pc, #404]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae6:	4b63      	ldr	r3, [pc, #396]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0b8      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d020      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0304 	and.w	r3, r3, #4
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d005      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b10:	4b59      	ldr	r3, [pc, #356]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4a58      	ldr	r2, [pc, #352]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b28:	4b53      	ldr	r3, [pc, #332]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	4a52      	ldr	r2, [pc, #328]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4b50      	ldr	r3, [pc, #320]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	494d      	ldr	r1, [pc, #308]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d044      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5a:	4b47      	ldr	r3, [pc, #284]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d119      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e07f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d109      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e06f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e067      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b9a:	4b37      	ldr	r3, [pc, #220]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f023 0203 	bic.w	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	4934      	ldr	r1, [pc, #208]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bac:	f7ff f9a8 	bl	8000f00 <HAL_GetTick>
 8001bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb2:	e00a      	b.n	8001bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb4:	f7ff f9a4 	bl	8000f00 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e04f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bca:	4b2b      	ldr	r3, [pc, #172]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 020c 	and.w	r2, r3, #12
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d1eb      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bdc:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d20c      	bcs.n	8001c04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bea:	4b22      	ldr	r3, [pc, #136]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d001      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e032      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d008      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c10:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4916      	ldr	r1, [pc, #88]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d009      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c2e:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	490e      	ldr	r1, [pc, #56]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c42:	f000 f821 	bl	8001c88 <HAL_RCC_GetSysClockFreq>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	490a      	ldr	r1, [pc, #40]	@ (8001c7c <HAL_RCC_ClockConfig+0x1c0>)
 8001c54:	5ccb      	ldrb	r3, [r1, r3]
 8001c56:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5a:	4a09      	ldr	r2, [pc, #36]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c5e:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f908 	bl	8000e78 <HAL_InitTick>

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40023c00 	.word	0x40023c00
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	080056e4 	.word	0x080056e4
 8001c80:	20000000 	.word	0x20000000
 8001c84:	20000004 	.word	0x20000004

08001c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c8c:	b090      	sub	sp, #64	@ 0x40
 8001c8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ca0:	4b59      	ldr	r3, [pc, #356]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 030c 	and.w	r3, r3, #12
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d00d      	beq.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x40>
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	f200 80a1 	bhi.w	8001df4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_RCC_GetSysClockFreq+0x34>
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d003      	beq.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001cba:	e09b      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cbc:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x184>)
 8001cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cc0:	e09b      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cc2:	4b53      	ldr	r3, [pc, #332]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cc6:	e098      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cc8:	4b4f      	ldr	r3, [pc, #316]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cd0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cd2:	4b4d      	ldr	r3, [pc, #308]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d028      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cde:	4b4a      	ldr	r3, [pc, #296]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	099b      	lsrs	r3, r3, #6
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	623b      	str	r3, [r7, #32]
 8001ce8:	627a      	str	r2, [r7, #36]	@ 0x24
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	4b47      	ldr	r3, [pc, #284]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cf4:	fb03 f201 	mul.w	r2, r3, r1
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	fb00 f303 	mul.w	r3, r0, r3
 8001cfe:	4413      	add	r3, r2
 8001d00:	4a43      	ldr	r2, [pc, #268]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d02:	fba0 1202 	umull	r1, r2, r0, r2
 8001d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d08:	460a      	mov	r2, r1
 8001d0a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d0e:	4413      	add	r3, r2
 8001d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d14:	2200      	movs	r2, #0
 8001d16:	61bb      	str	r3, [r7, #24]
 8001d18:	61fa      	str	r2, [r7, #28]
 8001d1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d22:	f7fe faa5 	bl	8000270 <__aeabi_uldivmod>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d2e:	e053      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d30:	4b35      	ldr	r3, [pc, #212]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	099b      	lsrs	r3, r3, #6
 8001d36:	2200      	movs	r2, #0
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	617a      	str	r2, [r7, #20]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d42:	f04f 0b00 	mov.w	fp, #0
 8001d46:	4652      	mov	r2, sl
 8001d48:	465b      	mov	r3, fp
 8001d4a:	f04f 0000 	mov.w	r0, #0
 8001d4e:	f04f 0100 	mov.w	r1, #0
 8001d52:	0159      	lsls	r1, r3, #5
 8001d54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d58:	0150      	lsls	r0, r2, #5
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	ebb2 080a 	subs.w	r8, r2, sl
 8001d62:	eb63 090b 	sbc.w	r9, r3, fp
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d7a:	ebb2 0408 	subs.w	r4, r2, r8
 8001d7e:	eb63 0509 	sbc.w	r5, r3, r9
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	f04f 0300 	mov.w	r3, #0
 8001d8a:	00eb      	lsls	r3, r5, #3
 8001d8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d90:	00e2      	lsls	r2, r4, #3
 8001d92:	4614      	mov	r4, r2
 8001d94:	461d      	mov	r5, r3
 8001d96:	eb14 030a 	adds.w	r3, r4, sl
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	eb45 030b 	adc.w	r3, r5, fp
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dae:	4629      	mov	r1, r5
 8001db0:	028b      	lsls	r3, r1, #10
 8001db2:	4621      	mov	r1, r4
 8001db4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001db8:	4621      	mov	r1, r4
 8001dba:	028a      	lsls	r2, r1, #10
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	60fa      	str	r2, [r7, #12]
 8001dc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dcc:	f7fe fa50 	bl	8000270 <__aeabi_uldivmod>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	0c1b      	lsrs	r3, r3, #16
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	3301      	adds	r3, #1
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001de8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001df2:	e002      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001df4:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x184>)
 8001df6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3740      	adds	r7, #64	@ 0x40
 8001e00:	46bd      	mov	sp, r7
 8001e02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e06:	bf00      	nop
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	00f42400 	.word	0x00f42400
 8001e10:	017d7840 	.word	0x017d7840

08001e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e18:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20000000 	.word	0x20000000

08001e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e30:	f7ff fff0 	bl	8001e14 <HAL_RCC_GetHCLKFreq>
 8001e34:	4602      	mov	r2, r0
 8001e36:	4b05      	ldr	r3, [pc, #20]	@ (8001e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	0a9b      	lsrs	r3, r3, #10
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	4903      	ldr	r1, [pc, #12]	@ (8001e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	080056f4 	.word	0x080056f4

08001e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e58:	f7ff ffdc 	bl	8001e14 <HAL_RCC_GetHCLKFreq>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	0b5b      	lsrs	r3, r3, #13
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	4903      	ldr	r1, [pc, #12]	@ (8001e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e6a:	5ccb      	ldrb	r3, [r1, r3]
 8001e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40023800 	.word	0x40023800
 8001e78:	080056f4 	.word	0x080056f4

08001e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e041      	b.n	8001f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7fe fdf2 	bl	8000a8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	f000 f9f0 	bl	80022a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d001      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e04e      	b.n	8001fd2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2202      	movs	r2, #2
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a23      	ldr	r2, [pc, #140]	@ (8001fe0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d022      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f5e:	d01d      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d018      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d013      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <HAL_TIM_Base_Start_IT+0xd0>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d00e      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d009      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ff4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d004      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x80>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a18      	ldr	r2, [pc, #96]	@ (8001ff8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d111      	bne.n	8001fc0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b06      	cmp	r3, #6
 8001fac:	d010      	beq.n	8001fd0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f042 0201 	orr.w	r2, r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbe:	e007      	b.n	8001fd0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0201 	orr.w	r2, r2, #1
 8001fce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40010000 	.word	0x40010000
 8001fe4:	40000400 	.word	0x40000400
 8001fe8:	40000800 	.word	0x40000800
 8001fec:	40000c00 	.word	0x40000c00
 8001ff0:	40010400 	.word	0x40010400
 8001ff4:	40014000 	.word	0x40014000
 8001ff8:	40001800 	.word	0x40001800

08001ffc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0201 	bic.w	r2, r2, #1
 8002012:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6a1a      	ldr	r2, [r3, #32]
 800201a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10f      	bne.n	8002044 <HAL_TIM_Base_Stop_IT+0x48>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6a1a      	ldr	r2, [r3, #32]
 800202a:	f240 4344 	movw	r3, #1092	@ 0x444
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d107      	bne.n	8002044 <HAL_TIM_Base_Stop_IT+0x48>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0201 	bic.w	r2, r2, #1
 8002042:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d020      	beq.n	80020be <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d01b      	beq.n	80020be <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f06f 0202 	mvn.w	r2, #2
 800208e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f8dc 	bl	8002262 <HAL_TIM_IC_CaptureCallback>
 80020aa:	e005      	b.n	80020b8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f8ce 	bl	800224e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f8df 	bl	8002276 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d020      	beq.n	800210a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01b      	beq.n	800210a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f06f 0204 	mvn.w	r2, #4
 80020da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2202      	movs	r2, #2
 80020e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f8b6 	bl	8002262 <HAL_TIM_IC_CaptureCallback>
 80020f6:	e005      	b.n	8002104 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f8a8 	bl	800224e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f8b9 	bl	8002276 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	2b00      	cmp	r3, #0
 8002112:	d020      	beq.n	8002156 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b00      	cmp	r3, #0
 800211c:	d01b      	beq.n	8002156 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f06f 0208 	mvn.w	r2, #8
 8002126:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2204      	movs	r2, #4
 800212c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f890 	bl	8002262 <HAL_TIM_IC_CaptureCallback>
 8002142:	e005      	b.n	8002150 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 f882 	bl	800224e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f893 	bl	8002276 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	2b00      	cmp	r3, #0
 800215e:	d020      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	2b00      	cmp	r3, #0
 8002168:	d01b      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f06f 0210 	mvn.w	r2, #16
 8002172:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2208      	movs	r2, #8
 8002178:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f86a 	bl	8002262 <HAL_TIM_IC_CaptureCallback>
 800218e:	e005      	b.n	800219c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 f85c 	bl	800224e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f86d 	bl	8002276 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d00c      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d007      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f06f 0201 	mvn.w	r2, #1
 80021be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f83a 	bl	800223a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00c      	beq.n	80021ea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80021e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 f98d 	bl	8002504 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00c      	beq.n	800220e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d007      	beq.n	800220e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f83e 	bl	800228a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	f003 0320 	and.w	r3, r3, #32
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00c      	beq.n	8002232 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f06f 0220 	mvn.w	r2, #32
 800222a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 f95f 	bl	80024f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr

08002276 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
	...

080022a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a46      	ldr	r2, [pc, #280]	@ (80023cc <TIM_Base_SetConfig+0x12c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d013      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022be:	d00f      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a43      	ldr	r2, [pc, #268]	@ (80023d0 <TIM_Base_SetConfig+0x130>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d00b      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a42      	ldr	r2, [pc, #264]	@ (80023d4 <TIM_Base_SetConfig+0x134>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d007      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a41      	ldr	r2, [pc, #260]	@ (80023d8 <TIM_Base_SetConfig+0x138>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d003      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a40      	ldr	r2, [pc, #256]	@ (80023dc <TIM_Base_SetConfig+0x13c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d108      	bne.n	80022f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a35      	ldr	r2, [pc, #212]	@ (80023cc <TIM_Base_SetConfig+0x12c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d02b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002300:	d027      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a32      	ldr	r2, [pc, #200]	@ (80023d0 <TIM_Base_SetConfig+0x130>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d023      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a31      	ldr	r2, [pc, #196]	@ (80023d4 <TIM_Base_SetConfig+0x134>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d01f      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a30      	ldr	r2, [pc, #192]	@ (80023d8 <TIM_Base_SetConfig+0x138>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a2f      	ldr	r2, [pc, #188]	@ (80023dc <TIM_Base_SetConfig+0x13c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d017      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a2e      	ldr	r2, [pc, #184]	@ (80023e0 <TIM_Base_SetConfig+0x140>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a2d      	ldr	r2, [pc, #180]	@ (80023e4 <TIM_Base_SetConfig+0x144>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00f      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a2c      	ldr	r2, [pc, #176]	@ (80023e8 <TIM_Base_SetConfig+0x148>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a2b      	ldr	r2, [pc, #172]	@ (80023ec <TIM_Base_SetConfig+0x14c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a2a      	ldr	r2, [pc, #168]	@ (80023f0 <TIM_Base_SetConfig+0x150>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d003      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a29      	ldr	r2, [pc, #164]	@ (80023f4 <TIM_Base_SetConfig+0x154>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d108      	bne.n	8002364 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4313      	orrs	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	4313      	orrs	r3, r2
 8002370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a10      	ldr	r2, [pc, #64]	@ (80023cc <TIM_Base_SetConfig+0x12c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d003      	beq.n	8002398 <TIM_Base_SetConfig+0xf8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a12      	ldr	r2, [pc, #72]	@ (80023dc <TIM_Base_SetConfig+0x13c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d103      	bne.n	80023a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d105      	bne.n	80023be <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f023 0201 	bic.w	r2, r3, #1
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	611a      	str	r2, [r3, #16]
  }
}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40010000 	.word	0x40010000
 80023d0:	40000400 	.word	0x40000400
 80023d4:	40000800 	.word	0x40000800
 80023d8:	40000c00 	.word	0x40000c00
 80023dc:	40010400 	.word	0x40010400
 80023e0:	40014000 	.word	0x40014000
 80023e4:	40014400 	.word	0x40014400
 80023e8:	40014800 	.word	0x40014800
 80023ec:	40001800 	.word	0x40001800
 80023f0:	40001c00 	.word	0x40001c00
 80023f4:	40002000 	.word	0x40002000

080023f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800240c:	2302      	movs	r3, #2
 800240e:	e05a      	b.n	80024c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2202      	movs	r2, #2
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002436:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	4313      	orrs	r3, r2
 8002440:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a21      	ldr	r2, [pc, #132]	@ (80024d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d022      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800245c:	d01d      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a1d      	ldr	r2, [pc, #116]	@ (80024d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d018      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a1b      	ldr	r2, [pc, #108]	@ (80024dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d013      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a1a      	ldr	r2, [pc, #104]	@ (80024e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d00e      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a18      	ldr	r2, [pc, #96]	@ (80024e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d009      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a17      	ldr	r2, [pc, #92]	@ (80024e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d004      	beq.n	800249a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a15      	ldr	r2, [pc, #84]	@ (80024ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d10c      	bne.n	80024b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40010000 	.word	0x40010000
 80024d8:	40000400 	.word	0x40000400
 80024dc:	40000800 	.word	0x40000800
 80024e0:	40000c00 	.word	0x40000c00
 80024e4:	40010400 	.word	0x40010400
 80024e8:	40014000 	.word	0x40014000
 80024ec:	40001800 	.word	0x40001800

080024f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e042      	b.n	80025b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d106      	bne.n	8002544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7fe fae2 	bl	8000b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2224      	movs	r2, #36	@ 0x24
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800255a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 fd69 	bl	8003034 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695a      	ldr	r2, [r3, #20]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002580:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002590:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2220      	movs	r2, #32
 80025a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	@ 0x28
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	603b      	str	r3, [r7, #0]
 80025c4:	4613      	mov	r3, r2
 80025c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d175      	bne.n	80026c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <HAL_UART_Transmit+0x2c>
 80025de:	88fb      	ldrh	r3, [r7, #6]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e06e      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2221      	movs	r2, #33	@ 0x21
 80025f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025f6:	f7fe fc83 	bl	8000f00 <HAL_GetTick>
 80025fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	88fa      	ldrh	r2, [r7, #6]
 8002600:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	88fa      	ldrh	r2, [r7, #6]
 8002606:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002610:	d108      	bne.n	8002624 <HAL_UART_Transmit+0x6c>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d104      	bne.n	8002624 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	e003      	b.n	800262c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002628:	2300      	movs	r3, #0
 800262a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800262c:	e02e      	b.n	800268c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	2180      	movs	r1, #128	@ 0x80
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 fb05 	bl	8002c48 <UART_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e03a      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10b      	bne.n	800266e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002664:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	3302      	adds	r3, #2
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e007      	b.n	800267e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	781a      	ldrb	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	3301      	adds	r3, #1
 800267c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002682:	b29b      	uxth	r3, r3
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1cb      	bne.n	800262e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2200      	movs	r2, #0
 800269e:	2140      	movs	r1, #64	@ 0x40
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 fad1 	bl	8002c48 <UART_WaitOnFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2220      	movs	r2, #32
 80026b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e006      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e000      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026c4:	2302      	movs	r3, #2
  }
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3720      	adds	r7, #32
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b0ba      	sub	sp, #232	@ 0xe8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800270e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10f      	bne.n	8002736 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800271a:	f003 0320 	and.w	r3, r3, #32
 800271e:	2b00      	cmp	r3, #0
 8002720:	d009      	beq.n	8002736 <HAL_UART_IRQHandler+0x66>
 8002722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 fbc2 	bl	8002eb8 <UART_Receive_IT>
      return;
 8002734:	e25b      	b.n	8002bee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002736:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 80de 	beq.w	80028fc <HAL_UART_IRQHandler+0x22c>
 8002740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d106      	bne.n	800275a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800274c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002750:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 80d1 	beq.w	80028fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800275a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00b      	beq.n	800277e <HAL_UART_IRQHandler+0xae>
 8002766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800276a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	f043 0201 	orr.w	r2, r3, #1
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800277e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00b      	beq.n	80027a2 <HAL_UART_IRQHandler+0xd2>
 800278a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d005      	beq.n	80027a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f043 0202 	orr.w	r2, r3, #2
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_UART_IRQHandler+0xf6>
 80027ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	f043 0204 	orr.w	r2, r3, #4
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d011      	beq.n	80027f6 <HAL_UART_IRQHandler+0x126>
 80027d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d105      	bne.n	80027ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80027de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	f043 0208 	orr.w	r2, r3, #8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 81f2 	beq.w	8002be4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002804:	f003 0320 	and.w	r3, r3, #32
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_UART_IRQHandler+0x14e>
 800280c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002810:	f003 0320 	and.w	r3, r3, #32
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 fb4d 	bl	8002eb8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002828:	2b40      	cmp	r3, #64	@ 0x40
 800282a:	bf0c      	ite	eq
 800282c:	2301      	moveq	r3, #1
 800282e:	2300      	movne	r3, #0
 8002830:	b2db      	uxtb	r3, r3
 8002832:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283a:	f003 0308 	and.w	r3, r3, #8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d103      	bne.n	800284a <HAL_UART_IRQHandler+0x17a>
 8002842:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002846:	2b00      	cmp	r3, #0
 8002848:	d04f      	beq.n	80028ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 fa55 	bl	8002cfa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800285a:	2b40      	cmp	r3, #64	@ 0x40
 800285c:	d141      	bne.n	80028e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	3314      	adds	r3, #20
 8002864:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002868:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800286c:	e853 3f00 	ldrex	r3, [r3]
 8002870:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002874:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002878:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800287c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3314      	adds	r3, #20
 8002886:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800288a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800288e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002896:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800289a:	e841 2300 	strex	r3, r2, [r1]
 800289e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1d9      	bne.n	800285e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d013      	beq.n	80028da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ab0 <HAL_UART_IRQHandler+0x3e0>)
 80028b8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fe fcab 	bl	800121a <HAL_DMA_Abort_IT>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d016      	beq.n	80028f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028d4:	4610      	mov	r0, r2
 80028d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d8:	e00e      	b.n	80028f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f99e 	bl	8002c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e0:	e00a      	b.n	80028f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f99a 	bl	8002c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e8:	e006      	b.n	80028f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f996 	bl	8002c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80028f6:	e175      	b.n	8002be4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f8:	bf00      	nop
    return;
 80028fa:	e173      	b.n	8002be4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002900:	2b01      	cmp	r3, #1
 8002902:	f040 814f 	bne.w	8002ba4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800290a:	f003 0310 	and.w	r3, r3, #16
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 8148 	beq.w	8002ba4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002918:	f003 0310 	and.w	r3, r3, #16
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 8141 	beq.w	8002ba4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002922:	2300      	movs	r3, #0
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002942:	2b40      	cmp	r3, #64	@ 0x40
 8002944:	f040 80b6 	bne.w	8002ab4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002954:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8145 	beq.w	8002be8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002962:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002966:	429a      	cmp	r2, r3
 8002968:	f080 813e 	bcs.w	8002be8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002972:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800297e:	f000 8088 	beq.w	8002a92 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	330c      	adds	r3, #12
 8002988:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002990:	e853 3f00 	ldrex	r3, [r3]
 8002994:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002998:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800299c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	330c      	adds	r3, #12
 80029aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80029ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80029ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029be:	e841 2300 	strex	r3, r2, [r1]
 80029c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80029c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1d9      	bne.n	8002982 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	3314      	adds	r3, #20
 80029d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029d8:	e853 3f00 	ldrex	r3, [r3]
 80029dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80029de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80029e0:	f023 0301 	bic.w	r3, r3, #1
 80029e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	3314      	adds	r3, #20
 80029ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80029f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80029f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80029fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80029fe:	e841 2300 	strex	r3, r2, [r1]
 8002a02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1e1      	bne.n	80029ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3314      	adds	r3, #20
 8002a10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a14:	e853 3f00 	ldrex	r3, [r3]
 8002a18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	3314      	adds	r3, #20
 8002a2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a30:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a36:	e841 2300 	strex	r3, r2, [r1]
 8002a3a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1e3      	bne.n	8002a0a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2220      	movs	r2, #32
 8002a46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	330c      	adds	r3, #12
 8002a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a5a:	e853 3f00 	ldrex	r3, [r3]
 8002a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a62:	f023 0310 	bic.w	r3, r3, #16
 8002a66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	330c      	adds	r3, #12
 8002a70:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002a74:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a76:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a78:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a7c:	e841 2300 	strex	r3, r2, [r1]
 8002a80:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002a82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1e3      	bne.n	8002a50 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe fb54 	bl	800113a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2202      	movs	r2, #2
 8002a96:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 f8c1 	bl	8002c30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002aae:	e09b      	b.n	8002be8 <HAL_UART_IRQHandler+0x518>
 8002ab0:	08002dc1 	.word	0x08002dc1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 808e 	beq.w	8002bec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002ad0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 8089 	beq.w	8002bec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	330c      	adds	r3, #12
 8002ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ae4:	e853 3f00 	ldrex	r3, [r3]
 8002ae8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002af0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	330c      	adds	r3, #12
 8002afa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002afe:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b06:	e841 2300 	strex	r3, r2, [r1]
 8002b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1e3      	bne.n	8002ada <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	3314      	adds	r3, #20
 8002b18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1c:	e853 3f00 	ldrex	r3, [r3]
 8002b20:	623b      	str	r3, [r7, #32]
   return(result);
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3314      	adds	r3, #20
 8002b32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002b36:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b3e:	e841 2300 	strex	r3, r2, [r1]
 8002b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1e3      	bne.n	8002b12 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	330c      	adds	r3, #12
 8002b5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	e853 3f00 	ldrex	r3, [r3]
 8002b66:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f023 0310 	bic.w	r3, r3, #16
 8002b6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	330c      	adds	r3, #12
 8002b78:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002b7c:	61fa      	str	r2, [r7, #28]
 8002b7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b80:	69b9      	ldr	r1, [r7, #24]
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	e841 2300 	strex	r3, r2, [r1]
 8002b88:	617b      	str	r3, [r7, #20]
   return(result);
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1e3      	bne.n	8002b58 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f847 	bl	8002c30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ba2:	e023      	b.n	8002bec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d009      	beq.n	8002bc4 <HAL_UART_IRQHandler+0x4f4>
 8002bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 f913 	bl	8002de8 <UART_Transmit_IT>
    return;
 8002bc2:	e014      	b.n	8002bee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002bc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00e      	beq.n	8002bee <HAL_UART_IRQHandler+0x51e>
 8002bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d008      	beq.n	8002bee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f953 	bl	8002e88 <UART_EndTransmit_IT>
    return;
 8002be2:	e004      	b.n	8002bee <HAL_UART_IRQHandler+0x51e>
    return;
 8002be4:	bf00      	nop
 8002be6:	e002      	b.n	8002bee <HAL_UART_IRQHandler+0x51e>
      return;
 8002be8:	bf00      	nop
 8002bea:	e000      	b.n	8002bee <HAL_UART_IRQHandler+0x51e>
      return;
 8002bec:	bf00      	nop
  }
}
 8002bee:	37e8      	adds	r7, #232	@ 0xe8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	4613      	mov	r3, r2
 8002c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c58:	e03b      	b.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c60:	d037      	beq.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c62:	f7fe f94d 	bl	8000f00 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	6a3a      	ldr	r2, [r7, #32]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d302      	bcc.n	8002c78 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d101      	bne.n	8002c7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e03a      	b.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d023      	beq.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b80      	cmp	r3, #128	@ 0x80
 8002c8e:	d020      	beq.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b40      	cmp	r3, #64	@ 0x40
 8002c94:	d01d      	beq.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d116      	bne.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	617b      	str	r3, [r7, #20]
 8002cb8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f81d 	bl	8002cfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e00f      	b.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	bf0c      	ite	eq
 8002ce2:	2301      	moveq	r3, #1
 8002ce4:	2300      	movne	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	461a      	mov	r2, r3
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d0b4      	beq.n	8002c5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b095      	sub	sp, #84	@ 0x54
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	330c      	adds	r3, #12
 8002d08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d0c:	e853 3f00 	ldrex	r3, [r3]
 8002d10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	330c      	adds	r3, #12
 8002d20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d22:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d2a:	e841 2300 	strex	r3, r2, [r1]
 8002d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1e5      	bne.n	8002d02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	3314      	adds	r3, #20
 8002d3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	e853 3f00 	ldrex	r3, [r3]
 8002d44:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f023 0301 	bic.w	r3, r3, #1
 8002d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	3314      	adds	r3, #20
 8002d54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d5e:	e841 2300 	strex	r3, r2, [r1]
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1e5      	bne.n	8002d36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d119      	bne.n	8002da6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	330c      	adds	r3, #12
 8002d78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	e853 3f00 	ldrex	r3, [r3]
 8002d80:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	f023 0310 	bic.w	r3, r3, #16
 8002d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	330c      	adds	r3, #12
 8002d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d92:	61ba      	str	r2, [r7, #24]
 8002d94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d96:	6979      	ldr	r1, [r7, #20]
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	e841 2300 	strex	r3, r2, [r1]
 8002d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1e5      	bne.n	8002d72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002db4:	bf00      	nop
 8002db6:	3754      	adds	r7, #84	@ 0x54
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7ff ff1e 	bl	8002c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b21      	cmp	r3, #33	@ 0x21
 8002dfa:	d13e      	bne.n	8002e7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e04:	d114      	bne.n	8002e30 <UART_Transmit_IT+0x48>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d110      	bne.n	8002e30 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	1c9a      	adds	r2, r3, #2
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	621a      	str	r2, [r3, #32]
 8002e2e:	e008      	b.n	8002e42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	1c59      	adds	r1, r3, #1
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6211      	str	r1, [r2, #32]
 8002e3a:	781a      	ldrb	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10f      	bne.n	8002e76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68da      	ldr	r2, [r3, #12]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	e000      	b.n	8002e7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e7a:	2302      	movs	r3, #2
  }
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7ff fea3 	bl	8002bf4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b08c      	sub	sp, #48	@ 0x30
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b22      	cmp	r3, #34	@ 0x22
 8002eca:	f040 80ae 	bne.w	800302a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed6:	d117      	bne.n	8002f08 <UART_Receive_IT+0x50>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d113      	bne.n	8002f08 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002efa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	1c9a      	adds	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f06:	e026      	b.n	8002f56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f1a:	d007      	beq.n	8002f2c <UART_Receive_IT+0x74>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10a      	bne.n	8002f3a <UART_Receive_IT+0x82>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d106      	bne.n	8002f3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f36:	701a      	strb	r2, [r3, #0]
 8002f38:	e008      	b.n	8002f4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	4619      	mov	r1, r3
 8002f64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d15d      	bne.n	8003026 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0220 	bic.w	r2, r2, #32
 8002f78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68da      	ldr	r2, [r3, #12]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695a      	ldr	r2, [r3, #20]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 0201 	bic.w	r2, r2, #1
 8002f98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d135      	bne.n	800301c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	330c      	adds	r3, #12
 8002fbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	e853 3f00 	ldrex	r3, [r3]
 8002fc4:	613b      	str	r3, [r7, #16]
   return(result);
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	f023 0310 	bic.w	r3, r3, #16
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	330c      	adds	r3, #12
 8002fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd6:	623a      	str	r2, [r7, #32]
 8002fd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fda:	69f9      	ldr	r1, [r7, #28]
 8002fdc:	6a3a      	ldr	r2, [r7, #32]
 8002fde:	e841 2300 	strex	r3, r2, [r1]
 8002fe2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1e5      	bne.n	8002fb6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0310 	and.w	r3, r3, #16
 8002ff4:	2b10      	cmp	r3, #16
 8002ff6:	d10a      	bne.n	800300e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003012:	4619      	mov	r1, r3
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff fe0b 	bl	8002c30 <HAL_UARTEx_RxEventCallback>
 800301a:	e002      	b.n	8003022 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff fdf3 	bl	8002c08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e002      	b.n	800302c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	e000      	b.n	800302c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800302a:	2302      	movs	r3, #2
  }
}
 800302c:	4618      	mov	r0, r3
 800302e:	3730      	adds	r7, #48	@ 0x30
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003038:	b0c0      	sub	sp, #256	@ 0x100
 800303a:	af00      	add	r7, sp, #0
 800303c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800304c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003050:	68d9      	ldr	r1, [r3, #12]
 8003052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	ea40 0301 	orr.w	r3, r0, r1
 800305c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800305e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	431a      	orrs	r2, r3
 800306c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	431a      	orrs	r2, r3
 8003074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800308c:	f021 010c 	bic.w	r1, r1, #12
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800309a:	430b      	orrs	r3, r1
 800309c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800309e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80030aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ae:	6999      	ldr	r1, [r3, #24]
 80030b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	ea40 0301 	orr.w	r3, r0, r1
 80030ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	4b8f      	ldr	r3, [pc, #572]	@ (8003300 <UART_SetConfig+0x2cc>)
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d005      	beq.n	80030d4 <UART_SetConfig+0xa0>
 80030c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4b8d      	ldr	r3, [pc, #564]	@ (8003304 <UART_SetConfig+0x2d0>)
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d104      	bne.n	80030de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030d4:	f7fe febe 	bl	8001e54 <HAL_RCC_GetPCLK2Freq>
 80030d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030dc:	e003      	b.n	80030e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030de:	f7fe fea5 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 80030e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030f0:	f040 810c 	bne.w	800330c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030f8:	2200      	movs	r2, #0
 80030fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003102:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003106:	4622      	mov	r2, r4
 8003108:	462b      	mov	r3, r5
 800310a:	1891      	adds	r1, r2, r2
 800310c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800310e:	415b      	adcs	r3, r3
 8003110:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003112:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003116:	4621      	mov	r1, r4
 8003118:	eb12 0801 	adds.w	r8, r2, r1
 800311c:	4629      	mov	r1, r5
 800311e:	eb43 0901 	adc.w	r9, r3, r1
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800312e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003136:	4690      	mov	r8, r2
 8003138:	4699      	mov	r9, r3
 800313a:	4623      	mov	r3, r4
 800313c:	eb18 0303 	adds.w	r3, r8, r3
 8003140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003144:	462b      	mov	r3, r5
 8003146:	eb49 0303 	adc.w	r3, r9, r3
 800314a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800314e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800315a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800315e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003162:	460b      	mov	r3, r1
 8003164:	18db      	adds	r3, r3, r3
 8003166:	653b      	str	r3, [r7, #80]	@ 0x50
 8003168:	4613      	mov	r3, r2
 800316a:	eb42 0303 	adc.w	r3, r2, r3
 800316e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003170:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003174:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003178:	f7fd f87a 	bl	8000270 <__aeabi_uldivmod>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4b61      	ldr	r3, [pc, #388]	@ (8003308 <UART_SetConfig+0x2d4>)
 8003182:	fba3 2302 	umull	r2, r3, r3, r2
 8003186:	095b      	lsrs	r3, r3, #5
 8003188:	011c      	lsls	r4, r3, #4
 800318a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800318e:	2200      	movs	r2, #0
 8003190:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003194:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003198:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800319c:	4642      	mov	r2, r8
 800319e:	464b      	mov	r3, r9
 80031a0:	1891      	adds	r1, r2, r2
 80031a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80031a4:	415b      	adcs	r3, r3
 80031a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031ac:	4641      	mov	r1, r8
 80031ae:	eb12 0a01 	adds.w	sl, r2, r1
 80031b2:	4649      	mov	r1, r9
 80031b4:	eb43 0b01 	adc.w	fp, r3, r1
 80031b8:	f04f 0200 	mov.w	r2, #0
 80031bc:	f04f 0300 	mov.w	r3, #0
 80031c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031cc:	4692      	mov	sl, r2
 80031ce:	469b      	mov	fp, r3
 80031d0:	4643      	mov	r3, r8
 80031d2:	eb1a 0303 	adds.w	r3, sl, r3
 80031d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031da:	464b      	mov	r3, r9
 80031dc:	eb4b 0303 	adc.w	r3, fp, r3
 80031e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031f8:	460b      	mov	r3, r1
 80031fa:	18db      	adds	r3, r3, r3
 80031fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80031fe:	4613      	mov	r3, r2
 8003200:	eb42 0303 	adc.w	r3, r2, r3
 8003204:	647b      	str	r3, [r7, #68]	@ 0x44
 8003206:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800320a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800320e:	f7fd f82f 	bl	8000270 <__aeabi_uldivmod>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4611      	mov	r1, r2
 8003218:	4b3b      	ldr	r3, [pc, #236]	@ (8003308 <UART_SetConfig+0x2d4>)
 800321a:	fba3 2301 	umull	r2, r3, r3, r1
 800321e:	095b      	lsrs	r3, r3, #5
 8003220:	2264      	movs	r2, #100	@ 0x64
 8003222:	fb02 f303 	mul.w	r3, r2, r3
 8003226:	1acb      	subs	r3, r1, r3
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800322e:	4b36      	ldr	r3, [pc, #216]	@ (8003308 <UART_SetConfig+0x2d4>)
 8003230:	fba3 2302 	umull	r2, r3, r3, r2
 8003234:	095b      	lsrs	r3, r3, #5
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800323c:	441c      	add	r4, r3
 800323e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003242:	2200      	movs	r2, #0
 8003244:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003248:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800324c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003250:	4642      	mov	r2, r8
 8003252:	464b      	mov	r3, r9
 8003254:	1891      	adds	r1, r2, r2
 8003256:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003258:	415b      	adcs	r3, r3
 800325a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800325c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003260:	4641      	mov	r1, r8
 8003262:	1851      	adds	r1, r2, r1
 8003264:	6339      	str	r1, [r7, #48]	@ 0x30
 8003266:	4649      	mov	r1, r9
 8003268:	414b      	adcs	r3, r1
 800326a:	637b      	str	r3, [r7, #52]	@ 0x34
 800326c:	f04f 0200 	mov.w	r2, #0
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003278:	4659      	mov	r1, fp
 800327a:	00cb      	lsls	r3, r1, #3
 800327c:	4651      	mov	r1, sl
 800327e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003282:	4651      	mov	r1, sl
 8003284:	00ca      	lsls	r2, r1, #3
 8003286:	4610      	mov	r0, r2
 8003288:	4619      	mov	r1, r3
 800328a:	4603      	mov	r3, r0
 800328c:	4642      	mov	r2, r8
 800328e:	189b      	adds	r3, r3, r2
 8003290:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003294:	464b      	mov	r3, r9
 8003296:	460a      	mov	r2, r1
 8003298:	eb42 0303 	adc.w	r3, r2, r3
 800329c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032b4:	460b      	mov	r3, r1
 80032b6:	18db      	adds	r3, r3, r3
 80032b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032ba:	4613      	mov	r3, r2
 80032bc:	eb42 0303 	adc.w	r3, r2, r3
 80032c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032ca:	f7fc ffd1 	bl	8000270 <__aeabi_uldivmod>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003308 <UART_SetConfig+0x2d4>)
 80032d4:	fba3 1302 	umull	r1, r3, r3, r2
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	2164      	movs	r1, #100	@ 0x64
 80032dc:	fb01 f303 	mul.w	r3, r1, r3
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	3332      	adds	r3, #50	@ 0x32
 80032e6:	4a08      	ldr	r2, [pc, #32]	@ (8003308 <UART_SetConfig+0x2d4>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	095b      	lsrs	r3, r3, #5
 80032ee:	f003 0207 	and.w	r2, r3, #7
 80032f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4422      	add	r2, r4
 80032fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032fc:	e106      	b.n	800350c <UART_SetConfig+0x4d8>
 80032fe:	bf00      	nop
 8003300:	40011000 	.word	0x40011000
 8003304:	40011400 	.word	0x40011400
 8003308:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800330c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003310:	2200      	movs	r2, #0
 8003312:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003316:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800331a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800331e:	4642      	mov	r2, r8
 8003320:	464b      	mov	r3, r9
 8003322:	1891      	adds	r1, r2, r2
 8003324:	6239      	str	r1, [r7, #32]
 8003326:	415b      	adcs	r3, r3
 8003328:	627b      	str	r3, [r7, #36]	@ 0x24
 800332a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800332e:	4641      	mov	r1, r8
 8003330:	1854      	adds	r4, r2, r1
 8003332:	4649      	mov	r1, r9
 8003334:	eb43 0501 	adc.w	r5, r3, r1
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	00eb      	lsls	r3, r5, #3
 8003342:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003346:	00e2      	lsls	r2, r4, #3
 8003348:	4614      	mov	r4, r2
 800334a:	461d      	mov	r5, r3
 800334c:	4643      	mov	r3, r8
 800334e:	18e3      	adds	r3, r4, r3
 8003350:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003354:	464b      	mov	r3, r9
 8003356:	eb45 0303 	adc.w	r3, r5, r3
 800335a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800335e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800336a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800336e:	f04f 0200 	mov.w	r2, #0
 8003372:	f04f 0300 	mov.w	r3, #0
 8003376:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800337a:	4629      	mov	r1, r5
 800337c:	008b      	lsls	r3, r1, #2
 800337e:	4621      	mov	r1, r4
 8003380:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003384:	4621      	mov	r1, r4
 8003386:	008a      	lsls	r2, r1, #2
 8003388:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800338c:	f7fc ff70 	bl	8000270 <__aeabi_uldivmod>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4b60      	ldr	r3, [pc, #384]	@ (8003518 <UART_SetConfig+0x4e4>)
 8003396:	fba3 2302 	umull	r2, r3, r3, r2
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	011c      	lsls	r4, r3, #4
 800339e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033a2:	2200      	movs	r2, #0
 80033a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80033b0:	4642      	mov	r2, r8
 80033b2:	464b      	mov	r3, r9
 80033b4:	1891      	adds	r1, r2, r2
 80033b6:	61b9      	str	r1, [r7, #24]
 80033b8:	415b      	adcs	r3, r3
 80033ba:	61fb      	str	r3, [r7, #28]
 80033bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c0:	4641      	mov	r1, r8
 80033c2:	1851      	adds	r1, r2, r1
 80033c4:	6139      	str	r1, [r7, #16]
 80033c6:	4649      	mov	r1, r9
 80033c8:	414b      	adcs	r3, r1
 80033ca:	617b      	str	r3, [r7, #20]
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	f04f 0300 	mov.w	r3, #0
 80033d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033d8:	4659      	mov	r1, fp
 80033da:	00cb      	lsls	r3, r1, #3
 80033dc:	4651      	mov	r1, sl
 80033de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033e2:	4651      	mov	r1, sl
 80033e4:	00ca      	lsls	r2, r1, #3
 80033e6:	4610      	mov	r0, r2
 80033e8:	4619      	mov	r1, r3
 80033ea:	4603      	mov	r3, r0
 80033ec:	4642      	mov	r2, r8
 80033ee:	189b      	adds	r3, r3, r2
 80033f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033f4:	464b      	mov	r3, r9
 80033f6:	460a      	mov	r2, r1
 80033f8:	eb42 0303 	adc.w	r3, r2, r3
 80033fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	67bb      	str	r3, [r7, #120]	@ 0x78
 800340a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	f04f 0300 	mov.w	r3, #0
 8003414:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003418:	4649      	mov	r1, r9
 800341a:	008b      	lsls	r3, r1, #2
 800341c:	4641      	mov	r1, r8
 800341e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003422:	4641      	mov	r1, r8
 8003424:	008a      	lsls	r2, r1, #2
 8003426:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800342a:	f7fc ff21 	bl	8000270 <__aeabi_uldivmod>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4611      	mov	r1, r2
 8003434:	4b38      	ldr	r3, [pc, #224]	@ (8003518 <UART_SetConfig+0x4e4>)
 8003436:	fba3 2301 	umull	r2, r3, r3, r1
 800343a:	095b      	lsrs	r3, r3, #5
 800343c:	2264      	movs	r2, #100	@ 0x64
 800343e:	fb02 f303 	mul.w	r3, r2, r3
 8003442:	1acb      	subs	r3, r1, r3
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	3332      	adds	r3, #50	@ 0x32
 8003448:	4a33      	ldr	r2, [pc, #204]	@ (8003518 <UART_SetConfig+0x4e4>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003454:	441c      	add	r4, r3
 8003456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800345a:	2200      	movs	r2, #0
 800345c:	673b      	str	r3, [r7, #112]	@ 0x70
 800345e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003460:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003464:	4642      	mov	r2, r8
 8003466:	464b      	mov	r3, r9
 8003468:	1891      	adds	r1, r2, r2
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	415b      	adcs	r3, r3
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003474:	4641      	mov	r1, r8
 8003476:	1851      	adds	r1, r2, r1
 8003478:	6039      	str	r1, [r7, #0]
 800347a:	4649      	mov	r1, r9
 800347c:	414b      	adcs	r3, r1
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800348c:	4659      	mov	r1, fp
 800348e:	00cb      	lsls	r3, r1, #3
 8003490:	4651      	mov	r1, sl
 8003492:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003496:	4651      	mov	r1, sl
 8003498:	00ca      	lsls	r2, r1, #3
 800349a:	4610      	mov	r0, r2
 800349c:	4619      	mov	r1, r3
 800349e:	4603      	mov	r3, r0
 80034a0:	4642      	mov	r2, r8
 80034a2:	189b      	adds	r3, r3, r2
 80034a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034a6:	464b      	mov	r3, r9
 80034a8:	460a      	mov	r2, r1
 80034aa:	eb42 0303 	adc.w	r3, r2, r3
 80034ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80034ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80034bc:	f04f 0200 	mov.w	r2, #0
 80034c0:	f04f 0300 	mov.w	r3, #0
 80034c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034c8:	4649      	mov	r1, r9
 80034ca:	008b      	lsls	r3, r1, #2
 80034cc:	4641      	mov	r1, r8
 80034ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034d2:	4641      	mov	r1, r8
 80034d4:	008a      	lsls	r2, r1, #2
 80034d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034da:	f7fc fec9 	bl	8000270 <__aeabi_uldivmod>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003518 <UART_SetConfig+0x4e4>)
 80034e4:	fba3 1302 	umull	r1, r3, r3, r2
 80034e8:	095b      	lsrs	r3, r3, #5
 80034ea:	2164      	movs	r1, #100	@ 0x64
 80034ec:	fb01 f303 	mul.w	r3, r1, r3
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	3332      	adds	r3, #50	@ 0x32
 80034f6:	4a08      	ldr	r2, [pc, #32]	@ (8003518 <UART_SetConfig+0x4e4>)
 80034f8:	fba2 2303 	umull	r2, r3, r2, r3
 80034fc:	095b      	lsrs	r3, r3, #5
 80034fe:	f003 020f 	and.w	r2, r3, #15
 8003502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4422      	add	r2, r4
 800350a:	609a      	str	r2, [r3, #8]
}
 800350c:	bf00      	nop
 800350e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003512:	46bd      	mov	sp, r7
 8003514:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003518:	51eb851f 	.word	0x51eb851f

0800351c <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	603b      	str	r3, [r7, #0]
 8003524:	4603      	mov	r3, r0
 8003526:	71fb      	strb	r3, [r7, #7]
 8003528:	460b      	mov	r3, r1
 800352a:	71bb      	strb	r3, [r7, #6]
 800352c:	4613      	mov	r3, r2
 800352e:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8003534:	79bb      	ldrb	r3, [r7, #6]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <eMBInit+0x2a>
 800353a:	79bb      	ldrb	r3, [r7, #6]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <eMBInit+0x2a>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8003540:	79bb      	ldrb	r3, [r7, #6]
 8003542:	2bf7      	cmp	r3, #247	@ 0xf7
 8003544:	d902      	bls.n	800354c <eMBInit+0x30>
    {
        eStatus = MB_EINVAL;
 8003546:	2302      	movs	r3, #2
 8003548:	73fb      	strb	r3, [r7, #15]
 800354a:	e03a      	b.n	80035c2 <eMBInit+0xa6>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 800354c:	4a1f      	ldr	r2, [pc, #124]	@ (80035cc <eMBInit+0xb0>)
 800354e:	79bb      	ldrb	r3, [r7, #6]
 8003550:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d121      	bne.n	800359c <eMBInit+0x80>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8003558:	4b1d      	ldr	r3, [pc, #116]	@ (80035d0 <eMBInit+0xb4>)
 800355a:	4a1e      	ldr	r2, [pc, #120]	@ (80035d4 <eMBInit+0xb8>)
 800355c:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 800355e:	4b1e      	ldr	r3, [pc, #120]	@ (80035d8 <eMBInit+0xbc>)
 8003560:	4a1e      	ldr	r2, [pc, #120]	@ (80035dc <eMBInit+0xc0>)
 8003562:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 8003564:	4b1e      	ldr	r3, [pc, #120]	@ (80035e0 <eMBInit+0xc4>)
 8003566:	4a1f      	ldr	r2, [pc, #124]	@ (80035e4 <eMBInit+0xc8>)
 8003568:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 800356a:	4b1f      	ldr	r3, [pc, #124]	@ (80035e8 <eMBInit+0xcc>)
 800356c:	4a1f      	ldr	r2, [pc, #124]	@ (80035ec <eMBInit+0xd0>)
 800356e:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8003570:	4b1f      	ldr	r3, [pc, #124]	@ (80035f0 <eMBInit+0xd4>)
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8003576:	4b1f      	ldr	r3, [pc, #124]	@ (80035f4 <eMBInit+0xd8>)
 8003578:	4a1f      	ldr	r2, [pc, #124]	@ (80035f8 <eMBInit+0xdc>)
 800357a:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 800357c:	4b1f      	ldr	r3, [pc, #124]	@ (80035fc <eMBInit+0xe0>)
 800357e:	4a20      	ldr	r2, [pc, #128]	@ (8003600 <eMBInit+0xe4>)
 8003580:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8003582:	4b20      	ldr	r3, [pc, #128]	@ (8003604 <eMBInit+0xe8>)
 8003584:	4a20      	ldr	r2, [pc, #128]	@ (8003608 <eMBInit+0xec>)
 8003586:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8003588:	4b10      	ldr	r3, [pc, #64]	@ (80035cc <eMBInit+0xb0>)
 800358a:	7818      	ldrb	r0, [r3, #0]
 800358c:	7e3b      	ldrb	r3, [r7, #24]
 800358e:	7979      	ldrb	r1, [r7, #5]
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	f000 fd29 	bl	8003fe8 <eMBRTUInit>
 8003596:	4603      	mov	r3, r0
 8003598:	73fb      	strb	r3, [r7, #15]
            break;
 800359a:	e001      	b.n	80035a0 <eMBInit+0x84>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 800359c:	2302      	movs	r3, #2
 800359e:	73fb      	strb	r3, [r7, #15]
        }

        if( eStatus == MB_ENOERR )
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10d      	bne.n	80035c2 <eMBInit+0xa6>
        {
            if( !xMBPortEventInit(  ) )
 80035a6:	f000 ff57 	bl	8004458 <xMBPortEventInit>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d102      	bne.n	80035b6 <eMBInit+0x9a>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 80035b0:	2303      	movs	r3, #3
 80035b2:	73fb      	strb	r3, [r7, #15]
 80035b4:	e005      	b.n	80035c2 <eMBInit+0xa6>
            }
            else
            {
                eMBCurrentMode = eMode;
 80035b6:	4a15      	ldr	r2, [pc, #84]	@ (800360c <eMBInit+0xf0>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 80035bc:	4b14      	ldr	r3, [pc, #80]	@ (8003610 <eMBInit+0xf4>)
 80035be:	2201      	movs	r2, #1
 80035c0:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3710      	adds	r7, #16
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	200001f8 	.word	0x200001f8
 80035d0:	20000200 	.word	0x20000200
 80035d4:	08004061 	.word	0x08004061
 80035d8:	20000204 	.word	0x20000204
 80035dc:	08004089 	.word	0x08004089
 80035e0:	200001fc 	.word	0x200001fc
 80035e4:	08004141 	.word	0x08004141
 80035e8:	20000208 	.word	0x20000208
 80035ec:	080040a5 	.word	0x080040a5
 80035f0:	2000020c 	.word	0x2000020c
 80035f4:	20000210 	.word	0x20000210
 80035f8:	08004209 	.word	0x08004209
 80035fc:	20000214 	.word	0x20000214
 8003600:	080042d9 	.word	0x080042d9
 8003604:	20000218 	.word	0x20000218
 8003608:	08004389 	.word	0x08004389
 800360c:	200001f9 	.word	0x200001f9
 8003610:	20000009 	.word	0x20000009

08003614 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 800361a:	2300      	movs	r3, #0
 800361c:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 800361e:	4b09      	ldr	r3, [pc, #36]	@ (8003644 <eMBEnable+0x30>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d106      	bne.n	8003634 <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <eMBEnable+0x34>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 800362c:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <eMBEnable+0x30>)
 800362e:	2200      	movs	r2, #0
 8003630:	701a      	strb	r2, [r3, #0]
 8003632:	e001      	b.n	8003638 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8003634:	2306      	movs	r3, #6
 8003636:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8003638:	79fb      	ldrb	r3, [r7, #7]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20000009 	.word	0x20000009
 8003648:	20000200 	.word	0x20000200

0800364c <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 8003652:	2300      	movs	r3, #0
 8003654:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8003656:	4b50      	ldr	r3, [pc, #320]	@ (8003798 <eMBPoll+0x14c>)
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 800365e:	2306      	movs	r3, #6
 8003660:	e095      	b.n	800378e <eMBPoll+0x142>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8003662:	1cbb      	adds	r3, r7, #2
 8003664:	4618      	mov	r0, r3
 8003666:	f000 ff1b 	bl	80044a0 <xMBPortEventGet>
 800366a:	4603      	mov	r3, r0
 800366c:	2b01      	cmp	r3, #1
 800366e:	f040 808d 	bne.w	800378c <eMBPoll+0x140>
    {
        switch ( eEvent )
 8003672:	78bb      	ldrb	r3, [r7, #2]
 8003674:	2b03      	cmp	r3, #3
 8003676:	f200 8089 	bhi.w	800378c <eMBPoll+0x140>
 800367a:	a201      	add	r2, pc, #4	@ (adr r2, 8003680 <eMBPoll+0x34>)
 800367c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003680:	0800378d 	.word	0x0800378d
 8003684:	08003691 	.word	0x08003691
 8003688:	080036c3 	.word	0x080036c3
 800368c:	0800378d 	.word	0x0800378d
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8003690:	4b42      	ldr	r3, [pc, #264]	@ (800379c <eMBPoll+0x150>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a42      	ldr	r2, [pc, #264]	@ (80037a0 <eMBPoll+0x154>)
 8003696:	4943      	ldr	r1, [pc, #268]	@ (80037a4 <eMBPoll+0x158>)
 8003698:	4843      	ldr	r0, [pc, #268]	@ (80037a8 <eMBPoll+0x15c>)
 800369a:	4798      	blx	r3
 800369c:	4603      	mov	r3, r0
 800369e:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d16f      	bne.n	8003786 <eMBPoll+0x13a>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 80036a6:	4b40      	ldr	r3, [pc, #256]	@ (80037a8 <eMBPoll+0x15c>)
 80036a8:	781a      	ldrb	r2, [r3, #0]
 80036aa:	4b40      	ldr	r3, [pc, #256]	@ (80037ac <eMBPoll+0x160>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d003      	beq.n	80036ba <eMBPoll+0x6e>
 80036b2:	4b3d      	ldr	r3, [pc, #244]	@ (80037a8 <eMBPoll+0x15c>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d165      	bne.n	8003786 <eMBPoll+0x13a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 80036ba:	2002      	movs	r0, #2
 80036bc:	f000 feda 	bl	8004474 <xMBPortEventPost>
                }
            }
            break;
 80036c0:	e061      	b.n	8003786 <eMBPoll+0x13a>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 80036c2:	4b38      	ldr	r3, [pc, #224]	@ (80037a4 <eMBPoll+0x158>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	781a      	ldrb	r2, [r3, #0]
 80036c8:	4b39      	ldr	r3, [pc, #228]	@ (80037b0 <eMBPoll+0x164>)
 80036ca:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 80036cc:	4b39      	ldr	r3, [pc, #228]	@ (80037b4 <eMBPoll+0x168>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 80036d2:	2300      	movs	r3, #0
 80036d4:	607b      	str	r3, [r7, #4]
 80036d6:	e01f      	b.n	8003718 <eMBPoll+0xcc>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 80036d8:	4a37      	ldr	r2, [pc, #220]	@ (80037b8 <eMBPoll+0x16c>)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d01d      	beq.n	8003720 <eMBPoll+0xd4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 80036e4:	4a34      	ldr	r2, [pc, #208]	@ (80037b8 <eMBPoll+0x16c>)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 80036ec:	4b30      	ldr	r3, [pc, #192]	@ (80037b0 <eMBPoll+0x164>)
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d10e      	bne.n	8003712 <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 80036f4:	4a30      	ldr	r2, [pc, #192]	@ (80037b8 <eMBPoll+0x16c>)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	4413      	add	r3, r2
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4a29      	ldr	r2, [pc, #164]	@ (80037a4 <eMBPoll+0x158>)
 8003700:	6812      	ldr	r2, [r2, #0]
 8003702:	4927      	ldr	r1, [pc, #156]	@ (80037a0 <eMBPoll+0x154>)
 8003704:	4610      	mov	r0, r2
 8003706:	4798      	blx	r3
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	4b29      	ldr	r3, [pc, #164]	@ (80037b4 <eMBPoll+0x168>)
 800370e:	701a      	strb	r2, [r3, #0]
                    break;
 8003710:	e007      	b.n	8003722 <eMBPoll+0xd6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3301      	adds	r3, #1
 8003716:	607b      	str	r3, [r7, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	dddc      	ble.n	80036d8 <eMBPoll+0x8c>
 800371e:	e000      	b.n	8003722 <eMBPoll+0xd6>
                    break;
 8003720:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8003722:	4b21      	ldr	r3, [pc, #132]	@ (80037a8 <eMBPoll+0x15c>)
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d02f      	beq.n	800378a <eMBPoll+0x13e>
            {
                if( eException != MB_EX_NONE )
 800372a:	4b22      	ldr	r3, [pc, #136]	@ (80037b4 <eMBPoll+0x168>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d01d      	beq.n	800376e <eMBPoll+0x122>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 8003732:	4b1b      	ldr	r3, [pc, #108]	@ (80037a0 <eMBPoll+0x154>)
 8003734:	2200      	movs	r2, #0
 8003736:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8003738:	4b1d      	ldr	r3, [pc, #116]	@ (80037b0 <eMBPoll+0x164>)
 800373a:	781a      	ldrb	r2, [r3, #0]
 800373c:	4b19      	ldr	r3, [pc, #100]	@ (80037a4 <eMBPoll+0x158>)
 800373e:	6819      	ldr	r1, [r3, #0]
 8003740:	4b17      	ldr	r3, [pc, #92]	@ (80037a0 <eMBPoll+0x154>)
 8003742:	881b      	ldrh	r3, [r3, #0]
 8003744:	1c58      	adds	r0, r3, #1
 8003746:	b284      	uxth	r4, r0
 8003748:	4815      	ldr	r0, [pc, #84]	@ (80037a0 <eMBPoll+0x154>)
 800374a:	8004      	strh	r4, [r0, #0]
 800374c:	440b      	add	r3, r1
 800374e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 8003756:	4b13      	ldr	r3, [pc, #76]	@ (80037a4 <eMBPoll+0x158>)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	4b11      	ldr	r3, [pc, #68]	@ (80037a0 <eMBPoll+0x154>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	1c59      	adds	r1, r3, #1
 8003760:	b288      	uxth	r0, r1
 8003762:	490f      	ldr	r1, [pc, #60]	@ (80037a0 <eMBPoll+0x154>)
 8003764:	8008      	strh	r0, [r1, #0]
 8003766:	4413      	add	r3, r2
 8003768:	4a12      	ldr	r2, [pc, #72]	@ (80037b4 <eMBPoll+0x168>)
 800376a:	7812      	ldrb	r2, [r2, #0]
 800376c:	701a      	strb	r2, [r3, #0]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 800376e:	4b13      	ldr	r3, [pc, #76]	@ (80037bc <eMBPoll+0x170>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a0e      	ldr	r2, [pc, #56]	@ (80037ac <eMBPoll+0x160>)
 8003774:	7810      	ldrb	r0, [r2, #0]
 8003776:	4a0b      	ldr	r2, [pc, #44]	@ (80037a4 <eMBPoll+0x158>)
 8003778:	6811      	ldr	r1, [r2, #0]
 800377a:	4a09      	ldr	r2, [pc, #36]	@ (80037a0 <eMBPoll+0x154>)
 800377c:	8812      	ldrh	r2, [r2, #0]
 800377e:	4798      	blx	r3
 8003780:	4603      	mov	r3, r0
 8003782:	70fb      	strb	r3, [r7, #3]
            }
            break;
 8003784:	e001      	b.n	800378a <eMBPoll+0x13e>
            break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <eMBPoll+0x140>
            break;
 800378a:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop
 8003798:	20000009 	.word	0x20000009
 800379c:	20000208 	.word	0x20000208
 80037a0:	20000224 	.word	0x20000224
 80037a4:	20000220 	.word	0x20000220
 80037a8:	2000021c 	.word	0x2000021c
 80037ac:	200001f8 	.word	0x200001f8
 80037b0:	20000226 	.word	0x20000226
 80037b4:	20000227 	.word	0x20000227
 80037b8:	2000000c 	.word	0x2000000c
 80037bc:	200001fc 	.word	0x200001fc

080037c0 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	460b      	mov	r3, r1
 80037ca:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 80037cc:	23ff      	movs	r3, #255	@ 0xff
 80037ce:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 80037d0:	23ff      	movs	r3, #255	@ 0xff
 80037d2:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 80037d4:	e013      	b.n	80037fe <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	781a      	ldrb	r2, [r3, #0]
 80037de:	7bbb      	ldrb	r3, [r7, #14]
 80037e0:	4053      	eors	r3, r2
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 80037e6:	4a10      	ldr	r2, [pc, #64]	@ (8003828 <usMBCRC16+0x68>)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	4413      	add	r3, r2
 80037ec:	781a      	ldrb	r2, [r3, #0]
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	4053      	eors	r3, r2
 80037f2:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 80037f4:	4a0d      	ldr	r2, [pc, #52]	@ (800382c <usMBCRC16+0x6c>)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4413      	add	r3, r2
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 80037fe:	887b      	ldrh	r3, [r7, #2]
 8003800:	1e5a      	subs	r2, r3, #1
 8003802:	807a      	strh	r2, [r7, #2]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1e6      	bne.n	80037d6 <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	b21b      	sxth	r3, r3
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	b21a      	sxth	r2, r3
 8003810:	7bbb      	ldrb	r3, [r7, #14]
 8003812:	b21b      	sxth	r3, r3
 8003814:	4313      	orrs	r3, r2
 8003816:	b21b      	sxth	r3, r3
 8003818:	b29b      	uxth	r3, r3
}
 800381a:	4618      	mov	r0, r3
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	080056fc 	.word	0x080056fc
 800382c:	080057fc 	.word	0x080057fc

08003830 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800383a:	2300      	movs	r3, #0
 800383c:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	2b05      	cmp	r3, #5
 8003844:	d16a      	bne.n	800391c <eMBFuncReadCoils+0xec>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3301      	adds	r3, #1
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3302      	adds	r3, #2
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	8abb      	ldrh	r3, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800385e:	8abb      	ldrh	r3, [r7, #20]
 8003860:	3301      	adds	r3, #1
 8003862:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3303      	adds	r3, #3
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	021b      	lsls	r3, r3, #8
 800386c:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3304      	adds	r3, #4
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	8a7b      	ldrh	r3, [r7, #18]
 8003878:	4313      	orrs	r3, r2
 800387a:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 800387c:	8a7b      	ldrh	r3, [r7, #18]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d049      	beq.n	8003916 <eMBFuncReadCoils+0xe6>
 8003882:	8a7b      	ldrh	r3, [r7, #18]
 8003884:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003888:	d245      	bcs.n	8003916 <eMBFuncReadCoils+0xe6>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	60fa      	str	r2, [r7, #12]
 800389a:	2201      	movs	r2, #1
 800389c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	3301      	adds	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80038aa:	8a7b      	ldrh	r3, [r7, #18]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d006      	beq.n	80038c2 <eMBFuncReadCoils+0x92>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80038b4:	8a7b      	ldrh	r3, [r7, #18]
 80038b6:	08db      	lsrs	r3, r3, #3
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	3301      	adds	r3, #1
 80038be:	75fb      	strb	r3, [r7, #23]
 80038c0:	e003      	b.n	80038ca <eMBFuncReadCoils+0x9a>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80038c2:	8a7b      	ldrh	r3, [r7, #18]
 80038c4:	08db      	lsrs	r3, r3, #3
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	60fa      	str	r2, [r7, #12]
 80038d0:	7dfa      	ldrb	r2, [r7, #23]
 80038d2:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	3301      	adds	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 80038e0:	8a7a      	ldrh	r2, [r7, #18]
 80038e2:	8ab9      	ldrh	r1, [r7, #20]
 80038e4:	2300      	movs	r3, #0
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f7fc ff00 	bl	80006ec <eMBRegCoilsCB>
 80038ec:	4603      	mov	r3, r0
 80038ee:	72fb      	strb	r3, [r7, #11]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80038f0:	7afb      	ldrb	r3, [r7, #11]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d006      	beq.n	8003904 <eMBFuncReadCoils+0xd4>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80038f6:	7afb      	ldrb	r3, [r7, #11]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fd8b 	bl	8004414 <prveMBError2Exception>
 80038fe:	4603      	mov	r3, r0
 8003900:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8003902:	e00d      	b.n	8003920 <eMBFuncReadCoils+0xf0>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	881a      	ldrh	r2, [r3, #0]
 8003908:	7dfb      	ldrb	r3, [r7, #23]
 800390a:	b29b      	uxth	r3, r3
 800390c:	4413      	add	r3, r2
 800390e:	b29a      	uxth	r2, r3
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003914:	e004      	b.n	8003920 <eMBFuncReadCoils+0xf0>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003916:	2303      	movs	r3, #3
 8003918:	75bb      	strb	r3, [r7, #22]
 800391a:	e001      	b.n	8003920 <eMBFuncReadCoils+0xf0>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800391c:	2303      	movs	r3, #3
 800391e:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8003920:	7dbb      	ldrb	r3, [r7, #22]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b084      	sub	sp, #16
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
 8003932:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 8003934:	2300      	movs	r3, #0
 8003936:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	2b05      	cmp	r3, #5
 800393e:	d13f      	bne.n	80039c0 <eMBFuncWriteCoil+0x96>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3301      	adds	r3, #1
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3302      	adds	r3, #2
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	89bb      	ldrh	r3, [r7, #12]
 8003954:	4313      	orrs	r3, r2
 8003956:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8003958:	89bb      	ldrh	r3, [r7, #12]
 800395a:	3301      	adds	r3, #1
 800395c:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	3304      	adds	r3, #4
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d128      	bne.n	80039ba <eMBFuncWriteCoil+0x90>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3303      	adds	r3, #3
 800396c:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800396e:	2bff      	cmp	r3, #255	@ 0xff
 8003970:	d004      	beq.n	800397c <eMBFuncWriteCoil+0x52>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3303      	adds	r3, #3
 8003976:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8003978:	2b00      	cmp	r3, #0
 800397a:	d11e      	bne.n	80039ba <eMBFuncWriteCoil+0x90>
        {
            ucBuf[1] = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3303      	adds	r3, #3
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2bff      	cmp	r3, #255	@ 0xff
 8003988:	d102      	bne.n	8003990 <eMBFuncWriteCoil+0x66>
            {
                ucBuf[0] = 1;
 800398a:	2301      	movs	r3, #1
 800398c:	723b      	strb	r3, [r7, #8]
 800398e:	e001      	b.n	8003994 <eMBFuncWriteCoil+0x6a>
            }
            else
            {
                ucBuf[0] = 0;
 8003990:	2300      	movs	r3, #0
 8003992:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8003994:	89b9      	ldrh	r1, [r7, #12]
 8003996:	f107 0008 	add.w	r0, r7, #8
 800399a:	2301      	movs	r3, #1
 800399c:	2201      	movs	r2, #1
 800399e:	f7fc fea5 	bl	80006ec <eMBRegCoilsCB>
 80039a2:	4603      	mov	r3, r0
 80039a4:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80039a6:	7afb      	ldrb	r3, [r7, #11]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00b      	beq.n	80039c4 <eMBFuncWriteCoil+0x9a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80039ac:	7afb      	ldrb	r3, [r7, #11]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fd30 	bl	8004414 <prveMBError2Exception>
 80039b4:	4603      	mov	r3, r0
 80039b6:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80039b8:	e004      	b.n	80039c4 <eMBFuncWriteCoil+0x9a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80039ba:	2303      	movs	r3, #3
 80039bc:	73fb      	strb	r3, [r7, #15]
 80039be:	e001      	b.n	80039c4 <eMBFuncWriteCoil+0x9a>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80039c0:	2303      	movs	r3, #3
 80039c2:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b084      	sub	sp, #16
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
 80039d6:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 80039d8:	2300      	movs	r3, #0
 80039da:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	2b05      	cmp	r3, #5
 80039e2:	d952      	bls.n	8003a8a <eMBFuncWriteMultipleCoils+0xbc>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3301      	adds	r3, #1
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	021b      	lsls	r3, r3, #8
 80039ec:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3302      	adds	r3, #2
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	461a      	mov	r2, r3
 80039f6:	89bb      	ldrh	r3, [r7, #12]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80039fc:	89bb      	ldrh	r3, [r7, #12]
 80039fe:	3301      	adds	r3, #1
 8003a00:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3303      	adds	r3, #3
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	021b      	lsls	r3, r3, #8
 8003a0a:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3304      	adds	r3, #4
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	897b      	ldrh	r3, [r7, #10]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	795b      	ldrb	r3, [r3, #5]
 8003a1e:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8003a20:	897b      	ldrh	r3, [r7, #10]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d006      	beq.n	8003a38 <eMBFuncWriteMultipleCoils+0x6a>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8003a2a:	897b      	ldrh	r3, [r7, #10]
 8003a2c:	08db      	lsrs	r3, r3, #3
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	3301      	adds	r3, #1
 8003a34:	73fb      	strb	r3, [r7, #15]
 8003a36:	e003      	b.n	8003a40 <eMBFuncWriteMultipleCoils+0x72>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8003a38:	897b      	ldrh	r3, [r7, #10]
 8003a3a:	08db      	lsrs	r3, r3, #3
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 8003a40:	897b      	ldrh	r3, [r7, #10]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d01e      	beq.n	8003a84 <eMBFuncWriteMultipleCoils+0xb6>
 8003a46:	897b      	ldrh	r3, [r7, #10]
 8003a48:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 8003a4c:	d81a      	bhi.n	8003a84 <eMBFuncWriteMultipleCoils+0xb6>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8003a4e:	7bfa      	ldrb	r2, [r7, #15]
 8003a50:	7a7b      	ldrb	r3, [r7, #9]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d116      	bne.n	8003a84 <eMBFuncWriteMultipleCoils+0xb6>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	1d98      	adds	r0, r3, #6
 8003a5a:	897a      	ldrh	r2, [r7, #10]
 8003a5c:	89b9      	ldrh	r1, [r7, #12]
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f7fc fe44 	bl	80006ec <eMBRegCoilsCB>
 8003a64:	4603      	mov	r3, r0
 8003a66:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8003a68:	7a3b      	ldrb	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d006      	beq.n	8003a7c <eMBFuncWriteMultipleCoils+0xae>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003a6e:	7a3b      	ldrb	r3, [r7, #8]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 fccf 	bl	8004414 <prveMBError2Exception>
 8003a76:	4603      	mov	r3, r0
 8003a78:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 8003a7a:	e008      	b.n	8003a8e <eMBFuncWriteMultipleCoils+0xc0>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	2205      	movs	r2, #5
 8003a80:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003a82:	e004      	b.n	8003a8e <eMBFuncWriteMultipleCoils+0xc0>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003a84:	2303      	movs	r3, #3
 8003a86:	73bb      	strb	r3, [r7, #14]
 8003a88:	e001      	b.n	8003a8e <eMBFuncWriteMultipleCoils+0xc0>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 8003a8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3710      	adds	r7, #16
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	881b      	ldrh	r3, [r3, #0]
 8003aaa:	2b05      	cmp	r3, #5
 8003aac:	d16a      	bne.n	8003b84 <eMBFuncReadDiscreteInputs+0xec>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3302      	adds	r3, #2
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	8abb      	ldrh	r3, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8003ac6:	8abb      	ldrh	r3, [r7, #20]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3303      	adds	r3, #3
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	3304      	adds	r3, #4
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	461a      	mov	r2, r3
 8003ade:	8a7b      	ldrh	r3, [r7, #18]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8003ae4:	8a7b      	ldrh	r3, [r7, #18]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d049      	beq.n	8003b7e <eMBFuncReadDiscreteInputs+0xe6>
 8003aea:	8a7b      	ldrh	r3, [r7, #18]
 8003aec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003af0:	d245      	bcs.n	8003b7e <eMBFuncReadDiscreteInputs+0xe6>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2200      	movs	r2, #0
 8003afa:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	60fa      	str	r2, [r7, #12]
 8003b02:	2202      	movs	r2, #2
 8003b04:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8003b12:	8a7b      	ldrh	r3, [r7, #18]
 8003b14:	f003 0307 	and.w	r3, r3, #7
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d006      	beq.n	8003b2a <eMBFuncReadDiscreteInputs+0x92>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8003b1c:	8a7b      	ldrh	r3, [r7, #18]
 8003b1e:	08db      	lsrs	r3, r3, #3
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	3301      	adds	r3, #1
 8003b26:	75fb      	strb	r3, [r7, #23]
 8003b28:	e003      	b.n	8003b32 <eMBFuncReadDiscreteInputs+0x9a>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8003b2a:	8a7b      	ldrh	r3, [r7, #18]
 8003b2c:	08db      	lsrs	r3, r3, #3
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	60fa      	str	r2, [r7, #12]
 8003b38:	7dfa      	ldrb	r2, [r7, #23]
 8003b3a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	3301      	adds	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 8003b48:	8a7a      	ldrh	r2, [r7, #18]
 8003b4a:	8abb      	ldrh	r3, [r7, #20]
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	f7fc fde0 	bl	8000714 <eMBRegDiscreteCB>
 8003b54:	4603      	mov	r3, r0
 8003b56:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8003b58:	7afb      	ldrb	r3, [r7, #11]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d006      	beq.n	8003b6c <eMBFuncReadDiscreteInputs+0xd4>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003b5e:	7afb      	ldrb	r3, [r7, #11]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 fc57 	bl	8004414 <prveMBError2Exception>
 8003b66:	4603      	mov	r3, r0
 8003b68:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8003b6a:	e00d      	b.n	8003b88 <eMBFuncReadDiscreteInputs+0xf0>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	881a      	ldrh	r2, [r3, #0]
 8003b70:	7dfb      	ldrb	r3, [r7, #23]
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4413      	add	r3, r2
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003b7c:	e004      	b.n	8003b88 <eMBFuncReadDiscreteInputs+0xf0>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	75bb      	strb	r3, [r7, #22]
 8003b82:	e001      	b.n	8003b88 <eMBFuncReadDiscreteInputs+0xf0>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003b84:	2303      	movs	r3, #3
 8003b86:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8003b88:	7dbb      	ldrb	r3, [r7, #22]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	2b05      	cmp	r3, #5
 8003ba6:	d121      	bne.n	8003bec <eMBFuncWriteHoldingRegister+0x5a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3301      	adds	r3, #1
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3302      	adds	r3, #2
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	89bb      	ldrh	r3, [r7, #12]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8003bc0:	89bb      	ldrh	r3, [r7, #12]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	1cd8      	adds	r0, r3, #3
 8003bca:	89b9      	ldrh	r1, [r7, #12]
 8003bcc:	2301      	movs	r3, #1
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f7fc fce4 	bl	800059c <eMBRegHoldingCB>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 8003bd8:	7afb      	ldrb	r3, [r7, #11]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d008      	beq.n	8003bf0 <eMBFuncWriteHoldingRegister+0x5e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 8003bde:	7afb      	ldrb	r3, [r7, #11]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f000 fc17 	bl	8004414 <prveMBError2Exception>
 8003be6:	4603      	mov	r3, r0
 8003be8:	73fb      	strb	r3, [r7, #15]
 8003bea:	e001      	b.n	8003bf0 <eMBFuncWriteHoldingRegister+0x5e>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003bec:	2303      	movs	r3, #3
 8003bee:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b084      	sub	sp, #16
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
 8003c02:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8003c04:	2300      	movs	r3, #0
 8003c06:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	2b05      	cmp	r3, #5
 8003c0e:	d944      	bls.n	8003c9a <eMBFuncWriteMultipleHoldingRegister+0xa0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3301      	adds	r3, #1
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	461a      	mov	r2, r3
 8003c22:	89bb      	ldrh	r3, [r7, #12]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8003c28:	89bb      	ldrh	r3, [r7, #12]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3303      	adds	r3, #3
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	021b      	lsls	r3, r3, #8
 8003c36:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	3304      	adds	r3, #4
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	897b      	ldrh	r3, [r7, #10]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	795b      	ldrb	r3, [r3, #5]
 8003c4a:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 8003c4c:	897b      	ldrh	r3, [r7, #10]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d020      	beq.n	8003c94 <eMBFuncWriteMultipleHoldingRegister+0x9a>
 8003c52:	897b      	ldrh	r3, [r7, #10]
 8003c54:	2b78      	cmp	r3, #120	@ 0x78
 8003c56:	d81d      	bhi.n	8003c94 <eMBFuncWriteMultipleHoldingRegister+0x9a>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8003c58:	897b      	ldrh	r3, [r7, #10]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8003c60:	7a7a      	ldrb	r2, [r7, #9]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d116      	bne.n	8003c94 <eMBFuncWriteMultipleHoldingRegister+0x9a>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	1d98      	adds	r0, r3, #6
 8003c6a:	897a      	ldrh	r2, [r7, #10]
 8003c6c:	89b9      	ldrh	r1, [r7, #12]
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f7fc fc94 	bl	800059c <eMBRegHoldingCB>
 8003c74:	4603      	mov	r3, r0
 8003c76:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8003c78:	7a3b      	ldrb	r3, [r7, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d006      	beq.n	8003c8c <eMBFuncWriteMultipleHoldingRegister+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003c7e:	7a3b      	ldrb	r3, [r7, #8]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 fbc7 	bl	8004414 <prveMBError2Exception>
 8003c86:	4603      	mov	r3, r0
 8003c88:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8003c8a:	e008      	b.n	8003c9e <eMBFuncWriteMultipleHoldingRegister+0xa4>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	2205      	movs	r2, #5
 8003c90:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003c92:	e004      	b.n	8003c9e <eMBFuncWriteMultipleHoldingRegister+0xa4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003c94:	2303      	movs	r3, #3
 8003c96:	73fb      	strb	r3, [r7, #15]
 8003c98:	e001      	b.n	8003c9e <eMBFuncWriteMultipleHoldingRegister+0xa4>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	881b      	ldrh	r3, [r3, #0]
 8003cba:	2b05      	cmp	r3, #5
 8003cbc:	d15a      	bne.n	8003d74 <eMBFuncReadHoldingRegister+0xcc>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	021b      	lsls	r3, r3, #8
 8003cc6:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3302      	adds	r3, #2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	8abb      	ldrh	r3, [r7, #20]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8003cd6:	8abb      	ldrh	r3, [r7, #20]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	3303      	adds	r3, #3
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	827b      	strh	r3, [r7, #18]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8003cee:	8a7b      	ldrh	r3, [r7, #18]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d03c      	beq.n	8003d6e <eMBFuncReadHoldingRegister+0xc6>
 8003cf4:	8a7b      	ldrh	r3, [r7, #18]
 8003cf6:	2b7d      	cmp	r3, #125	@ 0x7d
 8003cf8:	d839      	bhi.n	8003d6e <eMBFuncReadHoldingRegister+0xc6>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2200      	movs	r2, #0
 8003d02:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	60fa      	str	r2, [r7, #12]
 8003d0a:	2203      	movs	r2, #3
 8003d0c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	3301      	adds	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8003d1a:	8a7b      	ldrh	r3, [r7, #18]
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1c59      	adds	r1, r3, #1
 8003d22:	60f9      	str	r1, [r7, #12]
 8003d24:	0052      	lsls	r2, r2, #1
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8003d36:	8a7a      	ldrh	r2, [r7, #18]
 8003d38:	8ab9      	ldrh	r1, [r7, #20]
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f7fc fc2d 	bl	800059c <eMBRegHoldingCB>
 8003d42:	4603      	mov	r3, r0
 8003d44:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8003d46:	7afb      	ldrb	r3, [r7, #11]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d006      	beq.n	8003d5a <eMBFuncReadHoldingRegister+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003d4c:	7afb      	ldrb	r3, [r7, #11]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fb60 	bl	8004414 <prveMBError2Exception>
 8003d54:	4603      	mov	r3, r0
 8003d56:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8003d58:	e00e      	b.n	8003d78 <eMBFuncReadHoldingRegister+0xd0>
            }
            else
            {
                *usLen += usRegCount * 2;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	881a      	ldrh	r2, [r3, #0]
 8003d5e:	8a7b      	ldrh	r3, [r7, #18]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003d6c:	e004      	b.n	8003d78 <eMBFuncReadHoldingRegister+0xd0>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	75fb      	strb	r3, [r7, #23]
 8003d72:	e001      	b.n	8003d78 <eMBFuncReadHoldingRegister+0xd0>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003d74:	2303      	movs	r3, #3
 8003d76:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8003d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b086      	sub	sp, #24
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	881b      	ldrh	r3, [r3, #0]
 8003d94:	2b09      	cmp	r3, #9
 8003d96:	f240 8095 	bls.w	8003ec4 <eMBFuncReadWriteMultipleHoldingRegister+0x142>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	021b      	lsls	r3, r3, #8
 8003da2:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3302      	adds	r3, #2
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	461a      	mov	r2, r3
 8003dac:	8abb      	ldrh	r3, [r7, #20]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 8003db2:	8abb      	ldrh	r3, [r7, #20]
 8003db4:	3301      	adds	r3, #1
 8003db6:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3303      	adds	r3, #3
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	8a7b      	ldrh	r3, [r7, #18]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3305      	adds	r3, #5
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3306      	adds	r3, #6
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	8a3b      	ldrh	r3, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 8003de8:	8a3b      	ldrh	r3, [r7, #16]
 8003dea:	3301      	adds	r3, #1
 8003dec:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3307      	adds	r3, #7
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	021b      	lsls	r3, r3, #8
 8003df6:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3308      	adds	r3, #8
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	89fb      	ldrh	r3, [r7, #14]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	7a5b      	ldrb	r3, [r3, #9]
 8003e0a:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8003e0c:	8a7b      	ldrh	r3, [r7, #18]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d056      	beq.n	8003ec0 <eMBFuncReadWriteMultipleHoldingRegister+0x13e>
 8003e12:	8a7b      	ldrh	r3, [r7, #18]
 8003e14:	2b7d      	cmp	r3, #125	@ 0x7d
 8003e16:	d853      	bhi.n	8003ec0 <eMBFuncReadWriteMultipleHoldingRegister+0x13e>
 8003e18:	89fb      	ldrh	r3, [r7, #14]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d050      	beq.n	8003ec0 <eMBFuncReadWriteMultipleHoldingRegister+0x13e>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8003e1e:	89fb      	ldrh	r3, [r7, #14]
 8003e20:	2b79      	cmp	r3, #121	@ 0x79
 8003e22:	d84d      	bhi.n	8003ec0 <eMBFuncReadWriteMultipleHoldingRegister+0x13e>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8003e24:	89fb      	ldrh	r3, [r7, #14]
 8003e26:	005a      	lsls	r2, r3, #1
 8003e28:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d148      	bne.n	8003ec0 <eMBFuncReadWriteMultipleHoldingRegister+0x13e>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f103 000a 	add.w	r0, r3, #10
 8003e34:	89fa      	ldrh	r2, [r7, #14]
 8003e36:	8a39      	ldrh	r1, [r7, #16]
 8003e38:	2301      	movs	r3, #1
 8003e3a:	f7fc fbaf 	bl	800059c <eMBRegHoldingCB>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8003e42:	7dbb      	ldrb	r3, [r7, #22]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d131      	bne.n	8003eac <eMBFuncReadWriteMultipleHoldingRegister+0x12a>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	60ba      	str	r2, [r7, #8]
 8003e58:	2217      	movs	r2, #23
 8003e5a:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8003e68:	8a7b      	ldrh	r3, [r7, #18]
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	1c59      	adds	r1, r3, #1
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	0052      	lsls	r2, r2, #1
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	881b      	ldrh	r3, [r3, #0]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 8003e84:	8a7a      	ldrh	r2, [r7, #18]
 8003e86:	8ab9      	ldrh	r1, [r7, #20]
 8003e88:	2300      	movs	r3, #0
 8003e8a:	68b8      	ldr	r0, [r7, #8]
 8003e8c:	f7fc fb86 	bl	800059c <eMBRegHoldingCB>
 8003e90:	4603      	mov	r3, r0
 8003e92:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 8003e94:	7dbb      	ldrb	r3, [r7, #22]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d108      	bne.n	8003eac <eMBFuncReadWriteMultipleHoldingRegister+0x12a>
                {
                    *usLen += 2 * usRegReadCount;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	881a      	ldrh	r2, [r3, #0]
 8003e9e:	8a7b      	ldrh	r3, [r7, #18]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	4413      	add	r3, r2
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 8003eac:	7dbb      	ldrb	r3, [r7, #22]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <eMBFuncReadWriteMultipleHoldingRegister+0x142>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003eb2:	7dbb      	ldrb	r3, [r7, #22]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 faad 	bl	8004414 <prveMBError2Exception>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8003ebe:	e001      	b.n	8003ec4 <eMBFuncReadWriteMultipleHoldingRegister+0x142>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 8003ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b086      	sub	sp, #24
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
 8003ed6:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	2b05      	cmp	r3, #5
 8003ee2:	d15d      	bne.n	8003fa0 <eMBFuncReadInputRegister+0xd2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3302      	adds	r3, #2
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	8abb      	ldrh	r3, [r7, #20]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8003efc:	8abb      	ldrh	r3, [r7, #20]
 8003efe:	3301      	adds	r3, #1
 8003f00:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	3303      	adds	r3, #3
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	021b      	lsls	r3, r3, #8
 8003f0a:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	8a7b      	ldrh	r3, [r7, #18]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 8003f1a:	8a7b      	ldrh	r3, [r7, #18]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d03c      	beq.n	8003f9a <eMBFuncReadInputRegister+0xcc>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8003f20:	8a7b      	ldrh	r3, [r7, #18]
 8003f22:	2b7c      	cmp	r3, #124	@ 0x7c
 8003f24:	d839      	bhi.n	8003f9a <eMBFuncReadInputRegister+0xcc>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	60fa      	str	r2, [r7, #12]
 8003f36:	2204      	movs	r2, #4
 8003f38:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	3301      	adds	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8003f46:	8a7b      	ldrh	r3, [r7, #18]
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	1c59      	adds	r1, r3, #1
 8003f4e:	60f9      	str	r1, [r7, #12]
 8003f50:	0052      	lsls	r2, r2, #1
 8003f52:	b2d2      	uxtb	r2, r2
 8003f54:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8003f62:	8a7a      	ldrh	r2, [r7, #18]
 8003f64:	8abb      	ldrh	r3, [r7, #20]
 8003f66:	4619      	mov	r1, r3
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f7fc fbe2 	bl	8000732 <eMBRegInputCB>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8003f72:	7afb      	ldrb	r3, [r7, #11]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d006      	beq.n	8003f86 <eMBFuncReadInputRegister+0xb8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8003f78:	7afb      	ldrb	r3, [r7, #11]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 fa4a 	bl	8004414 <prveMBError2Exception>
 8003f80:	4603      	mov	r3, r0
 8003f82:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8003f84:	e00e      	b.n	8003fa4 <eMBFuncReadInputRegister+0xd6>
            }
            else
            {
                *usLen += usRegCount * 2;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	881a      	ldrh	r2, [r3, #0]
 8003f8a:	8a7b      	ldrh	r3, [r7, #18]
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	4413      	add	r3, r2
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8003f98:	e004      	b.n	8003fa4 <eMBFuncReadInputRegister+0xd6>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	75fb      	strb	r3, [r7, #23]
 8003f9e:	e001      	b.n	8003fa4 <eMBFuncReadInputRegister+0xd6>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8003fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	4a08      	ldr	r2, [pc, #32]	@ (8003fe0 <eMBFuncReportSlaveID+0x30>)
 8003fc0:	8812      	ldrh	r2, [r2, #0]
 8003fc2:	4908      	ldr	r1, [pc, #32]	@ (8003fe4 <eMBFuncReportSlaveID+0x34>)
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fd0e 	bl	80049e6 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <eMBFuncReportSlaveID+0x30>)
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	20000248 	.word	0x20000248
 8003fe4:	20000228 	.word	0x20000228

08003fe8 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	603a      	str	r2, [r7, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	71fb      	strb	r3, [r7, #7]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	71bb      	strb	r3, [r7, #6]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8003ffe:	2300      	movs	r3, #0
 8004000:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8004002:	b672      	cpsid	i
}
 8004004:	bf00      	nop

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8004006:	797b      	ldrb	r3, [r7, #5]
 8004008:	79b8      	ldrb	r0, [r7, #6]
 800400a:	2208      	movs	r2, #8
 800400c:	6839      	ldr	r1, [r7, #0]
 800400e:	f000 fa9d 	bl	800454c <xMBPortSerialInit>
 8004012:	4603      	mov	r3, r0
 8004014:	2b01      	cmp	r3, #1
 8004016:	d002      	beq.n	800401e <eMBRTUInit+0x36>
    {
        eStatus = MB_EPORTERR;
 8004018:	2303      	movs	r3, #3
 800401a:	73fb      	strb	r3, [r7, #15]
 800401c:	e016      	b.n	800404c <eMBRTUInit+0x64>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8004024:	d902      	bls.n	800402c <eMBRTUInit+0x44>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 8004026:	2323      	movs	r3, #35	@ 0x23
 8004028:	60bb      	str	r3, [r7, #8]
 800402a:	e005      	b.n	8004038 <eMBRTUInit+0x50>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	4a0a      	ldr	r2, [pc, #40]	@ (800405c <eMBRTUInit+0x74>)
 8004032:	fbb2 f3f3 	udiv	r3, r2, r3
 8004036:	60bb      	str	r3, [r7, #8]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	b29b      	uxth	r3, r3
 800403c:	4618      	mov	r0, r3
 800403e:	f000 fac5 	bl	80045cc <xMBPortTimersInit>
 8004042:	4603      	mov	r3, r0
 8004044:	2b01      	cmp	r3, #1
 8004046:	d001      	beq.n	800404c <eMBRTUInit+0x64>
        {
            eStatus = MB_EPORTERR;
 8004048:	2303      	movs	r3, #3
 800404a:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 800404c:	b662      	cpsie	i
}
 800404e:	bf00      	nop
        }
    }
    EXIT_CRITICAL_SECTION(  );

    return eStatus;
 8004050:	7bfb      	ldrb	r3, [r7, #15]
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	00177fa0 	.word	0x00177fa0

08004060 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004064:	b672      	cpsid	i
}
 8004066:	bf00      	nop
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <eMBRTUStart+0x24>)
 800406a:	2200      	movs	r2, #0
 800406c:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 800406e:	2100      	movs	r1, #0
 8004070:	2001      	movs	r0, #1
 8004072:	f000 fa33 	bl	80044dc <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8004076:	f000 fae9 	bl	800464c <vMBPortTimersEnable>
  __ASM volatile ("cpsie i" : : : "memory");
 800407a:	b662      	cpsie	i
}
 800407c:	bf00      	nop

    EXIT_CRITICAL_SECTION(  );
}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	2000024b 	.word	0x2000024b

08004088 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800408c:	b672      	cpsid	i
}
 800408e:	bf00      	nop
    ENTER_CRITICAL_SECTION(  );
    vMBPortSerialEnable( FALSE, FALSE );
 8004090:	2100      	movs	r1, #0
 8004092:	2000      	movs	r0, #0
 8004094:	f000 fa22 	bl	80044dc <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 8004098:	f000 faea 	bl	8004670 <vMBPortTimersDisable>
  __ASM volatile ("cpsie i" : : : "memory");
 800409c:	b662      	cpsie	i
}
 800409e:	bf00      	nop
    EXIT_CRITICAL_SECTION(  );
}
 80040a0:	bf00      	nop
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
    BOOL            xFrameReceived = FALSE;
 80040b0:	2300      	movs	r3, #0
 80040b2:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eStatus = MB_ENOERR;
 80040b4:	2300      	movs	r3, #0
 80040b6:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 80040b8:	b672      	cpsid	i
}
 80040ba:	bf00      	nop
	
	 (void)(xFrameReceived);
	

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 80040bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <eMBRTUReceive+0x84>)
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	2bff      	cmp	r3, #255	@ 0xff
 80040c4:	d905      	bls.n	80040d2 <eMBRTUReceive+0x2e>
 80040c6:	4b19      	ldr	r3, [pc, #100]	@ (800412c <eMBRTUReceive+0x88>)
 80040c8:	4a19      	ldr	r2, [pc, #100]	@ (8004130 <eMBRTUReceive+0x8c>)
 80040ca:	21a1      	movs	r1, #161	@ 0xa1
 80040cc:	4819      	ldr	r0, [pc, #100]	@ (8004134 <eMBRTUReceive+0x90>)
 80040ce:	f000 fad9 	bl	8004684 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 80040d2:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <eMBRTUReceive+0x84>)
 80040d4:	881b      	ldrh	r3, [r3, #0]
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d91b      	bls.n	8004114 <eMBRTUReceive+0x70>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 80040dc:	4b12      	ldr	r3, [pc, #72]	@ (8004128 <eMBRTUReceive+0x84>)
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	4619      	mov	r1, r3
 80040e4:	4814      	ldr	r0, [pc, #80]	@ (8004138 <eMBRTUReceive+0x94>)
 80040e6:	f7ff fb6b 	bl	80037c0 <usMBCRC16>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d111      	bne.n	8004114 <eMBRTUReceive+0x70>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 80040f0:	4b11      	ldr	r3, [pc, #68]	@ (8004138 <eMBRTUReceive+0x94>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 80040fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004128 <eMBRTUReceive+0x84>)
 80040fc:	881b      	ldrh	r3, [r3, #0]
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b03      	subs	r3, #3
 8004102:	b29a      	uxth	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	4a0c      	ldr	r2, [pc, #48]	@ (800413c <eMBRTUReceive+0x98>)
 800410c:	601a      	str	r2, [r3, #0]
        xFrameReceived = TRUE;
 800410e:	2301      	movs	r3, #1
 8004110:	75bb      	strb	r3, [r7, #22]
 8004112:	e001      	b.n	8004118 <eMBRTUReceive+0x74>
    }
    else
    {
        eStatus = MB_EIO;
 8004114:	2305      	movs	r3, #5
 8004116:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8004118:	b662      	cpsie	i
}
 800411a:	bf00      	nop
    }

    EXIT_CRITICAL_SECTION(  );
    return eStatus;
 800411c:	7dfb      	ldrb	r3, [r7, #23]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20000352 	.word	0x20000352
 800412c:	080055e4 	.word	0x080055e4
 8004130:	080058fc 	.word	0x080058fc
 8004134:	0800560c 	.word	0x0800560c
 8004138:	2000024c 	.word	0x2000024c
 800413c:	2000024d 	.word	0x2000024d

08004140 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	6039      	str	r1, [r7, #0]
 800414a:	71fb      	strb	r3, [r7, #7]
 800414c:	4613      	mov	r3, r2
 800414e:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004150:	2300      	movs	r3, #0
 8004152:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8004154:	b672      	cpsid	i
}
 8004156:	bf00      	nop

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8004158:	4b26      	ldr	r3, [pc, #152]	@ (80041f4 <eMBRTUSend+0xb4>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b01      	cmp	r3, #1
 8004160:	d13f      	bne.n	80041e2 <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	3b01      	subs	r3, #1
 8004166:	4a24      	ldr	r2, [pc, #144]	@ (80041f8 <eMBRTUSend+0xb8>)
 8004168:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 800416a:	4b24      	ldr	r3, [pc, #144]	@ (80041fc <eMBRTUSend+0xbc>)
 800416c:	2201      	movs	r2, #1
 800416e:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8004170:	4b21      	ldr	r3, [pc, #132]	@ (80041f8 <eMBRTUSend+0xb8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	79fa      	ldrb	r2, [r7, #7]
 8004176:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 8004178:	4b20      	ldr	r3, [pc, #128]	@ (80041fc <eMBRTUSend+0xbc>)
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	b29a      	uxth	r2, r3
 800417e:	88bb      	ldrh	r3, [r7, #4]
 8004180:	4413      	add	r3, r2
 8004182:	b29a      	uxth	r2, r3
 8004184:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <eMBRTUSend+0xbc>)
 8004186:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8004188:	4b1b      	ldr	r3, [pc, #108]	@ (80041f8 <eMBRTUSend+0xb8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a1b      	ldr	r2, [pc, #108]	@ (80041fc <eMBRTUSend+0xbc>)
 800418e:	8812      	ldrh	r2, [r2, #0]
 8004190:	b292      	uxth	r2, r2
 8004192:	4611      	mov	r1, r2
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fb13 	bl	80037c0 <usMBCRC16>
 800419a:	4603      	mov	r3, r0
 800419c:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 800419e:	4b17      	ldr	r3, [pc, #92]	@ (80041fc <eMBRTUSend+0xbc>)
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	b291      	uxth	r1, r2
 80041a8:	4a14      	ldr	r2, [pc, #80]	@ (80041fc <eMBRTUSend+0xbc>)
 80041aa:	8011      	strh	r1, [r2, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	89bb      	ldrh	r3, [r7, #12]
 80041b0:	b2d9      	uxtb	r1, r3
 80041b2:	4b13      	ldr	r3, [pc, #76]	@ (8004200 <eMBRTUSend+0xc0>)
 80041b4:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 80041b6:	89bb      	ldrh	r3, [r7, #12]
 80041b8:	0a1b      	lsrs	r3, r3, #8
 80041ba:	b299      	uxth	r1, r3
 80041bc:	4b0f      	ldr	r3, [pc, #60]	@ (80041fc <eMBRTUSend+0xbc>)
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	b290      	uxth	r0, r2
 80041c6:	4a0d      	ldr	r2, [pc, #52]	@ (80041fc <eMBRTUSend+0xbc>)
 80041c8:	8010      	strh	r0, [r2, #0]
 80041ca:	461a      	mov	r2, r3
 80041cc:	b2c9      	uxtb	r1, r1
 80041ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <eMBRTUSend+0xc0>)
 80041d0:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 80041d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004204 <eMBRTUSend+0xc4>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 80041d8:	2101      	movs	r1, #1
 80041da:	2000      	movs	r0, #0
 80041dc:	f000 f97e 	bl	80044dc <vMBPortSerialEnable>
 80041e0:	e001      	b.n	80041e6 <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 80041e2:	2305      	movs	r3, #5
 80041e4:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 80041e6:	b662      	cpsie	i
}
 80041e8:	bf00      	nop
    }
    EXIT_CRITICAL_SECTION(  );
    return eStatus;
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	2000024b 	.word	0x2000024b
 80041f8:	2000034c 	.word	0x2000034c
 80041fc:	20000350 	.word	0x20000350
 8004200:	2000024c 	.word	0x2000024c
 8004204:	2000024a 	.word	0x2000024a

08004208 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800420e:	2300      	movs	r3, #0
 8004210:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 8004212:	4b2a      	ldr	r3, [pc, #168]	@ (80042bc <xMBRTUReceiveFSM+0xb4>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <xMBRTUReceiveFSM+0x20>
 800421c:	4b28      	ldr	r3, [pc, #160]	@ (80042c0 <xMBRTUReceiveFSM+0xb8>)
 800421e:	4a29      	ldr	r2, [pc, #164]	@ (80042c4 <xMBRTUReceiveFSM+0xbc>)
 8004220:	21eb      	movs	r1, #235	@ 0xeb
 8004222:	4829      	ldr	r0, [pc, #164]	@ (80042c8 <xMBRTUReceiveFSM+0xc0>)
 8004224:	f000 fa2e 	bl	8004684 <__assert_func>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8004228:	1dbb      	adds	r3, r7, #6
 800422a:	4618      	mov	r0, r3
 800422c:	f000 f9ba 	bl	80045a4 <xMBPortSerialGetByte>

    switch ( eRcvState )
 8004230:	4b26      	ldr	r3, [pc, #152]	@ (80042cc <xMBRTUReceiveFSM+0xc4>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b03      	cmp	r3, #3
 8004238:	d83b      	bhi.n	80042b2 <xMBRTUReceiveFSM+0xaa>
 800423a:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <xMBRTUReceiveFSM+0x38>)
 800423c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004240:	08004251 	.word	0x08004251
 8004244:	0800425d 	.word	0x0800425d
 8004248:	08004285 	.word	0x08004285
 800424c:	08004257 	.word	0x08004257
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 8004250:	f000 f9fc 	bl	800464c <vMBPortTimersEnable>
        break;
 8004254:	e02d      	b.n	80042b2 <xMBRTUReceiveFSM+0xaa>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 8004256:	f000 f9f9 	bl	800464c <vMBPortTimersEnable>
        break;
 800425a:	e02a      	b.n	80042b2 <xMBRTUReceiveFSM+0xaa>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 800425c:	4b1c      	ldr	r3, [pc, #112]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 800425e:	2200      	movs	r2, #0
 8004260:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8004262:	4b1b      	ldr	r3, [pc, #108]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	b29b      	uxth	r3, r3
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	b291      	uxth	r1, r2
 800426c:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 800426e:	8011      	strh	r1, [r2, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	79b9      	ldrb	r1, [r7, #6]
 8004274:	4b17      	ldr	r3, [pc, #92]	@ (80042d4 <xMBRTUReceiveFSM+0xcc>)
 8004276:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 8004278:	4b14      	ldr	r3, [pc, #80]	@ (80042cc <xMBRTUReceiveFSM+0xc4>)
 800427a:	2202      	movs	r2, #2
 800427c:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 800427e:	f000 f9e5 	bl	800464c <vMBPortTimersEnable>
        break;
 8004282:	e016      	b.n	80042b2 <xMBRTUReceiveFSM+0xaa>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8004284:	4b12      	ldr	r3, [pc, #72]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	b29b      	uxth	r3, r3
 800428a:	2bff      	cmp	r3, #255	@ 0xff
 800428c:	d80b      	bhi.n	80042a6 <xMBRTUReceiveFSM+0x9e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 800428e:	4b10      	ldr	r3, [pc, #64]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 8004290:	881b      	ldrh	r3, [r3, #0]
 8004292:	b29b      	uxth	r3, r3
 8004294:	1c5a      	adds	r2, r3, #1
 8004296:	b291      	uxth	r1, r2
 8004298:	4a0d      	ldr	r2, [pc, #52]	@ (80042d0 <xMBRTUReceiveFSM+0xc8>)
 800429a:	8011      	strh	r1, [r2, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	79b9      	ldrb	r1, [r7, #6]
 80042a0:	4b0c      	ldr	r3, [pc, #48]	@ (80042d4 <xMBRTUReceiveFSM+0xcc>)
 80042a2:	5499      	strb	r1, [r3, r2]
 80042a4:	e002      	b.n	80042ac <xMBRTUReceiveFSM+0xa4>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 80042a6:	4b09      	ldr	r3, [pc, #36]	@ (80042cc <xMBRTUReceiveFSM+0xc4>)
 80042a8:	2203      	movs	r2, #3
 80042aa:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 80042ac:	f000 f9ce 	bl	800464c <vMBPortTimersEnable>
        break;
 80042b0:	bf00      	nop
    }
    return xTaskNeedSwitch;
 80042b2:	79fb      	ldrb	r3, [r7, #7]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	2000024a 	.word	0x2000024a
 80042c0:	08005648 	.word	0x08005648
 80042c4:	0800590c 	.word	0x0800590c
 80042c8:	0800560c 	.word	0x0800560c
 80042cc:	2000024b 	.word	0x2000024b
 80042d0:	20000352 	.word	0x20000352
 80042d4:	2000024c 	.word	0x2000024c

080042d8 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80042de:	2300      	movs	r3, #0
 80042e0:	71fb      	strb	r3, [r7, #7]

    assert( eRcvState == STATE_RX_IDLE );
 80042e2:	4b22      	ldr	r3, [pc, #136]	@ (800436c <xMBRTUTransmitFSM+0x94>)
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d006      	beq.n	80042fa <xMBRTUTransmitFSM+0x22>
 80042ec:	4b20      	ldr	r3, [pc, #128]	@ (8004370 <xMBRTUTransmitFSM+0x98>)
 80042ee:	4a21      	ldr	r2, [pc, #132]	@ (8004374 <xMBRTUTransmitFSM+0x9c>)
 80042f0:	f44f 7193 	mov.w	r1, #294	@ 0x126
 80042f4:	4820      	ldr	r0, [pc, #128]	@ (8004378 <xMBRTUTransmitFSM+0xa0>)
 80042f6:	f000 f9c5 	bl	8004684 <__assert_func>

    switch ( eSndState )
 80042fa:	4b20      	ldr	r3, [pc, #128]	@ (800437c <xMBRTUTransmitFSM+0xa4>)
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <xMBRTUTransmitFSM+0x32>
 8004304:	2b01      	cmp	r3, #1
 8004306:	d005      	beq.n	8004314 <xMBRTUTransmitFSM+0x3c>
 8004308:	e02a      	b.n	8004360 <xMBRTUTransmitFSM+0x88>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 800430a:	2100      	movs	r1, #0
 800430c:	2001      	movs	r0, #1
 800430e:	f000 f8e5 	bl	80044dc <vMBPortSerialEnable>
        break;
 8004312:	e025      	b.n	8004360 <xMBRTUTransmitFSM+0x88>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 8004314:	4b1a      	ldr	r3, [pc, #104]	@ (8004380 <xMBRTUTransmitFSM+0xa8>)
 8004316:	881b      	ldrh	r3, [r3, #0]
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d013      	beq.n	8004346 <xMBRTUTransmitFSM+0x6e>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 800431e:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <xMBRTUTransmitFSM+0xac>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f924 	bl	8004574 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 800432c:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <xMBRTUTransmitFSM+0xac>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3301      	adds	r3, #1
 8004332:	4a14      	ldr	r2, [pc, #80]	@ (8004384 <xMBRTUTransmitFSM+0xac>)
 8004334:	6013      	str	r3, [r2, #0]
            usSndBufferCount--;
 8004336:	4b12      	ldr	r3, [pc, #72]	@ (8004380 <xMBRTUTransmitFSM+0xa8>)
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	4b0f      	ldr	r3, [pc, #60]	@ (8004380 <xMBRTUTransmitFSM+0xa8>)
 8004342:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 8004344:	e00b      	b.n	800435e <xMBRTUTransmitFSM+0x86>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8004346:	2003      	movs	r0, #3
 8004348:	f000 f894 	bl	8004474 <xMBPortEventPost>
 800434c:	4603      	mov	r3, r0
 800434e:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8004350:	2100      	movs	r1, #0
 8004352:	2001      	movs	r0, #1
 8004354:	f000 f8c2 	bl	80044dc <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 8004358:	4b08      	ldr	r3, [pc, #32]	@ (800437c <xMBRTUTransmitFSM+0xa4>)
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
        break;
 800435e:	bf00      	nop
    }

    return xNeedPoll;
 8004360:	79fb      	ldrb	r3, [r7, #7]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	2000024b 	.word	0x2000024b
 8004370:	08005664 	.word	0x08005664
 8004374:	08005920 	.word	0x08005920
 8004378:	0800560c 	.word	0x0800560c
 800437c:	2000024a 	.word	0x2000024a
 8004380:	20000350 	.word	0x20000350
 8004384:	2000034c 	.word	0x2000034c

08004388 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800438e:	2300      	movs	r3, #0
 8004390:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 8004392:	4b1c      	ldr	r3, [pc, #112]	@ (8004404 <xMBRTUTimerT35Expired+0x7c>)
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b03      	cmp	r3, #3
 800439a:	d028      	beq.n	80043ee <xMBRTUTimerT35Expired+0x66>
 800439c:	2b03      	cmp	r3, #3
 800439e:	dc10      	bgt.n	80043c2 <xMBRTUTimerT35Expired+0x3a>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <xMBRTUTimerT35Expired+0x22>
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d006      	beq.n	80043b6 <xMBRTUTimerT35Expired+0x2e>
 80043a8:	e00b      	b.n	80043c2 <xMBRTUTimerT35Expired+0x3a>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
 80043aa:	2000      	movs	r0, #0
 80043ac:	f000 f862 	bl	8004474 <xMBPortEventPost>
 80043b0:	4603      	mov	r3, r0
 80043b2:	71fb      	strb	r3, [r7, #7]
        break;
 80043b4:	e01c      	b.n	80043f0 <xMBRTUTimerT35Expired+0x68>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 80043b6:	2001      	movs	r0, #1
 80043b8:	f000 f85c 	bl	8004474 <xMBPortEventPost>
 80043bc:	4603      	mov	r3, r0
 80043be:	71fb      	strb	r3, [r7, #7]
        break;
 80043c0:	e016      	b.n	80043f0 <xMBRTUTimerT35Expired+0x68>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 80043c2:	4b10      	ldr	r3, [pc, #64]	@ (8004404 <xMBRTUTimerT35Expired+0x7c>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d011      	beq.n	80043f0 <xMBRTUTimerT35Expired+0x68>
 80043cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004404 <xMBRTUTimerT35Expired+0x7c>)
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d00c      	beq.n	80043f0 <xMBRTUTimerT35Expired+0x68>
 80043d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004404 <xMBRTUTimerT35Expired+0x7c>)
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d007      	beq.n	80043f0 <xMBRTUTimerT35Expired+0x68>
 80043e0:	4b09      	ldr	r3, [pc, #36]	@ (8004408 <xMBRTUTimerT35Expired+0x80>)
 80043e2:	4a0a      	ldr	r2, [pc, #40]	@ (800440c <xMBRTUTimerT35Expired+0x84>)
 80043e4:	f240 115f 	movw	r1, #351	@ 0x15f
 80043e8:	4809      	ldr	r0, [pc, #36]	@ (8004410 <xMBRTUTimerT35Expired+0x88>)
 80043ea:	f000 f94b 	bl	8004684 <__assert_func>
        break;
 80043ee:	bf00      	nop
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 80043f0:	f000 f93e 	bl	8004670 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 80043f4:	4b03      	ldr	r3, [pc, #12]	@ (8004404 <xMBRTUTimerT35Expired+0x7c>)
 80043f6:	2201      	movs	r2, #1
 80043f8:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 80043fa:	79fb      	ldrb	r3, [r7, #7]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	2000024b 	.word	0x2000024b
 8004408:	08005680 	.word	0x08005680
 800440c:	08005934 	.word	0x08005934
 8004410:	0800560c 	.word	0x0800560c

08004414 <prveMBError2Exception>:
    return ( UCHAR ) usWordBuf;
}

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	4603      	mov	r3, r0
 800441c:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 800441e:	79fb      	ldrb	r3, [r7, #7]
 8004420:	2b07      	cmp	r3, #7
 8004422:	d00c      	beq.n	800443e <prveMBError2Exception+0x2a>
 8004424:	2b07      	cmp	r3, #7
 8004426:	dc0d      	bgt.n	8004444 <prveMBError2Exception+0x30>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <prveMBError2Exception+0x1e>
 800442c:	2b01      	cmp	r3, #1
 800442e:	d003      	beq.n	8004438 <prveMBError2Exception+0x24>
 8004430:	e008      	b.n	8004444 <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004432:	2300      	movs	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]
            break;
 8004436:	e008      	b.n	800444a <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8004438:	2302      	movs	r3, #2
 800443a:	73fb      	strb	r3, [r7, #15]
            break;
 800443c:	e005      	b.n	800444a <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 800443e:	2306      	movs	r3, #6
 8004440:	73fb      	strb	r3, [r7, #15]
            break;
 8004442:	e002      	b.n	800444a <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8004444:	2304      	movs	r3, #4
 8004446:	73fb      	strb	r3, [r7, #15]
            break;
 8004448:	bf00      	nop
    }

    return eStatus;
 800444a:	7bfb      	ldrb	r3, [r7, #15]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 800445c:	4b04      	ldr	r3, [pc, #16]	@ (8004470 <xMBPortEventInit+0x18>)
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
    return TRUE;
 8004462:	2301      	movs	r3, #1
}
 8004464:	4618      	mov	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	20000355 	.word	0x20000355

08004474 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 800447e:	4b06      	ldr	r3, [pc, #24]	@ (8004498 <xMBPortEventPost+0x24>)
 8004480:	2201      	movs	r2, #1
 8004482:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 8004484:	4a05      	ldr	r2, [pc, #20]	@ (800449c <xMBPortEventPost+0x28>)
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	7013      	strb	r3, [r2, #0]
    return TRUE;
 800448a:	2301      	movs	r3, #1
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	20000355 	.word	0x20000355
 800449c:	20000354 	.word	0x20000354

080044a0 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 80044a8:	2300      	movs	r3, #0
 80044aa:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 80044ac:	4b09      	ldr	r3, [pc, #36]	@ (80044d4 <xMBPortEventGet+0x34>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d008      	beq.n	80044c6 <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 80044b4:	4b08      	ldr	r3, [pc, #32]	@ (80044d8 <xMBPortEventGet+0x38>)
 80044b6:	781a      	ldrb	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 80044bc:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <xMBPortEventGet+0x34>)
 80044be:	2200      	movs	r2, #0
 80044c0:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 80044c2:	2301      	movs	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3714      	adds	r7, #20
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	20000355 	.word	0x20000355
 80044d8:	20000354 	.word	0x20000354

080044dc <vMBPortSerialEnable>:
extern UART_HandleTypeDef huart2;
 
/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	4603      	mov	r3, r0
 80044e4:	460a      	mov	r2, r1
 80044e6:	71fb      	strb	r3, [r7, #7]
 80044e8:	4613      	mov	r3, r2
 80044ea:	71bb      	strb	r3, [r7, #6]
  /* If xRXEnable enable serial receive interrupts. If xTxENable enable
  * transmitter empty interrupts.
  */
  
  if (xRxEnable) {        
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d008      	beq.n	8004504 <vMBPortSerialEnable+0x28>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80044f2:	4b15      	ldr	r3, [pc, #84]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68da      	ldr	r2, [r3, #12]
 80044f8:	4b13      	ldr	r3, [pc, #76]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f042 0220 	orr.w	r2, r2, #32
 8004500:	60da      	str	r2, [r3, #12]
 8004502:	e007      	b.n	8004514 <vMBPortSerialEnable+0x38>
  } else {    
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8004504:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	4b0f      	ldr	r3, [pc, #60]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0220 	bic.w	r2, r2, #32
 8004512:	60da      	str	r2, [r3, #12]
  }
  
  if (xTxEnable) {    
 8004514:	79bb      	ldrb	r3, [r7, #6]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d008      	beq.n	800452c <vMBPortSerialEnable+0x50>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_TXE);
 800451a:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	4b09      	ldr	r3, [pc, #36]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004528:	60da      	str	r2, [r3, #12]
  } else {
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
  }  
}
 800452a:	e007      	b.n	800453c <vMBPortSerialEnable+0x60>
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 800452c:	4b06      	ldr	r3, [pc, #24]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	4b05      	ldr	r3, [pc, #20]	@ (8004548 <vMBPortSerialEnable+0x6c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800453a:	60da      	str	r2, [r3, #12]
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	20000194 	.word	0x20000194

0800454c <xMBPortSerialInit>:
 
BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6039      	str	r1, [r7, #0]
 8004554:	4611      	mov	r1, r2
 8004556:	461a      	mov	r2, r3
 8004558:	4603      	mov	r3, r0
 800455a:	71fb      	strb	r3, [r7, #7]
 800455c:	460b      	mov	r3, r1
 800455e:	71bb      	strb	r3, [r7, #6]
 8004560:	4613      	mov	r3, r2
 8004562:	717b      	strb	r3, [r7, #5]
  /* 
  Do nothing, Initialization is handled by MX_USART3_UART_Init() 
  Fixed port, baudrate, databit and parity  
  */
  return TRUE;
 8004564:	2301      	movs	r3, #1
}
 8004566:	4618      	mov	r0, r3
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <xMBPortSerialPutByte>:
 
BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
  /* Put a byte in the UARTs transmit buffer. This function is called
  * by the protocol stack if pxMBFrameCBTransmitterEmpty( ) has been
  * called. */
  return (HAL_OK == HAL_UART_Transmit(&huart2, (uint8_t*)&ucByte, 1, 10));
 800457e:	1df9      	adds	r1, r7, #7
 8004580:	230a      	movs	r3, #10
 8004582:	2201      	movs	r2, #1
 8004584:	4806      	ldr	r0, [pc, #24]	@ (80045a0 <xMBPortSerialPutByte+0x2c>)
 8004586:	f7fe f817 	bl	80025b8 <HAL_UART_Transmit>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	bf0c      	ite	eq
 8004590:	2301      	moveq	r3, #1
 8004592:	2300      	movne	r3, #0
 8004594:	b2db      	uxtb	r3, r3
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	20000194 	.word	0x20000194

080045a4 <xMBPortSerialGetByte>:
 
BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Return the byte in the UARTs receive buffer. This function is called
  * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
  */
  *pucByte = (uint8_t)(huart2.Instance->DR & (uint8_t)0x00FF);  
 80045ac:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <xMBPortSerialGetByte+0x24>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	701a      	strb	r2, [r3, #0]
  return TRUE;
 80045b8:	2301      	movs	r3, #1
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	370c      	adds	r7, #12
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	20000194 	.word	0x20000194

080045cc <xMBPortTimersInit>:
uint16_t downcounter = 0;
 
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	80fb      	strh	r3, [r7, #6]
  TIM_MasterConfigTypeDef sMasterConfig;
  
  htim7.Instance = TIM7;
 80045d6:	4b19      	ldr	r3, [pc, #100]	@ (800463c <xMBPortTimersInit+0x70>)
 80045d8:	4a19      	ldr	r2, [pc, #100]	@ (8004640 <xMBPortTimersInit+0x74>)
 80045da:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = (HAL_RCC_GetPCLK1Freq() / 1000000) - 1;
 80045dc:	f7fd fc26 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 80045e0:	4603      	mov	r3, r0
 80045e2:	4a18      	ldr	r2, [pc, #96]	@ (8004644 <xMBPortTimersInit+0x78>)
 80045e4:	fba2 2303 	umull	r2, r3, r2, r3
 80045e8:	0c9b      	lsrs	r3, r3, #18
 80045ea:	3b01      	subs	r3, #1
 80045ec:	4a13      	ldr	r2, [pc, #76]	@ (800463c <xMBPortTimersInit+0x70>)
 80045ee:	6053      	str	r3, [r2, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f0:	4b12      	ldr	r3, [pc, #72]	@ (800463c <xMBPortTimersInit+0x70>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50 - 1;
 80045f6:	4b11      	ldr	r3, [pc, #68]	@ (800463c <xMBPortTimersInit+0x70>)
 80045f8:	2231      	movs	r2, #49	@ 0x31
 80045fa:	60da      	str	r2, [r3, #12]
  
  timeout = usTim1Timerout50us;
 80045fc:	4a12      	ldr	r2, [pc, #72]	@ (8004648 <xMBPortTimersInit+0x7c>)
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	8013      	strh	r3, [r2, #0]
  
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004602:	480e      	ldr	r0, [pc, #56]	@ (800463c <xMBPortTimersInit+0x70>)
 8004604:	f7fd fc3a 	bl	8001e7c <HAL_TIM_Base_Init>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <xMBPortTimersInit+0x46>
  {
    return FALSE;
 800460e:	2300      	movs	r3, #0
 8004610:	e00f      	b.n	8004632 <xMBPortTimersInit+0x66>
  }
  
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004612:	2320      	movs	r3, #32
 8004614:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800461a:	f107 0308 	add.w	r3, r7, #8
 800461e:	4619      	mov	r1, r3
 8004620:	4806      	ldr	r0, [pc, #24]	@ (800463c <xMBPortTimersInit+0x70>)
 8004622:	f7fd fee9 	bl	80023f8 <HAL_TIMEx_MasterConfigSynchronization>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <xMBPortTimersInit+0x64>
  {
    return FALSE;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <xMBPortTimersInit+0x66>
  }
  
  return TRUE;
 8004630:	2301      	movs	r3, #1
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	2000014c 	.word	0x2000014c
 8004640:	40001400 	.word	0x40001400
 8004644:	431bde83 	.word	0x431bde83
 8004648:	20000356 	.word	0x20000356

0800464c <vMBPortTimersEnable>:
 
 
void
vMBPortTimersEnable(  )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Enable the timer with the timeout passed to xMBPortTimersInit( ) */
  downcounter = timeout;
 8004650:	4b04      	ldr	r3, [pc, #16]	@ (8004664 <vMBPortTimersEnable+0x18>)
 8004652:	881a      	ldrh	r2, [r3, #0]
 8004654:	4b04      	ldr	r3, [pc, #16]	@ (8004668 <vMBPortTimersEnable+0x1c>)
 8004656:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim7);
 8004658:	4804      	ldr	r0, [pc, #16]	@ (800466c <vMBPortTimersEnable+0x20>)
 800465a:	f7fd fc5f 	bl	8001f1c <HAL_TIM_Base_Start_IT>
}
 800465e:	bf00      	nop
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	20000356 	.word	0x20000356
 8004668:	20000358 	.word	0x20000358
 800466c:	2000014c 	.word	0x2000014c

08004670 <vMBPortTimersDisable>:
 
void
vMBPortTimersDisable(  )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* Disable any pending timers. */
  HAL_TIM_Base_Stop_IT(&htim7);
 8004674:	4802      	ldr	r0, [pc, #8]	@ (8004680 <vMBPortTimersDisable+0x10>)
 8004676:	f7fd fcc1 	bl	8001ffc <HAL_TIM_Base_Stop_IT>
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	2000014c 	.word	0x2000014c

08004684 <__assert_func>:
 8004684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004686:	4614      	mov	r4, r2
 8004688:	461a      	mov	r2, r3
 800468a:	4b09      	ldr	r3, [pc, #36]	@ (80046b0 <__assert_func+0x2c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4605      	mov	r5, r0
 8004690:	68d8      	ldr	r0, [r3, #12]
 8004692:	b14c      	cbz	r4, 80046a8 <__assert_func+0x24>
 8004694:	4b07      	ldr	r3, [pc, #28]	@ (80046b4 <__assert_func+0x30>)
 8004696:	9100      	str	r1, [sp, #0]
 8004698:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800469c:	4906      	ldr	r1, [pc, #24]	@ (80046b8 <__assert_func+0x34>)
 800469e:	462b      	mov	r3, r5
 80046a0:	f000 f8b2 	bl	8004808 <fiprintf>
 80046a4:	f000 f9ad 	bl	8004a02 <abort>
 80046a8:	4b04      	ldr	r3, [pc, #16]	@ (80046bc <__assert_func+0x38>)
 80046aa:	461c      	mov	r4, r3
 80046ac:	e7f3      	b.n	8004696 <__assert_func+0x12>
 80046ae:	bf00      	nop
 80046b0:	20000098 	.word	0x20000098
 80046b4:	0800594a 	.word	0x0800594a
 80046b8:	08005957 	.word	0x08005957
 80046bc:	08005985 	.word	0x08005985

080046c0 <std>:
 80046c0:	2300      	movs	r3, #0
 80046c2:	b510      	push	{r4, lr}
 80046c4:	4604      	mov	r4, r0
 80046c6:	e9c0 3300 	strd	r3, r3, [r0]
 80046ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046ce:	6083      	str	r3, [r0, #8]
 80046d0:	8181      	strh	r1, [r0, #12]
 80046d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80046d4:	81c2      	strh	r2, [r0, #14]
 80046d6:	6183      	str	r3, [r0, #24]
 80046d8:	4619      	mov	r1, r3
 80046da:	2208      	movs	r2, #8
 80046dc:	305c      	adds	r0, #92	@ 0x5c
 80046de:	f000 f906 	bl	80048ee <memset>
 80046e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <std+0x58>)
 80046e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80046e6:	4b0d      	ldr	r3, [pc, #52]	@ (800471c <std+0x5c>)
 80046e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <std+0x60>)
 80046ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <std+0x64>)
 80046f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <std+0x68>)
 80046f4:	6224      	str	r4, [r4, #32]
 80046f6:	429c      	cmp	r4, r3
 80046f8:	d006      	beq.n	8004708 <std+0x48>
 80046fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80046fe:	4294      	cmp	r4, r2
 8004700:	d002      	beq.n	8004708 <std+0x48>
 8004702:	33d0      	adds	r3, #208	@ 0xd0
 8004704:	429c      	cmp	r4, r3
 8004706:	d105      	bne.n	8004714 <std+0x54>
 8004708:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800470c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004710:	f000 b966 	b.w	80049e0 <__retarget_lock_init_recursive>
 8004714:	bd10      	pop	{r4, pc}
 8004716:	bf00      	nop
 8004718:	08004869 	.word	0x08004869
 800471c:	0800488b 	.word	0x0800488b
 8004720:	080048c3 	.word	0x080048c3
 8004724:	080048e7 	.word	0x080048e7
 8004728:	2000035c 	.word	0x2000035c

0800472c <stdio_exit_handler>:
 800472c:	4a02      	ldr	r2, [pc, #8]	@ (8004738 <stdio_exit_handler+0xc>)
 800472e:	4903      	ldr	r1, [pc, #12]	@ (800473c <stdio_exit_handler+0x10>)
 8004730:	4803      	ldr	r0, [pc, #12]	@ (8004740 <stdio_exit_handler+0x14>)
 8004732:	f000 b87b 	b.w	800482c <_fwalk_sglue>
 8004736:	bf00      	nop
 8004738:	2000008c 	.word	0x2000008c
 800473c:	080052a5 	.word	0x080052a5
 8004740:	2000009c 	.word	0x2000009c

08004744 <cleanup_stdio>:
 8004744:	6841      	ldr	r1, [r0, #4]
 8004746:	4b0c      	ldr	r3, [pc, #48]	@ (8004778 <cleanup_stdio+0x34>)
 8004748:	4299      	cmp	r1, r3
 800474a:	b510      	push	{r4, lr}
 800474c:	4604      	mov	r4, r0
 800474e:	d001      	beq.n	8004754 <cleanup_stdio+0x10>
 8004750:	f000 fda8 	bl	80052a4 <_fflush_r>
 8004754:	68a1      	ldr	r1, [r4, #8]
 8004756:	4b09      	ldr	r3, [pc, #36]	@ (800477c <cleanup_stdio+0x38>)
 8004758:	4299      	cmp	r1, r3
 800475a:	d002      	beq.n	8004762 <cleanup_stdio+0x1e>
 800475c:	4620      	mov	r0, r4
 800475e:	f000 fda1 	bl	80052a4 <_fflush_r>
 8004762:	68e1      	ldr	r1, [r4, #12]
 8004764:	4b06      	ldr	r3, [pc, #24]	@ (8004780 <cleanup_stdio+0x3c>)
 8004766:	4299      	cmp	r1, r3
 8004768:	d004      	beq.n	8004774 <cleanup_stdio+0x30>
 800476a:	4620      	mov	r0, r4
 800476c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004770:	f000 bd98 	b.w	80052a4 <_fflush_r>
 8004774:	bd10      	pop	{r4, pc}
 8004776:	bf00      	nop
 8004778:	2000035c 	.word	0x2000035c
 800477c:	200003c4 	.word	0x200003c4
 8004780:	2000042c 	.word	0x2000042c

08004784 <global_stdio_init.part.0>:
 8004784:	b510      	push	{r4, lr}
 8004786:	4b0b      	ldr	r3, [pc, #44]	@ (80047b4 <global_stdio_init.part.0+0x30>)
 8004788:	4c0b      	ldr	r4, [pc, #44]	@ (80047b8 <global_stdio_init.part.0+0x34>)
 800478a:	4a0c      	ldr	r2, [pc, #48]	@ (80047bc <global_stdio_init.part.0+0x38>)
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	4620      	mov	r0, r4
 8004790:	2200      	movs	r2, #0
 8004792:	2104      	movs	r1, #4
 8004794:	f7ff ff94 	bl	80046c0 <std>
 8004798:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800479c:	2201      	movs	r2, #1
 800479e:	2109      	movs	r1, #9
 80047a0:	f7ff ff8e 	bl	80046c0 <std>
 80047a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047a8:	2202      	movs	r2, #2
 80047aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ae:	2112      	movs	r1, #18
 80047b0:	f7ff bf86 	b.w	80046c0 <std>
 80047b4:	20000494 	.word	0x20000494
 80047b8:	2000035c 	.word	0x2000035c
 80047bc:	0800472d 	.word	0x0800472d

080047c0 <__sfp_lock_acquire>:
 80047c0:	4801      	ldr	r0, [pc, #4]	@ (80047c8 <__sfp_lock_acquire+0x8>)
 80047c2:	f000 b90e 	b.w	80049e2 <__retarget_lock_acquire_recursive>
 80047c6:	bf00      	nop
 80047c8:	2000049d 	.word	0x2000049d

080047cc <__sfp_lock_release>:
 80047cc:	4801      	ldr	r0, [pc, #4]	@ (80047d4 <__sfp_lock_release+0x8>)
 80047ce:	f000 b909 	b.w	80049e4 <__retarget_lock_release_recursive>
 80047d2:	bf00      	nop
 80047d4:	2000049d 	.word	0x2000049d

080047d8 <__sinit>:
 80047d8:	b510      	push	{r4, lr}
 80047da:	4604      	mov	r4, r0
 80047dc:	f7ff fff0 	bl	80047c0 <__sfp_lock_acquire>
 80047e0:	6a23      	ldr	r3, [r4, #32]
 80047e2:	b11b      	cbz	r3, 80047ec <__sinit+0x14>
 80047e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047e8:	f7ff bff0 	b.w	80047cc <__sfp_lock_release>
 80047ec:	4b04      	ldr	r3, [pc, #16]	@ (8004800 <__sinit+0x28>)
 80047ee:	6223      	str	r3, [r4, #32]
 80047f0:	4b04      	ldr	r3, [pc, #16]	@ (8004804 <__sinit+0x2c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f5      	bne.n	80047e4 <__sinit+0xc>
 80047f8:	f7ff ffc4 	bl	8004784 <global_stdio_init.part.0>
 80047fc:	e7f2      	b.n	80047e4 <__sinit+0xc>
 80047fe:	bf00      	nop
 8004800:	08004745 	.word	0x08004745
 8004804:	20000494 	.word	0x20000494

08004808 <fiprintf>:
 8004808:	b40e      	push	{r1, r2, r3}
 800480a:	b503      	push	{r0, r1, lr}
 800480c:	4601      	mov	r1, r0
 800480e:	ab03      	add	r3, sp, #12
 8004810:	4805      	ldr	r0, [pc, #20]	@ (8004828 <fiprintf+0x20>)
 8004812:	f853 2b04 	ldr.w	r2, [r3], #4
 8004816:	6800      	ldr	r0, [r0, #0]
 8004818:	9301      	str	r3, [sp, #4]
 800481a:	f000 fa1b 	bl	8004c54 <_vfiprintf_r>
 800481e:	b002      	add	sp, #8
 8004820:	f85d eb04 	ldr.w	lr, [sp], #4
 8004824:	b003      	add	sp, #12
 8004826:	4770      	bx	lr
 8004828:	20000098 	.word	0x20000098

0800482c <_fwalk_sglue>:
 800482c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004830:	4607      	mov	r7, r0
 8004832:	4688      	mov	r8, r1
 8004834:	4614      	mov	r4, r2
 8004836:	2600      	movs	r6, #0
 8004838:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800483c:	f1b9 0901 	subs.w	r9, r9, #1
 8004840:	d505      	bpl.n	800484e <_fwalk_sglue+0x22>
 8004842:	6824      	ldr	r4, [r4, #0]
 8004844:	2c00      	cmp	r4, #0
 8004846:	d1f7      	bne.n	8004838 <_fwalk_sglue+0xc>
 8004848:	4630      	mov	r0, r6
 800484a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800484e:	89ab      	ldrh	r3, [r5, #12]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d907      	bls.n	8004864 <_fwalk_sglue+0x38>
 8004854:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004858:	3301      	adds	r3, #1
 800485a:	d003      	beq.n	8004864 <_fwalk_sglue+0x38>
 800485c:	4629      	mov	r1, r5
 800485e:	4638      	mov	r0, r7
 8004860:	47c0      	blx	r8
 8004862:	4306      	orrs	r6, r0
 8004864:	3568      	adds	r5, #104	@ 0x68
 8004866:	e7e9      	b.n	800483c <_fwalk_sglue+0x10>

08004868 <__sread>:
 8004868:	b510      	push	{r4, lr}
 800486a:	460c      	mov	r4, r1
 800486c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004870:	f000 f868 	bl	8004944 <_read_r>
 8004874:	2800      	cmp	r0, #0
 8004876:	bfab      	itete	ge
 8004878:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800487a:	89a3      	ldrhlt	r3, [r4, #12]
 800487c:	181b      	addge	r3, r3, r0
 800487e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004882:	bfac      	ite	ge
 8004884:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004886:	81a3      	strhlt	r3, [r4, #12]
 8004888:	bd10      	pop	{r4, pc}

0800488a <__swrite>:
 800488a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800488e:	461f      	mov	r7, r3
 8004890:	898b      	ldrh	r3, [r1, #12]
 8004892:	05db      	lsls	r3, r3, #23
 8004894:	4605      	mov	r5, r0
 8004896:	460c      	mov	r4, r1
 8004898:	4616      	mov	r6, r2
 800489a:	d505      	bpl.n	80048a8 <__swrite+0x1e>
 800489c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a0:	2302      	movs	r3, #2
 80048a2:	2200      	movs	r2, #0
 80048a4:	f000 f83c 	bl	8004920 <_lseek_r>
 80048a8:	89a3      	ldrh	r3, [r4, #12]
 80048aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	4632      	mov	r2, r6
 80048b6:	463b      	mov	r3, r7
 80048b8:	4628      	mov	r0, r5
 80048ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048be:	f000 b853 	b.w	8004968 <_write_r>

080048c2 <__sseek>:
 80048c2:	b510      	push	{r4, lr}
 80048c4:	460c      	mov	r4, r1
 80048c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ca:	f000 f829 	bl	8004920 <_lseek_r>
 80048ce:	1c43      	adds	r3, r0, #1
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	bf15      	itete	ne
 80048d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048de:	81a3      	strheq	r3, [r4, #12]
 80048e0:	bf18      	it	ne
 80048e2:	81a3      	strhne	r3, [r4, #12]
 80048e4:	bd10      	pop	{r4, pc}

080048e6 <__sclose>:
 80048e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ea:	f000 b809 	b.w	8004900 <_close_r>

080048ee <memset>:
 80048ee:	4402      	add	r2, r0
 80048f0:	4603      	mov	r3, r0
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d100      	bne.n	80048f8 <memset+0xa>
 80048f6:	4770      	bx	lr
 80048f8:	f803 1b01 	strb.w	r1, [r3], #1
 80048fc:	e7f9      	b.n	80048f2 <memset+0x4>
	...

08004900 <_close_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	4d06      	ldr	r5, [pc, #24]	@ (800491c <_close_r+0x1c>)
 8004904:	2300      	movs	r3, #0
 8004906:	4604      	mov	r4, r0
 8004908:	4608      	mov	r0, r1
 800490a:	602b      	str	r3, [r5, #0]
 800490c:	f7fc f9ec 	bl	8000ce8 <_close>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_close_r+0x1a>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	b103      	cbz	r3, 800491a <_close_r+0x1a>
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	20000498 	.word	0x20000498

08004920 <_lseek_r>:
 8004920:	b538      	push	{r3, r4, r5, lr}
 8004922:	4d07      	ldr	r5, [pc, #28]	@ (8004940 <_lseek_r+0x20>)
 8004924:	4604      	mov	r4, r0
 8004926:	4608      	mov	r0, r1
 8004928:	4611      	mov	r1, r2
 800492a:	2200      	movs	r2, #0
 800492c:	602a      	str	r2, [r5, #0]
 800492e:	461a      	mov	r2, r3
 8004930:	f7fc fa01 	bl	8000d36 <_lseek>
 8004934:	1c43      	adds	r3, r0, #1
 8004936:	d102      	bne.n	800493e <_lseek_r+0x1e>
 8004938:	682b      	ldr	r3, [r5, #0]
 800493a:	b103      	cbz	r3, 800493e <_lseek_r+0x1e>
 800493c:	6023      	str	r3, [r4, #0]
 800493e:	bd38      	pop	{r3, r4, r5, pc}
 8004940:	20000498 	.word	0x20000498

08004944 <_read_r>:
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4d07      	ldr	r5, [pc, #28]	@ (8004964 <_read_r+0x20>)
 8004948:	4604      	mov	r4, r0
 800494a:	4608      	mov	r0, r1
 800494c:	4611      	mov	r1, r2
 800494e:	2200      	movs	r2, #0
 8004950:	602a      	str	r2, [r5, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	f7fc f98f 	bl	8000c76 <_read>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_read_r+0x1e>
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	b103      	cbz	r3, 8004962 <_read_r+0x1e>
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	20000498 	.word	0x20000498

08004968 <_write_r>:
 8004968:	b538      	push	{r3, r4, r5, lr}
 800496a:	4d07      	ldr	r5, [pc, #28]	@ (8004988 <_write_r+0x20>)
 800496c:	4604      	mov	r4, r0
 800496e:	4608      	mov	r0, r1
 8004970:	4611      	mov	r1, r2
 8004972:	2200      	movs	r2, #0
 8004974:	602a      	str	r2, [r5, #0]
 8004976:	461a      	mov	r2, r3
 8004978:	f7fc f99a 	bl	8000cb0 <_write>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_write_r+0x1e>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	b103      	cbz	r3, 8004986 <_write_r+0x1e>
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	20000498 	.word	0x20000498

0800498c <__errno>:
 800498c:	4b01      	ldr	r3, [pc, #4]	@ (8004994 <__errno+0x8>)
 800498e:	6818      	ldr	r0, [r3, #0]
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20000098 	.word	0x20000098

08004998 <__libc_init_array>:
 8004998:	b570      	push	{r4, r5, r6, lr}
 800499a:	4d0d      	ldr	r5, [pc, #52]	@ (80049d0 <__libc_init_array+0x38>)
 800499c:	4c0d      	ldr	r4, [pc, #52]	@ (80049d4 <__libc_init_array+0x3c>)
 800499e:	1b64      	subs	r4, r4, r5
 80049a0:	10a4      	asrs	r4, r4, #2
 80049a2:	2600      	movs	r6, #0
 80049a4:	42a6      	cmp	r6, r4
 80049a6:	d109      	bne.n	80049bc <__libc_init_array+0x24>
 80049a8:	4d0b      	ldr	r5, [pc, #44]	@ (80049d8 <__libc_init_array+0x40>)
 80049aa:	4c0c      	ldr	r4, [pc, #48]	@ (80049dc <__libc_init_array+0x44>)
 80049ac:	f000 fe0e 	bl	80055cc <_init>
 80049b0:	1b64      	subs	r4, r4, r5
 80049b2:	10a4      	asrs	r4, r4, #2
 80049b4:	2600      	movs	r6, #0
 80049b6:	42a6      	cmp	r6, r4
 80049b8:	d105      	bne.n	80049c6 <__libc_init_array+0x2e>
 80049ba:	bd70      	pop	{r4, r5, r6, pc}
 80049bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80049c0:	4798      	blx	r3
 80049c2:	3601      	adds	r6, #1
 80049c4:	e7ee      	b.n	80049a4 <__libc_init_array+0xc>
 80049c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ca:	4798      	blx	r3
 80049cc:	3601      	adds	r6, #1
 80049ce:	e7f2      	b.n	80049b6 <__libc_init_array+0x1e>
 80049d0:	080059c4 	.word	0x080059c4
 80049d4:	080059c4 	.word	0x080059c4
 80049d8:	080059c4 	.word	0x080059c4
 80049dc:	080059c8 	.word	0x080059c8

080049e0 <__retarget_lock_init_recursive>:
 80049e0:	4770      	bx	lr

080049e2 <__retarget_lock_acquire_recursive>:
 80049e2:	4770      	bx	lr

080049e4 <__retarget_lock_release_recursive>:
 80049e4:	4770      	bx	lr

080049e6 <memcpy>:
 80049e6:	440a      	add	r2, r1
 80049e8:	4291      	cmp	r1, r2
 80049ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80049ee:	d100      	bne.n	80049f2 <memcpy+0xc>
 80049f0:	4770      	bx	lr
 80049f2:	b510      	push	{r4, lr}
 80049f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049fc:	4291      	cmp	r1, r2
 80049fe:	d1f9      	bne.n	80049f4 <memcpy+0xe>
 8004a00:	bd10      	pop	{r4, pc}

08004a02 <abort>:
 8004a02:	b508      	push	{r3, lr}
 8004a04:	2006      	movs	r0, #6
 8004a06:	f000 fd31 	bl	800546c <raise>
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f7fc f928 	bl	8000c60 <_exit>

08004a10 <_free_r>:
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	4605      	mov	r5, r0
 8004a14:	2900      	cmp	r1, #0
 8004a16:	d041      	beq.n	8004a9c <_free_r+0x8c>
 8004a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a1c:	1f0c      	subs	r4, r1, #4
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bfb8      	it	lt
 8004a22:	18e4      	addlt	r4, r4, r3
 8004a24:	f000 f8e0 	bl	8004be8 <__malloc_lock>
 8004a28:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa0 <_free_r+0x90>)
 8004a2a:	6813      	ldr	r3, [r2, #0]
 8004a2c:	b933      	cbnz	r3, 8004a3c <_free_r+0x2c>
 8004a2e:	6063      	str	r3, [r4, #4]
 8004a30:	6014      	str	r4, [r2, #0]
 8004a32:	4628      	mov	r0, r5
 8004a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a38:	f000 b8dc 	b.w	8004bf4 <__malloc_unlock>
 8004a3c:	42a3      	cmp	r3, r4
 8004a3e:	d908      	bls.n	8004a52 <_free_r+0x42>
 8004a40:	6820      	ldr	r0, [r4, #0]
 8004a42:	1821      	adds	r1, r4, r0
 8004a44:	428b      	cmp	r3, r1
 8004a46:	bf01      	itttt	eq
 8004a48:	6819      	ldreq	r1, [r3, #0]
 8004a4a:	685b      	ldreq	r3, [r3, #4]
 8004a4c:	1809      	addeq	r1, r1, r0
 8004a4e:	6021      	streq	r1, [r4, #0]
 8004a50:	e7ed      	b.n	8004a2e <_free_r+0x1e>
 8004a52:	461a      	mov	r2, r3
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	b10b      	cbz	r3, 8004a5c <_free_r+0x4c>
 8004a58:	42a3      	cmp	r3, r4
 8004a5a:	d9fa      	bls.n	8004a52 <_free_r+0x42>
 8004a5c:	6811      	ldr	r1, [r2, #0]
 8004a5e:	1850      	adds	r0, r2, r1
 8004a60:	42a0      	cmp	r0, r4
 8004a62:	d10b      	bne.n	8004a7c <_free_r+0x6c>
 8004a64:	6820      	ldr	r0, [r4, #0]
 8004a66:	4401      	add	r1, r0
 8004a68:	1850      	adds	r0, r2, r1
 8004a6a:	4283      	cmp	r3, r0
 8004a6c:	6011      	str	r1, [r2, #0]
 8004a6e:	d1e0      	bne.n	8004a32 <_free_r+0x22>
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	6053      	str	r3, [r2, #4]
 8004a76:	4408      	add	r0, r1
 8004a78:	6010      	str	r0, [r2, #0]
 8004a7a:	e7da      	b.n	8004a32 <_free_r+0x22>
 8004a7c:	d902      	bls.n	8004a84 <_free_r+0x74>
 8004a7e:	230c      	movs	r3, #12
 8004a80:	602b      	str	r3, [r5, #0]
 8004a82:	e7d6      	b.n	8004a32 <_free_r+0x22>
 8004a84:	6820      	ldr	r0, [r4, #0]
 8004a86:	1821      	adds	r1, r4, r0
 8004a88:	428b      	cmp	r3, r1
 8004a8a:	bf04      	itt	eq
 8004a8c:	6819      	ldreq	r1, [r3, #0]
 8004a8e:	685b      	ldreq	r3, [r3, #4]
 8004a90:	6063      	str	r3, [r4, #4]
 8004a92:	bf04      	itt	eq
 8004a94:	1809      	addeq	r1, r1, r0
 8004a96:	6021      	streq	r1, [r4, #0]
 8004a98:	6054      	str	r4, [r2, #4]
 8004a9a:	e7ca      	b.n	8004a32 <_free_r+0x22>
 8004a9c:	bd38      	pop	{r3, r4, r5, pc}
 8004a9e:	bf00      	nop
 8004aa0:	200004a4 	.word	0x200004a4

08004aa4 <sbrk_aligned>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	4e0f      	ldr	r6, [pc, #60]	@ (8004ae4 <sbrk_aligned+0x40>)
 8004aa8:	460c      	mov	r4, r1
 8004aaa:	6831      	ldr	r1, [r6, #0]
 8004aac:	4605      	mov	r5, r0
 8004aae:	b911      	cbnz	r1, 8004ab6 <sbrk_aligned+0x12>
 8004ab0:	f000 fcf8 	bl	80054a4 <_sbrk_r>
 8004ab4:	6030      	str	r0, [r6, #0]
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	4628      	mov	r0, r5
 8004aba:	f000 fcf3 	bl	80054a4 <_sbrk_r>
 8004abe:	1c43      	adds	r3, r0, #1
 8004ac0:	d103      	bne.n	8004aca <sbrk_aligned+0x26>
 8004ac2:	f04f 34ff 	mov.w	r4, #4294967295
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	bd70      	pop	{r4, r5, r6, pc}
 8004aca:	1cc4      	adds	r4, r0, #3
 8004acc:	f024 0403 	bic.w	r4, r4, #3
 8004ad0:	42a0      	cmp	r0, r4
 8004ad2:	d0f8      	beq.n	8004ac6 <sbrk_aligned+0x22>
 8004ad4:	1a21      	subs	r1, r4, r0
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	f000 fce4 	bl	80054a4 <_sbrk_r>
 8004adc:	3001      	adds	r0, #1
 8004ade:	d1f2      	bne.n	8004ac6 <sbrk_aligned+0x22>
 8004ae0:	e7ef      	b.n	8004ac2 <sbrk_aligned+0x1e>
 8004ae2:	bf00      	nop
 8004ae4:	200004a0 	.word	0x200004a0

08004ae8 <_malloc_r>:
 8004ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004aec:	1ccd      	adds	r5, r1, #3
 8004aee:	f025 0503 	bic.w	r5, r5, #3
 8004af2:	3508      	adds	r5, #8
 8004af4:	2d0c      	cmp	r5, #12
 8004af6:	bf38      	it	cc
 8004af8:	250c      	movcc	r5, #12
 8004afa:	2d00      	cmp	r5, #0
 8004afc:	4606      	mov	r6, r0
 8004afe:	db01      	blt.n	8004b04 <_malloc_r+0x1c>
 8004b00:	42a9      	cmp	r1, r5
 8004b02:	d904      	bls.n	8004b0e <_malloc_r+0x26>
 8004b04:	230c      	movs	r3, #12
 8004b06:	6033      	str	r3, [r6, #0]
 8004b08:	2000      	movs	r0, #0
 8004b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004be4 <_malloc_r+0xfc>
 8004b12:	f000 f869 	bl	8004be8 <__malloc_lock>
 8004b16:	f8d8 3000 	ldr.w	r3, [r8]
 8004b1a:	461c      	mov	r4, r3
 8004b1c:	bb44      	cbnz	r4, 8004b70 <_malloc_r+0x88>
 8004b1e:	4629      	mov	r1, r5
 8004b20:	4630      	mov	r0, r6
 8004b22:	f7ff ffbf 	bl	8004aa4 <sbrk_aligned>
 8004b26:	1c43      	adds	r3, r0, #1
 8004b28:	4604      	mov	r4, r0
 8004b2a:	d158      	bne.n	8004bde <_malloc_r+0xf6>
 8004b2c:	f8d8 4000 	ldr.w	r4, [r8]
 8004b30:	4627      	mov	r7, r4
 8004b32:	2f00      	cmp	r7, #0
 8004b34:	d143      	bne.n	8004bbe <_malloc_r+0xd6>
 8004b36:	2c00      	cmp	r4, #0
 8004b38:	d04b      	beq.n	8004bd2 <_malloc_r+0xea>
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	4639      	mov	r1, r7
 8004b3e:	4630      	mov	r0, r6
 8004b40:	eb04 0903 	add.w	r9, r4, r3
 8004b44:	f000 fcae 	bl	80054a4 <_sbrk_r>
 8004b48:	4581      	cmp	r9, r0
 8004b4a:	d142      	bne.n	8004bd2 <_malloc_r+0xea>
 8004b4c:	6821      	ldr	r1, [r4, #0]
 8004b4e:	1a6d      	subs	r5, r5, r1
 8004b50:	4629      	mov	r1, r5
 8004b52:	4630      	mov	r0, r6
 8004b54:	f7ff ffa6 	bl	8004aa4 <sbrk_aligned>
 8004b58:	3001      	adds	r0, #1
 8004b5a:	d03a      	beq.n	8004bd2 <_malloc_r+0xea>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	442b      	add	r3, r5
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	f8d8 3000 	ldr.w	r3, [r8]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	bb62      	cbnz	r2, 8004bc4 <_malloc_r+0xdc>
 8004b6a:	f8c8 7000 	str.w	r7, [r8]
 8004b6e:	e00f      	b.n	8004b90 <_malloc_r+0xa8>
 8004b70:	6822      	ldr	r2, [r4, #0]
 8004b72:	1b52      	subs	r2, r2, r5
 8004b74:	d420      	bmi.n	8004bb8 <_malloc_r+0xd0>
 8004b76:	2a0b      	cmp	r2, #11
 8004b78:	d917      	bls.n	8004baa <_malloc_r+0xc2>
 8004b7a:	1961      	adds	r1, r4, r5
 8004b7c:	42a3      	cmp	r3, r4
 8004b7e:	6025      	str	r5, [r4, #0]
 8004b80:	bf18      	it	ne
 8004b82:	6059      	strne	r1, [r3, #4]
 8004b84:	6863      	ldr	r3, [r4, #4]
 8004b86:	bf08      	it	eq
 8004b88:	f8c8 1000 	streq.w	r1, [r8]
 8004b8c:	5162      	str	r2, [r4, r5]
 8004b8e:	604b      	str	r3, [r1, #4]
 8004b90:	4630      	mov	r0, r6
 8004b92:	f000 f82f 	bl	8004bf4 <__malloc_unlock>
 8004b96:	f104 000b 	add.w	r0, r4, #11
 8004b9a:	1d23      	adds	r3, r4, #4
 8004b9c:	f020 0007 	bic.w	r0, r0, #7
 8004ba0:	1ac2      	subs	r2, r0, r3
 8004ba2:	bf1c      	itt	ne
 8004ba4:	1a1b      	subne	r3, r3, r0
 8004ba6:	50a3      	strne	r3, [r4, r2]
 8004ba8:	e7af      	b.n	8004b0a <_malloc_r+0x22>
 8004baa:	6862      	ldr	r2, [r4, #4]
 8004bac:	42a3      	cmp	r3, r4
 8004bae:	bf0c      	ite	eq
 8004bb0:	f8c8 2000 	streq.w	r2, [r8]
 8004bb4:	605a      	strne	r2, [r3, #4]
 8004bb6:	e7eb      	b.n	8004b90 <_malloc_r+0xa8>
 8004bb8:	4623      	mov	r3, r4
 8004bba:	6864      	ldr	r4, [r4, #4]
 8004bbc:	e7ae      	b.n	8004b1c <_malloc_r+0x34>
 8004bbe:	463c      	mov	r4, r7
 8004bc0:	687f      	ldr	r7, [r7, #4]
 8004bc2:	e7b6      	b.n	8004b32 <_malloc_r+0x4a>
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	42a3      	cmp	r3, r4
 8004bca:	d1fb      	bne.n	8004bc4 <_malloc_r+0xdc>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	6053      	str	r3, [r2, #4]
 8004bd0:	e7de      	b.n	8004b90 <_malloc_r+0xa8>
 8004bd2:	230c      	movs	r3, #12
 8004bd4:	6033      	str	r3, [r6, #0]
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	f000 f80c 	bl	8004bf4 <__malloc_unlock>
 8004bdc:	e794      	b.n	8004b08 <_malloc_r+0x20>
 8004bde:	6005      	str	r5, [r0, #0]
 8004be0:	e7d6      	b.n	8004b90 <_malloc_r+0xa8>
 8004be2:	bf00      	nop
 8004be4:	200004a4 	.word	0x200004a4

08004be8 <__malloc_lock>:
 8004be8:	4801      	ldr	r0, [pc, #4]	@ (8004bf0 <__malloc_lock+0x8>)
 8004bea:	f7ff befa 	b.w	80049e2 <__retarget_lock_acquire_recursive>
 8004bee:	bf00      	nop
 8004bf0:	2000049c 	.word	0x2000049c

08004bf4 <__malloc_unlock>:
 8004bf4:	4801      	ldr	r0, [pc, #4]	@ (8004bfc <__malloc_unlock+0x8>)
 8004bf6:	f7ff bef5 	b.w	80049e4 <__retarget_lock_release_recursive>
 8004bfa:	bf00      	nop
 8004bfc:	2000049c 	.word	0x2000049c

08004c00 <__sfputc_r>:
 8004c00:	6893      	ldr	r3, [r2, #8]
 8004c02:	3b01      	subs	r3, #1
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	b410      	push	{r4}
 8004c08:	6093      	str	r3, [r2, #8]
 8004c0a:	da08      	bge.n	8004c1e <__sfputc_r+0x1e>
 8004c0c:	6994      	ldr	r4, [r2, #24]
 8004c0e:	42a3      	cmp	r3, r4
 8004c10:	db01      	blt.n	8004c16 <__sfputc_r+0x16>
 8004c12:	290a      	cmp	r1, #10
 8004c14:	d103      	bne.n	8004c1e <__sfputc_r+0x1e>
 8004c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c1a:	f000 bb6b 	b.w	80052f4 <__swbuf_r>
 8004c1e:	6813      	ldr	r3, [r2, #0]
 8004c20:	1c58      	adds	r0, r3, #1
 8004c22:	6010      	str	r0, [r2, #0]
 8004c24:	7019      	strb	r1, [r3, #0]
 8004c26:	4608      	mov	r0, r1
 8004c28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <__sfputs_r>:
 8004c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c30:	4606      	mov	r6, r0
 8004c32:	460f      	mov	r7, r1
 8004c34:	4614      	mov	r4, r2
 8004c36:	18d5      	adds	r5, r2, r3
 8004c38:	42ac      	cmp	r4, r5
 8004c3a:	d101      	bne.n	8004c40 <__sfputs_r+0x12>
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	e007      	b.n	8004c50 <__sfputs_r+0x22>
 8004c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c44:	463a      	mov	r2, r7
 8004c46:	4630      	mov	r0, r6
 8004c48:	f7ff ffda 	bl	8004c00 <__sfputc_r>
 8004c4c:	1c43      	adds	r3, r0, #1
 8004c4e:	d1f3      	bne.n	8004c38 <__sfputs_r+0xa>
 8004c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c54 <_vfiprintf_r>:
 8004c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c58:	460d      	mov	r5, r1
 8004c5a:	b09d      	sub	sp, #116	@ 0x74
 8004c5c:	4614      	mov	r4, r2
 8004c5e:	4698      	mov	r8, r3
 8004c60:	4606      	mov	r6, r0
 8004c62:	b118      	cbz	r0, 8004c6c <_vfiprintf_r+0x18>
 8004c64:	6a03      	ldr	r3, [r0, #32]
 8004c66:	b90b      	cbnz	r3, 8004c6c <_vfiprintf_r+0x18>
 8004c68:	f7ff fdb6 	bl	80047d8 <__sinit>
 8004c6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c6e:	07d9      	lsls	r1, r3, #31
 8004c70:	d405      	bmi.n	8004c7e <_vfiprintf_r+0x2a>
 8004c72:	89ab      	ldrh	r3, [r5, #12]
 8004c74:	059a      	lsls	r2, r3, #22
 8004c76:	d402      	bmi.n	8004c7e <_vfiprintf_r+0x2a>
 8004c78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c7a:	f7ff feb2 	bl	80049e2 <__retarget_lock_acquire_recursive>
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	071b      	lsls	r3, r3, #28
 8004c82:	d501      	bpl.n	8004c88 <_vfiprintf_r+0x34>
 8004c84:	692b      	ldr	r3, [r5, #16]
 8004c86:	b99b      	cbnz	r3, 8004cb0 <_vfiprintf_r+0x5c>
 8004c88:	4629      	mov	r1, r5
 8004c8a:	4630      	mov	r0, r6
 8004c8c:	f000 fb70 	bl	8005370 <__swsetup_r>
 8004c90:	b170      	cbz	r0, 8004cb0 <_vfiprintf_r+0x5c>
 8004c92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c94:	07dc      	lsls	r4, r3, #31
 8004c96:	d504      	bpl.n	8004ca2 <_vfiprintf_r+0x4e>
 8004c98:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9c:	b01d      	add	sp, #116	@ 0x74
 8004c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ca2:	89ab      	ldrh	r3, [r5, #12]
 8004ca4:	0598      	lsls	r0, r3, #22
 8004ca6:	d4f7      	bmi.n	8004c98 <_vfiprintf_r+0x44>
 8004ca8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004caa:	f7ff fe9b 	bl	80049e4 <__retarget_lock_release_recursive>
 8004cae:	e7f3      	b.n	8004c98 <_vfiprintf_r+0x44>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cb4:	2320      	movs	r3, #32
 8004cb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cba:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cbe:	2330      	movs	r3, #48	@ 0x30
 8004cc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e70 <_vfiprintf_r+0x21c>
 8004cc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cc8:	f04f 0901 	mov.w	r9, #1
 8004ccc:	4623      	mov	r3, r4
 8004cce:	469a      	mov	sl, r3
 8004cd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cd4:	b10a      	cbz	r2, 8004cda <_vfiprintf_r+0x86>
 8004cd6:	2a25      	cmp	r2, #37	@ 0x25
 8004cd8:	d1f9      	bne.n	8004cce <_vfiprintf_r+0x7a>
 8004cda:	ebba 0b04 	subs.w	fp, sl, r4
 8004cde:	d00b      	beq.n	8004cf8 <_vfiprintf_r+0xa4>
 8004ce0:	465b      	mov	r3, fp
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	4629      	mov	r1, r5
 8004ce6:	4630      	mov	r0, r6
 8004ce8:	f7ff ffa1 	bl	8004c2e <__sfputs_r>
 8004cec:	3001      	adds	r0, #1
 8004cee:	f000 80a7 	beq.w	8004e40 <_vfiprintf_r+0x1ec>
 8004cf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cf4:	445a      	add	r2, fp
 8004cf6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 809f 	beq.w	8004e40 <_vfiprintf_r+0x1ec>
 8004d02:	2300      	movs	r3, #0
 8004d04:	f04f 32ff 	mov.w	r2, #4294967295
 8004d08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d0c:	f10a 0a01 	add.w	sl, sl, #1
 8004d10:	9304      	str	r3, [sp, #16]
 8004d12:	9307      	str	r3, [sp, #28]
 8004d14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d18:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d1a:	4654      	mov	r4, sl
 8004d1c:	2205      	movs	r2, #5
 8004d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d22:	4853      	ldr	r0, [pc, #332]	@ (8004e70 <_vfiprintf_r+0x21c>)
 8004d24:	f7fb fa54 	bl	80001d0 <memchr>
 8004d28:	9a04      	ldr	r2, [sp, #16]
 8004d2a:	b9d8      	cbnz	r0, 8004d64 <_vfiprintf_r+0x110>
 8004d2c:	06d1      	lsls	r1, r2, #27
 8004d2e:	bf44      	itt	mi
 8004d30:	2320      	movmi	r3, #32
 8004d32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d36:	0713      	lsls	r3, r2, #28
 8004d38:	bf44      	itt	mi
 8004d3a:	232b      	movmi	r3, #43	@ 0x2b
 8004d3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d40:	f89a 3000 	ldrb.w	r3, [sl]
 8004d44:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d46:	d015      	beq.n	8004d74 <_vfiprintf_r+0x120>
 8004d48:	9a07      	ldr	r2, [sp, #28]
 8004d4a:	4654      	mov	r4, sl
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	f04f 0c0a 	mov.w	ip, #10
 8004d52:	4621      	mov	r1, r4
 8004d54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d58:	3b30      	subs	r3, #48	@ 0x30
 8004d5a:	2b09      	cmp	r3, #9
 8004d5c:	d94b      	bls.n	8004df6 <_vfiprintf_r+0x1a2>
 8004d5e:	b1b0      	cbz	r0, 8004d8e <_vfiprintf_r+0x13a>
 8004d60:	9207      	str	r2, [sp, #28]
 8004d62:	e014      	b.n	8004d8e <_vfiprintf_r+0x13a>
 8004d64:	eba0 0308 	sub.w	r3, r0, r8
 8004d68:	fa09 f303 	lsl.w	r3, r9, r3
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	9304      	str	r3, [sp, #16]
 8004d70:	46a2      	mov	sl, r4
 8004d72:	e7d2      	b.n	8004d1a <_vfiprintf_r+0xc6>
 8004d74:	9b03      	ldr	r3, [sp, #12]
 8004d76:	1d19      	adds	r1, r3, #4
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	9103      	str	r1, [sp, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bfbb      	ittet	lt
 8004d80:	425b      	neglt	r3, r3
 8004d82:	f042 0202 	orrlt.w	r2, r2, #2
 8004d86:	9307      	strge	r3, [sp, #28]
 8004d88:	9307      	strlt	r3, [sp, #28]
 8004d8a:	bfb8      	it	lt
 8004d8c:	9204      	strlt	r2, [sp, #16]
 8004d8e:	7823      	ldrb	r3, [r4, #0]
 8004d90:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d92:	d10a      	bne.n	8004daa <_vfiprintf_r+0x156>
 8004d94:	7863      	ldrb	r3, [r4, #1]
 8004d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d98:	d132      	bne.n	8004e00 <_vfiprintf_r+0x1ac>
 8004d9a:	9b03      	ldr	r3, [sp, #12]
 8004d9c:	1d1a      	adds	r2, r3, #4
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	9203      	str	r2, [sp, #12]
 8004da2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004da6:	3402      	adds	r4, #2
 8004da8:	9305      	str	r3, [sp, #20]
 8004daa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e80 <_vfiprintf_r+0x22c>
 8004dae:	7821      	ldrb	r1, [r4, #0]
 8004db0:	2203      	movs	r2, #3
 8004db2:	4650      	mov	r0, sl
 8004db4:	f7fb fa0c 	bl	80001d0 <memchr>
 8004db8:	b138      	cbz	r0, 8004dca <_vfiprintf_r+0x176>
 8004dba:	9b04      	ldr	r3, [sp, #16]
 8004dbc:	eba0 000a 	sub.w	r0, r0, sl
 8004dc0:	2240      	movs	r2, #64	@ 0x40
 8004dc2:	4082      	lsls	r2, r0
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	3401      	adds	r4, #1
 8004dc8:	9304      	str	r3, [sp, #16]
 8004dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dce:	4829      	ldr	r0, [pc, #164]	@ (8004e74 <_vfiprintf_r+0x220>)
 8004dd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004dd4:	2206      	movs	r2, #6
 8004dd6:	f7fb f9fb 	bl	80001d0 <memchr>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d03f      	beq.n	8004e5e <_vfiprintf_r+0x20a>
 8004dde:	4b26      	ldr	r3, [pc, #152]	@ (8004e78 <_vfiprintf_r+0x224>)
 8004de0:	bb1b      	cbnz	r3, 8004e2a <_vfiprintf_r+0x1d6>
 8004de2:	9b03      	ldr	r3, [sp, #12]
 8004de4:	3307      	adds	r3, #7
 8004de6:	f023 0307 	bic.w	r3, r3, #7
 8004dea:	3308      	adds	r3, #8
 8004dec:	9303      	str	r3, [sp, #12]
 8004dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004df0:	443b      	add	r3, r7
 8004df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004df4:	e76a      	b.n	8004ccc <_vfiprintf_r+0x78>
 8004df6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	2001      	movs	r0, #1
 8004dfe:	e7a8      	b.n	8004d52 <_vfiprintf_r+0xfe>
 8004e00:	2300      	movs	r3, #0
 8004e02:	3401      	adds	r4, #1
 8004e04:	9305      	str	r3, [sp, #20]
 8004e06:	4619      	mov	r1, r3
 8004e08:	f04f 0c0a 	mov.w	ip, #10
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e12:	3a30      	subs	r2, #48	@ 0x30
 8004e14:	2a09      	cmp	r2, #9
 8004e16:	d903      	bls.n	8004e20 <_vfiprintf_r+0x1cc>
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0c6      	beq.n	8004daa <_vfiprintf_r+0x156>
 8004e1c:	9105      	str	r1, [sp, #20]
 8004e1e:	e7c4      	b.n	8004daa <_vfiprintf_r+0x156>
 8004e20:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e24:	4604      	mov	r4, r0
 8004e26:	2301      	movs	r3, #1
 8004e28:	e7f0      	b.n	8004e0c <_vfiprintf_r+0x1b8>
 8004e2a:	ab03      	add	r3, sp, #12
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	462a      	mov	r2, r5
 8004e30:	4b12      	ldr	r3, [pc, #72]	@ (8004e7c <_vfiprintf_r+0x228>)
 8004e32:	a904      	add	r1, sp, #16
 8004e34:	4630      	mov	r0, r6
 8004e36:	f3af 8000 	nop.w
 8004e3a:	4607      	mov	r7, r0
 8004e3c:	1c78      	adds	r0, r7, #1
 8004e3e:	d1d6      	bne.n	8004dee <_vfiprintf_r+0x19a>
 8004e40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e42:	07d9      	lsls	r1, r3, #31
 8004e44:	d405      	bmi.n	8004e52 <_vfiprintf_r+0x1fe>
 8004e46:	89ab      	ldrh	r3, [r5, #12]
 8004e48:	059a      	lsls	r2, r3, #22
 8004e4a:	d402      	bmi.n	8004e52 <_vfiprintf_r+0x1fe>
 8004e4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e4e:	f7ff fdc9 	bl	80049e4 <__retarget_lock_release_recursive>
 8004e52:	89ab      	ldrh	r3, [r5, #12]
 8004e54:	065b      	lsls	r3, r3, #25
 8004e56:	f53f af1f 	bmi.w	8004c98 <_vfiprintf_r+0x44>
 8004e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e5c:	e71e      	b.n	8004c9c <_vfiprintf_r+0x48>
 8004e5e:	ab03      	add	r3, sp, #12
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	462a      	mov	r2, r5
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <_vfiprintf_r+0x228>)
 8004e66:	a904      	add	r1, sp, #16
 8004e68:	4630      	mov	r0, r6
 8004e6a:	f000 f879 	bl	8004f60 <_printf_i>
 8004e6e:	e7e4      	b.n	8004e3a <_vfiprintf_r+0x1e6>
 8004e70:	08005986 	.word	0x08005986
 8004e74:	08005990 	.word	0x08005990
 8004e78:	00000000 	.word	0x00000000
 8004e7c:	08004c2f 	.word	0x08004c2f
 8004e80:	0800598c 	.word	0x0800598c

08004e84 <_printf_common>:
 8004e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e88:	4616      	mov	r6, r2
 8004e8a:	4698      	mov	r8, r3
 8004e8c:	688a      	ldr	r2, [r1, #8]
 8004e8e:	690b      	ldr	r3, [r1, #16]
 8004e90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e94:	4293      	cmp	r3, r2
 8004e96:	bfb8      	it	lt
 8004e98:	4613      	movlt	r3, r2
 8004e9a:	6033      	str	r3, [r6, #0]
 8004e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ea0:	4607      	mov	r7, r0
 8004ea2:	460c      	mov	r4, r1
 8004ea4:	b10a      	cbz	r2, 8004eaa <_printf_common+0x26>
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	6033      	str	r3, [r6, #0]
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	0699      	lsls	r1, r3, #26
 8004eae:	bf42      	ittt	mi
 8004eb0:	6833      	ldrmi	r3, [r6, #0]
 8004eb2:	3302      	addmi	r3, #2
 8004eb4:	6033      	strmi	r3, [r6, #0]
 8004eb6:	6825      	ldr	r5, [r4, #0]
 8004eb8:	f015 0506 	ands.w	r5, r5, #6
 8004ebc:	d106      	bne.n	8004ecc <_printf_common+0x48>
 8004ebe:	f104 0a19 	add.w	sl, r4, #25
 8004ec2:	68e3      	ldr	r3, [r4, #12]
 8004ec4:	6832      	ldr	r2, [r6, #0]
 8004ec6:	1a9b      	subs	r3, r3, r2
 8004ec8:	42ab      	cmp	r3, r5
 8004eca:	dc26      	bgt.n	8004f1a <_printf_common+0x96>
 8004ecc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ed0:	6822      	ldr	r2, [r4, #0]
 8004ed2:	3b00      	subs	r3, #0
 8004ed4:	bf18      	it	ne
 8004ed6:	2301      	movne	r3, #1
 8004ed8:	0692      	lsls	r2, r2, #26
 8004eda:	d42b      	bmi.n	8004f34 <_printf_common+0xb0>
 8004edc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ee0:	4641      	mov	r1, r8
 8004ee2:	4638      	mov	r0, r7
 8004ee4:	47c8      	blx	r9
 8004ee6:	3001      	adds	r0, #1
 8004ee8:	d01e      	beq.n	8004f28 <_printf_common+0xa4>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	6922      	ldr	r2, [r4, #16]
 8004eee:	f003 0306 	and.w	r3, r3, #6
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	bf02      	ittt	eq
 8004ef6:	68e5      	ldreq	r5, [r4, #12]
 8004ef8:	6833      	ldreq	r3, [r6, #0]
 8004efa:	1aed      	subeq	r5, r5, r3
 8004efc:	68a3      	ldr	r3, [r4, #8]
 8004efe:	bf0c      	ite	eq
 8004f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f04:	2500      	movne	r5, #0
 8004f06:	4293      	cmp	r3, r2
 8004f08:	bfc4      	itt	gt
 8004f0a:	1a9b      	subgt	r3, r3, r2
 8004f0c:	18ed      	addgt	r5, r5, r3
 8004f0e:	2600      	movs	r6, #0
 8004f10:	341a      	adds	r4, #26
 8004f12:	42b5      	cmp	r5, r6
 8004f14:	d11a      	bne.n	8004f4c <_printf_common+0xc8>
 8004f16:	2000      	movs	r0, #0
 8004f18:	e008      	b.n	8004f2c <_printf_common+0xa8>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	4652      	mov	r2, sl
 8004f1e:	4641      	mov	r1, r8
 8004f20:	4638      	mov	r0, r7
 8004f22:	47c8      	blx	r9
 8004f24:	3001      	adds	r0, #1
 8004f26:	d103      	bne.n	8004f30 <_printf_common+0xac>
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f30:	3501      	adds	r5, #1
 8004f32:	e7c6      	b.n	8004ec2 <_printf_common+0x3e>
 8004f34:	18e1      	adds	r1, r4, r3
 8004f36:	1c5a      	adds	r2, r3, #1
 8004f38:	2030      	movs	r0, #48	@ 0x30
 8004f3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f3e:	4422      	add	r2, r4
 8004f40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f48:	3302      	adds	r3, #2
 8004f4a:	e7c7      	b.n	8004edc <_printf_common+0x58>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	4622      	mov	r2, r4
 8004f50:	4641      	mov	r1, r8
 8004f52:	4638      	mov	r0, r7
 8004f54:	47c8      	blx	r9
 8004f56:	3001      	adds	r0, #1
 8004f58:	d0e6      	beq.n	8004f28 <_printf_common+0xa4>
 8004f5a:	3601      	adds	r6, #1
 8004f5c:	e7d9      	b.n	8004f12 <_printf_common+0x8e>
	...

08004f60 <_printf_i>:
 8004f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f64:	7e0f      	ldrb	r7, [r1, #24]
 8004f66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f68:	2f78      	cmp	r7, #120	@ 0x78
 8004f6a:	4691      	mov	r9, r2
 8004f6c:	4680      	mov	r8, r0
 8004f6e:	460c      	mov	r4, r1
 8004f70:	469a      	mov	sl, r3
 8004f72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f76:	d807      	bhi.n	8004f88 <_printf_i+0x28>
 8004f78:	2f62      	cmp	r7, #98	@ 0x62
 8004f7a:	d80a      	bhi.n	8004f92 <_printf_i+0x32>
 8004f7c:	2f00      	cmp	r7, #0
 8004f7e:	f000 80d1 	beq.w	8005124 <_printf_i+0x1c4>
 8004f82:	2f58      	cmp	r7, #88	@ 0x58
 8004f84:	f000 80b8 	beq.w	80050f8 <_printf_i+0x198>
 8004f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f90:	e03a      	b.n	8005008 <_printf_i+0xa8>
 8004f92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f96:	2b15      	cmp	r3, #21
 8004f98:	d8f6      	bhi.n	8004f88 <_printf_i+0x28>
 8004f9a:	a101      	add	r1, pc, #4	@ (adr r1, 8004fa0 <_printf_i+0x40>)
 8004f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fa0:	08004ff9 	.word	0x08004ff9
 8004fa4:	0800500d 	.word	0x0800500d
 8004fa8:	08004f89 	.word	0x08004f89
 8004fac:	08004f89 	.word	0x08004f89
 8004fb0:	08004f89 	.word	0x08004f89
 8004fb4:	08004f89 	.word	0x08004f89
 8004fb8:	0800500d 	.word	0x0800500d
 8004fbc:	08004f89 	.word	0x08004f89
 8004fc0:	08004f89 	.word	0x08004f89
 8004fc4:	08004f89 	.word	0x08004f89
 8004fc8:	08004f89 	.word	0x08004f89
 8004fcc:	0800510b 	.word	0x0800510b
 8004fd0:	08005037 	.word	0x08005037
 8004fd4:	080050c5 	.word	0x080050c5
 8004fd8:	08004f89 	.word	0x08004f89
 8004fdc:	08004f89 	.word	0x08004f89
 8004fe0:	0800512d 	.word	0x0800512d
 8004fe4:	08004f89 	.word	0x08004f89
 8004fe8:	08005037 	.word	0x08005037
 8004fec:	08004f89 	.word	0x08004f89
 8004ff0:	08004f89 	.word	0x08004f89
 8004ff4:	080050cd 	.word	0x080050cd
 8004ff8:	6833      	ldr	r3, [r6, #0]
 8004ffa:	1d1a      	adds	r2, r3, #4
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6032      	str	r2, [r6, #0]
 8005000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005004:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005008:	2301      	movs	r3, #1
 800500a:	e09c      	b.n	8005146 <_printf_i+0x1e6>
 800500c:	6833      	ldr	r3, [r6, #0]
 800500e:	6820      	ldr	r0, [r4, #0]
 8005010:	1d19      	adds	r1, r3, #4
 8005012:	6031      	str	r1, [r6, #0]
 8005014:	0606      	lsls	r6, r0, #24
 8005016:	d501      	bpl.n	800501c <_printf_i+0xbc>
 8005018:	681d      	ldr	r5, [r3, #0]
 800501a:	e003      	b.n	8005024 <_printf_i+0xc4>
 800501c:	0645      	lsls	r5, r0, #25
 800501e:	d5fb      	bpl.n	8005018 <_printf_i+0xb8>
 8005020:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005024:	2d00      	cmp	r5, #0
 8005026:	da03      	bge.n	8005030 <_printf_i+0xd0>
 8005028:	232d      	movs	r3, #45	@ 0x2d
 800502a:	426d      	negs	r5, r5
 800502c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005030:	4858      	ldr	r0, [pc, #352]	@ (8005194 <_printf_i+0x234>)
 8005032:	230a      	movs	r3, #10
 8005034:	e011      	b.n	800505a <_printf_i+0xfa>
 8005036:	6821      	ldr	r1, [r4, #0]
 8005038:	6833      	ldr	r3, [r6, #0]
 800503a:	0608      	lsls	r0, r1, #24
 800503c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005040:	d402      	bmi.n	8005048 <_printf_i+0xe8>
 8005042:	0649      	lsls	r1, r1, #25
 8005044:	bf48      	it	mi
 8005046:	b2ad      	uxthmi	r5, r5
 8005048:	2f6f      	cmp	r7, #111	@ 0x6f
 800504a:	4852      	ldr	r0, [pc, #328]	@ (8005194 <_printf_i+0x234>)
 800504c:	6033      	str	r3, [r6, #0]
 800504e:	bf14      	ite	ne
 8005050:	230a      	movne	r3, #10
 8005052:	2308      	moveq	r3, #8
 8005054:	2100      	movs	r1, #0
 8005056:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800505a:	6866      	ldr	r6, [r4, #4]
 800505c:	60a6      	str	r6, [r4, #8]
 800505e:	2e00      	cmp	r6, #0
 8005060:	db05      	blt.n	800506e <_printf_i+0x10e>
 8005062:	6821      	ldr	r1, [r4, #0]
 8005064:	432e      	orrs	r6, r5
 8005066:	f021 0104 	bic.w	r1, r1, #4
 800506a:	6021      	str	r1, [r4, #0]
 800506c:	d04b      	beq.n	8005106 <_printf_i+0x1a6>
 800506e:	4616      	mov	r6, r2
 8005070:	fbb5 f1f3 	udiv	r1, r5, r3
 8005074:	fb03 5711 	mls	r7, r3, r1, r5
 8005078:	5dc7      	ldrb	r7, [r0, r7]
 800507a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800507e:	462f      	mov	r7, r5
 8005080:	42bb      	cmp	r3, r7
 8005082:	460d      	mov	r5, r1
 8005084:	d9f4      	bls.n	8005070 <_printf_i+0x110>
 8005086:	2b08      	cmp	r3, #8
 8005088:	d10b      	bne.n	80050a2 <_printf_i+0x142>
 800508a:	6823      	ldr	r3, [r4, #0]
 800508c:	07df      	lsls	r7, r3, #31
 800508e:	d508      	bpl.n	80050a2 <_printf_i+0x142>
 8005090:	6923      	ldr	r3, [r4, #16]
 8005092:	6861      	ldr	r1, [r4, #4]
 8005094:	4299      	cmp	r1, r3
 8005096:	bfde      	ittt	le
 8005098:	2330      	movle	r3, #48	@ 0x30
 800509a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800509e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050a2:	1b92      	subs	r2, r2, r6
 80050a4:	6122      	str	r2, [r4, #16]
 80050a6:	f8cd a000 	str.w	sl, [sp]
 80050aa:	464b      	mov	r3, r9
 80050ac:	aa03      	add	r2, sp, #12
 80050ae:	4621      	mov	r1, r4
 80050b0:	4640      	mov	r0, r8
 80050b2:	f7ff fee7 	bl	8004e84 <_printf_common>
 80050b6:	3001      	adds	r0, #1
 80050b8:	d14a      	bne.n	8005150 <_printf_i+0x1f0>
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295
 80050be:	b004      	add	sp, #16
 80050c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	f043 0320 	orr.w	r3, r3, #32
 80050ca:	6023      	str	r3, [r4, #0]
 80050cc:	4832      	ldr	r0, [pc, #200]	@ (8005198 <_printf_i+0x238>)
 80050ce:	2778      	movs	r7, #120	@ 0x78
 80050d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	6831      	ldr	r1, [r6, #0]
 80050d8:	061f      	lsls	r7, r3, #24
 80050da:	f851 5b04 	ldr.w	r5, [r1], #4
 80050de:	d402      	bmi.n	80050e6 <_printf_i+0x186>
 80050e0:	065f      	lsls	r7, r3, #25
 80050e2:	bf48      	it	mi
 80050e4:	b2ad      	uxthmi	r5, r5
 80050e6:	6031      	str	r1, [r6, #0]
 80050e8:	07d9      	lsls	r1, r3, #31
 80050ea:	bf44      	itt	mi
 80050ec:	f043 0320 	orrmi.w	r3, r3, #32
 80050f0:	6023      	strmi	r3, [r4, #0]
 80050f2:	b11d      	cbz	r5, 80050fc <_printf_i+0x19c>
 80050f4:	2310      	movs	r3, #16
 80050f6:	e7ad      	b.n	8005054 <_printf_i+0xf4>
 80050f8:	4826      	ldr	r0, [pc, #152]	@ (8005194 <_printf_i+0x234>)
 80050fa:	e7e9      	b.n	80050d0 <_printf_i+0x170>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	f023 0320 	bic.w	r3, r3, #32
 8005102:	6023      	str	r3, [r4, #0]
 8005104:	e7f6      	b.n	80050f4 <_printf_i+0x194>
 8005106:	4616      	mov	r6, r2
 8005108:	e7bd      	b.n	8005086 <_printf_i+0x126>
 800510a:	6833      	ldr	r3, [r6, #0]
 800510c:	6825      	ldr	r5, [r4, #0]
 800510e:	6961      	ldr	r1, [r4, #20]
 8005110:	1d18      	adds	r0, r3, #4
 8005112:	6030      	str	r0, [r6, #0]
 8005114:	062e      	lsls	r6, r5, #24
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	d501      	bpl.n	800511e <_printf_i+0x1be>
 800511a:	6019      	str	r1, [r3, #0]
 800511c:	e002      	b.n	8005124 <_printf_i+0x1c4>
 800511e:	0668      	lsls	r0, r5, #25
 8005120:	d5fb      	bpl.n	800511a <_printf_i+0x1ba>
 8005122:	8019      	strh	r1, [r3, #0]
 8005124:	2300      	movs	r3, #0
 8005126:	6123      	str	r3, [r4, #16]
 8005128:	4616      	mov	r6, r2
 800512a:	e7bc      	b.n	80050a6 <_printf_i+0x146>
 800512c:	6833      	ldr	r3, [r6, #0]
 800512e:	1d1a      	adds	r2, r3, #4
 8005130:	6032      	str	r2, [r6, #0]
 8005132:	681e      	ldr	r6, [r3, #0]
 8005134:	6862      	ldr	r2, [r4, #4]
 8005136:	2100      	movs	r1, #0
 8005138:	4630      	mov	r0, r6
 800513a:	f7fb f849 	bl	80001d0 <memchr>
 800513e:	b108      	cbz	r0, 8005144 <_printf_i+0x1e4>
 8005140:	1b80      	subs	r0, r0, r6
 8005142:	6060      	str	r0, [r4, #4]
 8005144:	6863      	ldr	r3, [r4, #4]
 8005146:	6123      	str	r3, [r4, #16]
 8005148:	2300      	movs	r3, #0
 800514a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800514e:	e7aa      	b.n	80050a6 <_printf_i+0x146>
 8005150:	6923      	ldr	r3, [r4, #16]
 8005152:	4632      	mov	r2, r6
 8005154:	4649      	mov	r1, r9
 8005156:	4640      	mov	r0, r8
 8005158:	47d0      	blx	sl
 800515a:	3001      	adds	r0, #1
 800515c:	d0ad      	beq.n	80050ba <_printf_i+0x15a>
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	079b      	lsls	r3, r3, #30
 8005162:	d413      	bmi.n	800518c <_printf_i+0x22c>
 8005164:	68e0      	ldr	r0, [r4, #12]
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	4298      	cmp	r0, r3
 800516a:	bfb8      	it	lt
 800516c:	4618      	movlt	r0, r3
 800516e:	e7a6      	b.n	80050be <_printf_i+0x15e>
 8005170:	2301      	movs	r3, #1
 8005172:	4632      	mov	r2, r6
 8005174:	4649      	mov	r1, r9
 8005176:	4640      	mov	r0, r8
 8005178:	47d0      	blx	sl
 800517a:	3001      	adds	r0, #1
 800517c:	d09d      	beq.n	80050ba <_printf_i+0x15a>
 800517e:	3501      	adds	r5, #1
 8005180:	68e3      	ldr	r3, [r4, #12]
 8005182:	9903      	ldr	r1, [sp, #12]
 8005184:	1a5b      	subs	r3, r3, r1
 8005186:	42ab      	cmp	r3, r5
 8005188:	dcf2      	bgt.n	8005170 <_printf_i+0x210>
 800518a:	e7eb      	b.n	8005164 <_printf_i+0x204>
 800518c:	2500      	movs	r5, #0
 800518e:	f104 0619 	add.w	r6, r4, #25
 8005192:	e7f5      	b.n	8005180 <_printf_i+0x220>
 8005194:	08005997 	.word	0x08005997
 8005198:	080059a8 	.word	0x080059a8

0800519c <__sflush_r>:
 800519c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80051a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a4:	0716      	lsls	r6, r2, #28
 80051a6:	4605      	mov	r5, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	d454      	bmi.n	8005256 <__sflush_r+0xba>
 80051ac:	684b      	ldr	r3, [r1, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	dc02      	bgt.n	80051b8 <__sflush_r+0x1c>
 80051b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	dd48      	ble.n	800524a <__sflush_r+0xae>
 80051b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051ba:	2e00      	cmp	r6, #0
 80051bc:	d045      	beq.n	800524a <__sflush_r+0xae>
 80051be:	2300      	movs	r3, #0
 80051c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80051c4:	682f      	ldr	r7, [r5, #0]
 80051c6:	6a21      	ldr	r1, [r4, #32]
 80051c8:	602b      	str	r3, [r5, #0]
 80051ca:	d030      	beq.n	800522e <__sflush_r+0x92>
 80051cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	0759      	lsls	r1, r3, #29
 80051d2:	d505      	bpl.n	80051e0 <__sflush_r+0x44>
 80051d4:	6863      	ldr	r3, [r4, #4]
 80051d6:	1ad2      	subs	r2, r2, r3
 80051d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051da:	b10b      	cbz	r3, 80051e0 <__sflush_r+0x44>
 80051dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051de:	1ad2      	subs	r2, r2, r3
 80051e0:	2300      	movs	r3, #0
 80051e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051e4:	6a21      	ldr	r1, [r4, #32]
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b0      	blx	r6
 80051ea:	1c43      	adds	r3, r0, #1
 80051ec:	89a3      	ldrh	r3, [r4, #12]
 80051ee:	d106      	bne.n	80051fe <__sflush_r+0x62>
 80051f0:	6829      	ldr	r1, [r5, #0]
 80051f2:	291d      	cmp	r1, #29
 80051f4:	d82b      	bhi.n	800524e <__sflush_r+0xb2>
 80051f6:	4a2a      	ldr	r2, [pc, #168]	@ (80052a0 <__sflush_r+0x104>)
 80051f8:	40ca      	lsrs	r2, r1
 80051fa:	07d6      	lsls	r6, r2, #31
 80051fc:	d527      	bpl.n	800524e <__sflush_r+0xb2>
 80051fe:	2200      	movs	r2, #0
 8005200:	6062      	str	r2, [r4, #4]
 8005202:	04d9      	lsls	r1, r3, #19
 8005204:	6922      	ldr	r2, [r4, #16]
 8005206:	6022      	str	r2, [r4, #0]
 8005208:	d504      	bpl.n	8005214 <__sflush_r+0x78>
 800520a:	1c42      	adds	r2, r0, #1
 800520c:	d101      	bne.n	8005212 <__sflush_r+0x76>
 800520e:	682b      	ldr	r3, [r5, #0]
 8005210:	b903      	cbnz	r3, 8005214 <__sflush_r+0x78>
 8005212:	6560      	str	r0, [r4, #84]	@ 0x54
 8005214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005216:	602f      	str	r7, [r5, #0]
 8005218:	b1b9      	cbz	r1, 800524a <__sflush_r+0xae>
 800521a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800521e:	4299      	cmp	r1, r3
 8005220:	d002      	beq.n	8005228 <__sflush_r+0x8c>
 8005222:	4628      	mov	r0, r5
 8005224:	f7ff fbf4 	bl	8004a10 <_free_r>
 8005228:	2300      	movs	r3, #0
 800522a:	6363      	str	r3, [r4, #52]	@ 0x34
 800522c:	e00d      	b.n	800524a <__sflush_r+0xae>
 800522e:	2301      	movs	r3, #1
 8005230:	4628      	mov	r0, r5
 8005232:	47b0      	blx	r6
 8005234:	4602      	mov	r2, r0
 8005236:	1c50      	adds	r0, r2, #1
 8005238:	d1c9      	bne.n	80051ce <__sflush_r+0x32>
 800523a:	682b      	ldr	r3, [r5, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0c6      	beq.n	80051ce <__sflush_r+0x32>
 8005240:	2b1d      	cmp	r3, #29
 8005242:	d001      	beq.n	8005248 <__sflush_r+0xac>
 8005244:	2b16      	cmp	r3, #22
 8005246:	d11e      	bne.n	8005286 <__sflush_r+0xea>
 8005248:	602f      	str	r7, [r5, #0]
 800524a:	2000      	movs	r0, #0
 800524c:	e022      	b.n	8005294 <__sflush_r+0xf8>
 800524e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005252:	b21b      	sxth	r3, r3
 8005254:	e01b      	b.n	800528e <__sflush_r+0xf2>
 8005256:	690f      	ldr	r7, [r1, #16]
 8005258:	2f00      	cmp	r7, #0
 800525a:	d0f6      	beq.n	800524a <__sflush_r+0xae>
 800525c:	0793      	lsls	r3, r2, #30
 800525e:	680e      	ldr	r6, [r1, #0]
 8005260:	bf08      	it	eq
 8005262:	694b      	ldreq	r3, [r1, #20]
 8005264:	600f      	str	r7, [r1, #0]
 8005266:	bf18      	it	ne
 8005268:	2300      	movne	r3, #0
 800526a:	eba6 0807 	sub.w	r8, r6, r7
 800526e:	608b      	str	r3, [r1, #8]
 8005270:	f1b8 0f00 	cmp.w	r8, #0
 8005274:	dde9      	ble.n	800524a <__sflush_r+0xae>
 8005276:	6a21      	ldr	r1, [r4, #32]
 8005278:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800527a:	4643      	mov	r3, r8
 800527c:	463a      	mov	r2, r7
 800527e:	4628      	mov	r0, r5
 8005280:	47b0      	blx	r6
 8005282:	2800      	cmp	r0, #0
 8005284:	dc08      	bgt.n	8005298 <__sflush_r+0xfc>
 8005286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800528a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800528e:	81a3      	strh	r3, [r4, #12]
 8005290:	f04f 30ff 	mov.w	r0, #4294967295
 8005294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005298:	4407      	add	r7, r0
 800529a:	eba8 0800 	sub.w	r8, r8, r0
 800529e:	e7e7      	b.n	8005270 <__sflush_r+0xd4>
 80052a0:	20400001 	.word	0x20400001

080052a4 <_fflush_r>:
 80052a4:	b538      	push	{r3, r4, r5, lr}
 80052a6:	690b      	ldr	r3, [r1, #16]
 80052a8:	4605      	mov	r5, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	b913      	cbnz	r3, 80052b4 <_fflush_r+0x10>
 80052ae:	2500      	movs	r5, #0
 80052b0:	4628      	mov	r0, r5
 80052b2:	bd38      	pop	{r3, r4, r5, pc}
 80052b4:	b118      	cbz	r0, 80052be <_fflush_r+0x1a>
 80052b6:	6a03      	ldr	r3, [r0, #32]
 80052b8:	b90b      	cbnz	r3, 80052be <_fflush_r+0x1a>
 80052ba:	f7ff fa8d 	bl	80047d8 <__sinit>
 80052be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d0f3      	beq.n	80052ae <_fflush_r+0xa>
 80052c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80052c8:	07d0      	lsls	r0, r2, #31
 80052ca:	d404      	bmi.n	80052d6 <_fflush_r+0x32>
 80052cc:	0599      	lsls	r1, r3, #22
 80052ce:	d402      	bmi.n	80052d6 <_fflush_r+0x32>
 80052d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052d2:	f7ff fb86 	bl	80049e2 <__retarget_lock_acquire_recursive>
 80052d6:	4628      	mov	r0, r5
 80052d8:	4621      	mov	r1, r4
 80052da:	f7ff ff5f 	bl	800519c <__sflush_r>
 80052de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052e0:	07da      	lsls	r2, r3, #31
 80052e2:	4605      	mov	r5, r0
 80052e4:	d4e4      	bmi.n	80052b0 <_fflush_r+0xc>
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	059b      	lsls	r3, r3, #22
 80052ea:	d4e1      	bmi.n	80052b0 <_fflush_r+0xc>
 80052ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ee:	f7ff fb79 	bl	80049e4 <__retarget_lock_release_recursive>
 80052f2:	e7dd      	b.n	80052b0 <_fflush_r+0xc>

080052f4 <__swbuf_r>:
 80052f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f6:	460e      	mov	r6, r1
 80052f8:	4614      	mov	r4, r2
 80052fa:	4605      	mov	r5, r0
 80052fc:	b118      	cbz	r0, 8005306 <__swbuf_r+0x12>
 80052fe:	6a03      	ldr	r3, [r0, #32]
 8005300:	b90b      	cbnz	r3, 8005306 <__swbuf_r+0x12>
 8005302:	f7ff fa69 	bl	80047d8 <__sinit>
 8005306:	69a3      	ldr	r3, [r4, #24]
 8005308:	60a3      	str	r3, [r4, #8]
 800530a:	89a3      	ldrh	r3, [r4, #12]
 800530c:	071a      	lsls	r2, r3, #28
 800530e:	d501      	bpl.n	8005314 <__swbuf_r+0x20>
 8005310:	6923      	ldr	r3, [r4, #16]
 8005312:	b943      	cbnz	r3, 8005326 <__swbuf_r+0x32>
 8005314:	4621      	mov	r1, r4
 8005316:	4628      	mov	r0, r5
 8005318:	f000 f82a 	bl	8005370 <__swsetup_r>
 800531c:	b118      	cbz	r0, 8005326 <__swbuf_r+0x32>
 800531e:	f04f 37ff 	mov.w	r7, #4294967295
 8005322:	4638      	mov	r0, r7
 8005324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	6922      	ldr	r2, [r4, #16]
 800532a:	1a98      	subs	r0, r3, r2
 800532c:	6963      	ldr	r3, [r4, #20]
 800532e:	b2f6      	uxtb	r6, r6
 8005330:	4283      	cmp	r3, r0
 8005332:	4637      	mov	r7, r6
 8005334:	dc05      	bgt.n	8005342 <__swbuf_r+0x4e>
 8005336:	4621      	mov	r1, r4
 8005338:	4628      	mov	r0, r5
 800533a:	f7ff ffb3 	bl	80052a4 <_fflush_r>
 800533e:	2800      	cmp	r0, #0
 8005340:	d1ed      	bne.n	800531e <__swbuf_r+0x2a>
 8005342:	68a3      	ldr	r3, [r4, #8]
 8005344:	3b01      	subs	r3, #1
 8005346:	60a3      	str	r3, [r4, #8]
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	6022      	str	r2, [r4, #0]
 800534e:	701e      	strb	r6, [r3, #0]
 8005350:	6962      	ldr	r2, [r4, #20]
 8005352:	1c43      	adds	r3, r0, #1
 8005354:	429a      	cmp	r2, r3
 8005356:	d004      	beq.n	8005362 <__swbuf_r+0x6e>
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	07db      	lsls	r3, r3, #31
 800535c:	d5e1      	bpl.n	8005322 <__swbuf_r+0x2e>
 800535e:	2e0a      	cmp	r6, #10
 8005360:	d1df      	bne.n	8005322 <__swbuf_r+0x2e>
 8005362:	4621      	mov	r1, r4
 8005364:	4628      	mov	r0, r5
 8005366:	f7ff ff9d 	bl	80052a4 <_fflush_r>
 800536a:	2800      	cmp	r0, #0
 800536c:	d0d9      	beq.n	8005322 <__swbuf_r+0x2e>
 800536e:	e7d6      	b.n	800531e <__swbuf_r+0x2a>

08005370 <__swsetup_r>:
 8005370:	b538      	push	{r3, r4, r5, lr}
 8005372:	4b29      	ldr	r3, [pc, #164]	@ (8005418 <__swsetup_r+0xa8>)
 8005374:	4605      	mov	r5, r0
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	460c      	mov	r4, r1
 800537a:	b118      	cbz	r0, 8005384 <__swsetup_r+0x14>
 800537c:	6a03      	ldr	r3, [r0, #32]
 800537e:	b90b      	cbnz	r3, 8005384 <__swsetup_r+0x14>
 8005380:	f7ff fa2a 	bl	80047d8 <__sinit>
 8005384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005388:	0719      	lsls	r1, r3, #28
 800538a:	d422      	bmi.n	80053d2 <__swsetup_r+0x62>
 800538c:	06da      	lsls	r2, r3, #27
 800538e:	d407      	bmi.n	80053a0 <__swsetup_r+0x30>
 8005390:	2209      	movs	r2, #9
 8005392:	602a      	str	r2, [r5, #0]
 8005394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005398:	81a3      	strh	r3, [r4, #12]
 800539a:	f04f 30ff 	mov.w	r0, #4294967295
 800539e:	e033      	b.n	8005408 <__swsetup_r+0x98>
 80053a0:	0758      	lsls	r0, r3, #29
 80053a2:	d512      	bpl.n	80053ca <__swsetup_r+0x5a>
 80053a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053a6:	b141      	cbz	r1, 80053ba <__swsetup_r+0x4a>
 80053a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053ac:	4299      	cmp	r1, r3
 80053ae:	d002      	beq.n	80053b6 <__swsetup_r+0x46>
 80053b0:	4628      	mov	r0, r5
 80053b2:	f7ff fb2d 	bl	8004a10 <_free_r>
 80053b6:	2300      	movs	r3, #0
 80053b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80053c0:	81a3      	strh	r3, [r4, #12]
 80053c2:	2300      	movs	r3, #0
 80053c4:	6063      	str	r3, [r4, #4]
 80053c6:	6923      	ldr	r3, [r4, #16]
 80053c8:	6023      	str	r3, [r4, #0]
 80053ca:	89a3      	ldrh	r3, [r4, #12]
 80053cc:	f043 0308 	orr.w	r3, r3, #8
 80053d0:	81a3      	strh	r3, [r4, #12]
 80053d2:	6923      	ldr	r3, [r4, #16]
 80053d4:	b94b      	cbnz	r3, 80053ea <__swsetup_r+0x7a>
 80053d6:	89a3      	ldrh	r3, [r4, #12]
 80053d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80053dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053e0:	d003      	beq.n	80053ea <__swsetup_r+0x7a>
 80053e2:	4621      	mov	r1, r4
 80053e4:	4628      	mov	r0, r5
 80053e6:	f000 f893 	bl	8005510 <__smakebuf_r>
 80053ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053ee:	f013 0201 	ands.w	r2, r3, #1
 80053f2:	d00a      	beq.n	800540a <__swsetup_r+0x9a>
 80053f4:	2200      	movs	r2, #0
 80053f6:	60a2      	str	r2, [r4, #8]
 80053f8:	6962      	ldr	r2, [r4, #20]
 80053fa:	4252      	negs	r2, r2
 80053fc:	61a2      	str	r2, [r4, #24]
 80053fe:	6922      	ldr	r2, [r4, #16]
 8005400:	b942      	cbnz	r2, 8005414 <__swsetup_r+0xa4>
 8005402:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005406:	d1c5      	bne.n	8005394 <__swsetup_r+0x24>
 8005408:	bd38      	pop	{r3, r4, r5, pc}
 800540a:	0799      	lsls	r1, r3, #30
 800540c:	bf58      	it	pl
 800540e:	6962      	ldrpl	r2, [r4, #20]
 8005410:	60a2      	str	r2, [r4, #8]
 8005412:	e7f4      	b.n	80053fe <__swsetup_r+0x8e>
 8005414:	2000      	movs	r0, #0
 8005416:	e7f7      	b.n	8005408 <__swsetup_r+0x98>
 8005418:	20000098 	.word	0x20000098

0800541c <_raise_r>:
 800541c:	291f      	cmp	r1, #31
 800541e:	b538      	push	{r3, r4, r5, lr}
 8005420:	4605      	mov	r5, r0
 8005422:	460c      	mov	r4, r1
 8005424:	d904      	bls.n	8005430 <_raise_r+0x14>
 8005426:	2316      	movs	r3, #22
 8005428:	6003      	str	r3, [r0, #0]
 800542a:	f04f 30ff 	mov.w	r0, #4294967295
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005432:	b112      	cbz	r2, 800543a <_raise_r+0x1e>
 8005434:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005438:	b94b      	cbnz	r3, 800544e <_raise_r+0x32>
 800543a:	4628      	mov	r0, r5
 800543c:	f000 f830 	bl	80054a0 <_getpid_r>
 8005440:	4622      	mov	r2, r4
 8005442:	4601      	mov	r1, r0
 8005444:	4628      	mov	r0, r5
 8005446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800544a:	f000 b817 	b.w	800547c <_kill_r>
 800544e:	2b01      	cmp	r3, #1
 8005450:	d00a      	beq.n	8005468 <_raise_r+0x4c>
 8005452:	1c59      	adds	r1, r3, #1
 8005454:	d103      	bne.n	800545e <_raise_r+0x42>
 8005456:	2316      	movs	r3, #22
 8005458:	6003      	str	r3, [r0, #0]
 800545a:	2001      	movs	r0, #1
 800545c:	e7e7      	b.n	800542e <_raise_r+0x12>
 800545e:	2100      	movs	r1, #0
 8005460:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005464:	4620      	mov	r0, r4
 8005466:	4798      	blx	r3
 8005468:	2000      	movs	r0, #0
 800546a:	e7e0      	b.n	800542e <_raise_r+0x12>

0800546c <raise>:
 800546c:	4b02      	ldr	r3, [pc, #8]	@ (8005478 <raise+0xc>)
 800546e:	4601      	mov	r1, r0
 8005470:	6818      	ldr	r0, [r3, #0]
 8005472:	f7ff bfd3 	b.w	800541c <_raise_r>
 8005476:	bf00      	nop
 8005478:	20000098 	.word	0x20000098

0800547c <_kill_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4d07      	ldr	r5, [pc, #28]	@ (800549c <_kill_r+0x20>)
 8005480:	2300      	movs	r3, #0
 8005482:	4604      	mov	r4, r0
 8005484:	4608      	mov	r0, r1
 8005486:	4611      	mov	r1, r2
 8005488:	602b      	str	r3, [r5, #0]
 800548a:	f7fb fbd9 	bl	8000c40 <_kill>
 800548e:	1c43      	adds	r3, r0, #1
 8005490:	d102      	bne.n	8005498 <_kill_r+0x1c>
 8005492:	682b      	ldr	r3, [r5, #0]
 8005494:	b103      	cbz	r3, 8005498 <_kill_r+0x1c>
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	bd38      	pop	{r3, r4, r5, pc}
 800549a:	bf00      	nop
 800549c:	20000498 	.word	0x20000498

080054a0 <_getpid_r>:
 80054a0:	f7fb bbc6 	b.w	8000c30 <_getpid>

080054a4 <_sbrk_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4d06      	ldr	r5, [pc, #24]	@ (80054c0 <_sbrk_r+0x1c>)
 80054a8:	2300      	movs	r3, #0
 80054aa:	4604      	mov	r4, r0
 80054ac:	4608      	mov	r0, r1
 80054ae:	602b      	str	r3, [r5, #0]
 80054b0:	f7fb fc4e 	bl	8000d50 <_sbrk>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_sbrk_r+0x1a>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_sbrk_r+0x1a>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20000498 	.word	0x20000498

080054c4 <__swhatbuf_r>:
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	460c      	mov	r4, r1
 80054c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054cc:	2900      	cmp	r1, #0
 80054ce:	b096      	sub	sp, #88	@ 0x58
 80054d0:	4615      	mov	r5, r2
 80054d2:	461e      	mov	r6, r3
 80054d4:	da0d      	bge.n	80054f2 <__swhatbuf_r+0x2e>
 80054d6:	89a3      	ldrh	r3, [r4, #12]
 80054d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054dc:	f04f 0100 	mov.w	r1, #0
 80054e0:	bf14      	ite	ne
 80054e2:	2340      	movne	r3, #64	@ 0x40
 80054e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054e8:	2000      	movs	r0, #0
 80054ea:	6031      	str	r1, [r6, #0]
 80054ec:	602b      	str	r3, [r5, #0]
 80054ee:	b016      	add	sp, #88	@ 0x58
 80054f0:	bd70      	pop	{r4, r5, r6, pc}
 80054f2:	466a      	mov	r2, sp
 80054f4:	f000 f848 	bl	8005588 <_fstat_r>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	dbec      	blt.n	80054d6 <__swhatbuf_r+0x12>
 80054fc:	9901      	ldr	r1, [sp, #4]
 80054fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005502:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005506:	4259      	negs	r1, r3
 8005508:	4159      	adcs	r1, r3
 800550a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800550e:	e7eb      	b.n	80054e8 <__swhatbuf_r+0x24>

08005510 <__smakebuf_r>:
 8005510:	898b      	ldrh	r3, [r1, #12]
 8005512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005514:	079d      	lsls	r5, r3, #30
 8005516:	4606      	mov	r6, r0
 8005518:	460c      	mov	r4, r1
 800551a:	d507      	bpl.n	800552c <__smakebuf_r+0x1c>
 800551c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	6123      	str	r3, [r4, #16]
 8005524:	2301      	movs	r3, #1
 8005526:	6163      	str	r3, [r4, #20]
 8005528:	b003      	add	sp, #12
 800552a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800552c:	ab01      	add	r3, sp, #4
 800552e:	466a      	mov	r2, sp
 8005530:	f7ff ffc8 	bl	80054c4 <__swhatbuf_r>
 8005534:	9f00      	ldr	r7, [sp, #0]
 8005536:	4605      	mov	r5, r0
 8005538:	4639      	mov	r1, r7
 800553a:	4630      	mov	r0, r6
 800553c:	f7ff fad4 	bl	8004ae8 <_malloc_r>
 8005540:	b948      	cbnz	r0, 8005556 <__smakebuf_r+0x46>
 8005542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005546:	059a      	lsls	r2, r3, #22
 8005548:	d4ee      	bmi.n	8005528 <__smakebuf_r+0x18>
 800554a:	f023 0303 	bic.w	r3, r3, #3
 800554e:	f043 0302 	orr.w	r3, r3, #2
 8005552:	81a3      	strh	r3, [r4, #12]
 8005554:	e7e2      	b.n	800551c <__smakebuf_r+0xc>
 8005556:	89a3      	ldrh	r3, [r4, #12]
 8005558:	6020      	str	r0, [r4, #0]
 800555a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800555e:	81a3      	strh	r3, [r4, #12]
 8005560:	9b01      	ldr	r3, [sp, #4]
 8005562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005566:	b15b      	cbz	r3, 8005580 <__smakebuf_r+0x70>
 8005568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800556c:	4630      	mov	r0, r6
 800556e:	f000 f81d 	bl	80055ac <_isatty_r>
 8005572:	b128      	cbz	r0, 8005580 <__smakebuf_r+0x70>
 8005574:	89a3      	ldrh	r3, [r4, #12]
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	81a3      	strh	r3, [r4, #12]
 8005580:	89a3      	ldrh	r3, [r4, #12]
 8005582:	431d      	orrs	r5, r3
 8005584:	81a5      	strh	r5, [r4, #12]
 8005586:	e7cf      	b.n	8005528 <__smakebuf_r+0x18>

08005588 <_fstat_r>:
 8005588:	b538      	push	{r3, r4, r5, lr}
 800558a:	4d07      	ldr	r5, [pc, #28]	@ (80055a8 <_fstat_r+0x20>)
 800558c:	2300      	movs	r3, #0
 800558e:	4604      	mov	r4, r0
 8005590:	4608      	mov	r0, r1
 8005592:	4611      	mov	r1, r2
 8005594:	602b      	str	r3, [r5, #0]
 8005596:	f7fb fbb3 	bl	8000d00 <_fstat>
 800559a:	1c43      	adds	r3, r0, #1
 800559c:	d102      	bne.n	80055a4 <_fstat_r+0x1c>
 800559e:	682b      	ldr	r3, [r5, #0]
 80055a0:	b103      	cbz	r3, 80055a4 <_fstat_r+0x1c>
 80055a2:	6023      	str	r3, [r4, #0]
 80055a4:	bd38      	pop	{r3, r4, r5, pc}
 80055a6:	bf00      	nop
 80055a8:	20000498 	.word	0x20000498

080055ac <_isatty_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4d06      	ldr	r5, [pc, #24]	@ (80055c8 <_isatty_r+0x1c>)
 80055b0:	2300      	movs	r3, #0
 80055b2:	4604      	mov	r4, r0
 80055b4:	4608      	mov	r0, r1
 80055b6:	602b      	str	r3, [r5, #0]
 80055b8:	f7fb fbb2 	bl	8000d20 <_isatty>
 80055bc:	1c43      	adds	r3, r0, #1
 80055be:	d102      	bne.n	80055c6 <_isatty_r+0x1a>
 80055c0:	682b      	ldr	r3, [r5, #0]
 80055c2:	b103      	cbz	r3, 80055c6 <_isatty_r+0x1a>
 80055c4:	6023      	str	r3, [r4, #0]
 80055c6:	bd38      	pop	{r3, r4, r5, pc}
 80055c8:	20000498 	.word	0x20000498

080055cc <_init>:
 80055cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ce:	bf00      	nop
 80055d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d2:	bc08      	pop	{r3}
 80055d4:	469e      	mov	lr, r3
 80055d6:	4770      	bx	lr

080055d8 <_fini>:
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	bf00      	nop
 80055dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055de:	bc08      	pop	{r3}
 80055e0:	469e      	mov	lr, r3
 80055e2:	4770      	bx	lr
