[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys",
	"version": "0.51-1",
	"section": "electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.38)",
		"libffi8 (>= 3.4)",
		"libgcc-s1 (>= 3.3.1)",
		"libreadline8t64 (>= 6.0)",
		"libstdc++6 (>= 14)",
		"libtcl8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.2.0)",
		"python3:any",
		"python3-click",
		"yosys-abc (>= 0.32-1)"
	],
	"recommends": [
		"xdot"
	],
	"installedSize": 25756,
	"maintainer": "Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys_0.51-1_amd64.deb",
	"size": 6200852,
	"md5": "7fdde6159591df026b5d37d5306a567c",
	"sha256": "71a608061311c88c39d973bcbf5c16d1b7cb4f0553a15646c1ad76c57e3cbd4b",
	"descriptionMd5": "b4a38d1bfabb13bedbd16816bf4105ab"
}]