// Seed: 1192888725
module module_0 (
    input  wire id_0
    , id_5,
    output wire id_1,
    input  wire id_2,
    input  wand id_3
);
  wire id_6;
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_4 = 32'd6,
    parameter id_9 = 32'd64
) (
    output uwire id_0,
    output wand id_1,
    input tri0 _id_2,
    output wire id_3,
    input supply0 _id_4,
    output supply0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand _id_9
);
  wire [id_2 : 1] id_11, id_12;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_8,
      id_8
  );
  assign modCall_1.id_1 = 0;
  assign id_11 = id_2 | id_8;
  tri0 [id_9 : id_4] id_13;
  assign id_13 = id_11 * (1);
endmodule
