Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Apr  7 14:44:21 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   W_PB<0>_IBUF
   W_PB<1>_IBUF
   W_SW<0>_IBUF
   W_SW<1>_IBUF


