#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  8 17:00:51 2025
# Process ID: 7808
# Current directory: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1
# Command line: vivado -log lab2_simple_arm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab2_simple_arm_wrapper.tcl -notrace
# Log file: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper.vdi
# Journal file: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nbellas/ip_repo/adder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top lab2_simple_arm_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_adder_ip_0_0/lab2_simple_arm_adder_ip_0_0.dcp' for cell 'lab2_simple_arm_i/adder_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_4/lab2_simple_arm_axi_gpio_0_4.dcp' for cell 'lab2_simple_arm_i/btns_5bit'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0.dcp' for cell 'lab2_simple_arm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_99M_2/lab2_simple_arm_rst_ps7_0_99M_2.dcp' for cell 'lab2_simple_arm_i/rst_ps7_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_2/lab2_simple_arm_axi_gpio_0_2.dcp' for cell 'lab2_simple_arm_i/sw_8bit'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_xbar_0/lab2_simple_arm_xbar_0.dcp' for cell 'lab2_simple_arm_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_auto_pc_0/lab2_simple_arm_auto_pc_0.dcp' for cell 'lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2354.188 ; gain = 0.000 ; free physical = 4116 ; free virtual = 9683
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0.xdc] for cell 'lab2_simple_arm_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.303030 which will be rounded to 0.303 to ensure it is an integer multiple of 1 picosecond [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0.xdc] for cell 'lab2_simple_arm_i/processing_system7_0/inst'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_2/lab2_simple_arm_axi_gpio_0_2_board.xdc] for cell 'lab2_simple_arm_i/sw_8bit/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_2/lab2_simple_arm_axi_gpio_0_2_board.xdc] for cell 'lab2_simple_arm_i/sw_8bit/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_2/lab2_simple_arm_axi_gpio_0_2.xdc] for cell 'lab2_simple_arm_i/sw_8bit/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_2/lab2_simple_arm_axi_gpio_0_2.xdc] for cell 'lab2_simple_arm_i/sw_8bit/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_99M_2/lab2_simple_arm_rst_ps7_0_99M_2_board.xdc] for cell 'lab2_simple_arm_i/rst_ps7_0_99M/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_99M_2/lab2_simple_arm_rst_ps7_0_99M_2_board.xdc] for cell 'lab2_simple_arm_i/rst_ps7_0_99M/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_99M_2/lab2_simple_arm_rst_ps7_0_99M_2.xdc] for cell 'lab2_simple_arm_i/rst_ps7_0_99M/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_99M_2/lab2_simple_arm_rst_ps7_0_99M_2.xdc] for cell 'lab2_simple_arm_i/rst_ps7_0_99M/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_4/lab2_simple_arm_axi_gpio_0_4_board.xdc] for cell 'lab2_simple_arm_i/btns_5bit/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_4/lab2_simple_arm_axi_gpio_0_4_board.xdc] for cell 'lab2_simple_arm_i/btns_5bit/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_4/lab2_simple_arm_axi_gpio_0_4.xdc] for cell 'lab2_simple_arm_i/btns_5bit/U0'
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_4/lab2_simple_arm_axi_gpio_0_4.xdc] for cell 'lab2_simple_arm_i/btns_5bit/U0'
Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.srcs/constrs_1/new/lab2_simple_arm_wrapper.xdc]
Finished Parsing XDC File [/home/nbellas/fpadd_arm_2/fpadd_arm_2.srcs/constrs_1/new/lab2_simple_arm_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.109 ; gain = 0.000 ; free physical = 4013 ; free virtual = 9582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2402.109 ; gain = 48.031 ; free physical = 4013 ; free virtual = 9582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2426.113 ; gain = 24.004 ; free physical = 4002 ; free virtual = 9571

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a72639f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.066 ; gain = 180.953 ; free physical = 3614 ; free virtual = 9198

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a5e4d3a7

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a5e4d3a7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 217c5650d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 87 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 217c5650d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 217c5650d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 217c5650d

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              45  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              87  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
Ending Logic Optimization Task | Checksum: 1b3d30f1e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b3d30f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b3d30f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
Ending Netlist Obfuscation Task | Checksum: 1b3d30f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.004 ; gain = 0.000 ; free physical = 3447 ; free virtual = 9032
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2779.004 ; gain = 376.895 ; free physical = 3447 ; free virtual = 9032
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.023 ; gain = 0.000 ; free physical = 3440 ; free virtual = 9027
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab2_simple_arm_wrapper_drc_opted.rpt -pb lab2_simple_arm_wrapper_drc_opted.pb -rpx lab2_simple_arm_wrapper_drc_opted.rpx
Command: report_drc -file lab2_simple_arm_wrapper_drc_opted.rpt -pb lab2_simple_arm_wrapper_drc_opted.pb -rpx lab2_simple_arm_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 5 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3376 ; free virtual = 8964
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19184620b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3376 ; free virtual = 8964
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3376 ; free virtual = 8964

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9178742d

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3403 ; free virtual = 8994

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d70a792

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3412 ; free virtual = 9005

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d70a792

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3412 ; free virtual = 9005
Phase 1 Placer Initialization | Checksum: 19d70a792

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3412 ; free virtual = 9005

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 132517465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3410 ; free virtual = 9002

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 154c3357a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9001

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 4 new cells, deleted 22 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3382 ; free virtual = 8977

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             22  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             22  |                    26  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1322b835a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3382 ; free virtual = 8977
Phase 2.3 Global Placement Core | Checksum: 13c245114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3381 ; free virtual = 8977
Phase 2 Global Placement | Checksum: 13c245114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3382 ; free virtual = 8978

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b1f06284

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3382 ; free virtual = 8977

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199369cde

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3381 ; free virtual = 8977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f63941e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3381 ; free virtual = 8977

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5a2cd0b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3381 ; free virtual = 8977

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188e5341f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3380 ; free virtual = 8976

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f13151da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3377 ; free virtual = 8973

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1286db4bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3377 ; free virtual = 8973

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1681561e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3377 ; free virtual = 8973
Phase 3 Detail Placement | Checksum: 1681561e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3377 ; free virtual = 8973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a944652

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 5 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-2.324 |
Phase 1 Physical Synthesis Initialization | Checksum: 1593c388d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8972
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f2e2fb5f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8972
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a944652

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8972
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.622. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971
Phase 4.1 Post Commit Optimization | Checksum: 1cba8e69c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cba8e69c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cba8e69c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971
Phase 4.3 Placer Reporting | Checksum: 1cba8e69c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a16d5c10

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971
Ending Placer Task | Checksum: f0c8184f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3392 ; free virtual = 8988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3381 ; free virtual = 8983
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab2_simple_arm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3378 ; free virtual = 8977
INFO: [runtcl-4] Executing : report_utilization -file lab2_simple_arm_wrapper_utilization_placed.rpt -pb lab2_simple_arm_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab2_simple_arm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3390 ; free virtual = 8988
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2947.305 ; gain = 0.000 ; free physical = 3348 ; free virtual = 8952
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 5 CPUs
Checksum: PlaceDB: 3e160f67 ConstDB: 0 ShapeSum: b2b208e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 100e36a6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2980.098 ; gain = 32.793 ; free physical = 3224 ; free virtual = 8827
Post Restoration Checksum: NetGraph: a24be8e9 NumContArr: 5e978186 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 100e36a6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2980.098 ; gain = 32.793 ; free physical = 3225 ; free virtual = 8828

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 100e36a6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.094 ; gain = 44.789 ; free physical = 3204 ; free virtual = 8807

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 100e36a6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.094 ; gain = 44.789 ; free physical = 3204 ; free virtual = 8807
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13567b71e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3195 ; free virtual = 8799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.755  | TNS=0.000  | WHS=-0.239 | THS=-30.138|

Phase 2 Router Initialization | Checksum: 11e779fa8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3194 ; free virtual = 8798

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2270
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2270
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11e779fa8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
Phase 3 Initial Routing | Checksum: 12722db04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3191 ; free virtual = 8795

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.344  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21d8b4b4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
Phase 4 Rip-up And Reroute | Checksum: 21d8b4b4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c247b7b9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.459  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2c247b7b9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c247b7b9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
Phase 5 Delay and Skew Optimization | Checksum: 2c247b7b9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24018e6be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.459  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f1485125

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794
Phase 6 Post Hold Fix | Checksum: 1f1485125

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.388889 %
  Global Horizontal Routing Utilization  = 0.473293 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 222f7ea11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3190 ; free virtual = 8794

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 222f7ea11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.977 ; gain = 72.672 ; free physical = 3189 ; free virtual = 8793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8b65544

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3027.980 ; gain = 80.676 ; free physical = 3188 ; free virtual = 8792

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.459  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a8b65544

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3027.980 ; gain = 80.676 ; free physical = 3188 ; free virtual = 8793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3027.980 ; gain = 80.676 ; free physical = 3211 ; free virtual = 8816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3027.980 ; gain = 80.676 ; free physical = 3211 ; free virtual = 8816
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3027.980 ; gain = 0.000 ; free physical = 3199 ; free virtual = 8809
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab2_simple_arm_wrapper_drc_routed.rpt -pb lab2_simple_arm_wrapper_drc_routed.pb -rpx lab2_simple_arm_wrapper_drc_routed.rpx
Command: report_drc -file lab2_simple_arm_wrapper_drc_routed.rpt -pb lab2_simple_arm_wrapper_drc_routed.pb -rpx lab2_simple_arm_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab2_simple_arm_wrapper_methodology_drc_routed.rpt -pb lab2_simple_arm_wrapper_methodology_drc_routed.pb -rpx lab2_simple_arm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab2_simple_arm_wrapper_methodology_drc_routed.rpt -pb lab2_simple_arm_wrapper_methodology_drc_routed.pb -rpx lab2_simple_arm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 5 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/impl_1/lab2_simple_arm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab2_simple_arm_wrapper_power_routed.rpt -pb lab2_simple_arm_wrapper_power_summary_routed.pb -rpx lab2_simple_arm_wrapper_power_routed.rpx
Command: report_power -file lab2_simple_arm_wrapper_power_routed.rpt -pb lab2_simple_arm_wrapper_power_summary_routed.pb -rpx lab2_simple_arm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab2_simple_arm_wrapper_route_status.rpt -pb lab2_simple_arm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab2_simple_arm_wrapper_timing_summary_routed.rpt -pb lab2_simple_arm_wrapper_timing_summary_routed.pb -rpx lab2_simple_arm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab2_simple_arm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab2_simple_arm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab2_simple_arm_wrapper_bus_skew_routed.rpt -pb lab2_simple_arm_wrapper_bus_skew_routed.pb -rpx lab2_simple_arm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
Command: write_bitstream -force lab2_simple_arm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 5 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab2_simple_arm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3391.195 ; gain = 282.637 ; free physical = 3163 ; free virtual = 8784
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 17:01:56 2025...
