----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 26.03.2025 11:29:16
-- Design Name: 
-- Module Name: shiftLeftDos - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity shiftLeftDos is
    Port ( dataIn : in STD_LOGIC_VECTOR (25 downto 0);
           dataOut : out STD_LOGIC_VECTOR (27 downto 0));
end shiftLeftDos;

architecture Behavioral of shiftLeftDos is

begin


end Behavioral;
