===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8232 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2922 ( 12.4%)    0.2922 ( 16.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2450 ( 10.4%)    0.2450 ( 13.4%)    Parse modules
    0.0426 (  1.8%)    0.0426 (  2.3%)    Verify circuit
    1.6379 ( 69.7%)    1.1103 ( 60.9%)  'firrtl.circuit' Pipeline
    0.1437 (  6.1%)    0.0746 (  4.1%)    'firrtl.module' Pipeline
    0.1322 (  5.6%)    0.0684 (  3.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0114 (  0.5%)    0.0062 (  0.3%)      LowerCHIRRTLPass
    0.0169 (  0.7%)    0.0169 (  0.9%)    InferWidths
    0.0748 (  3.2%)    0.0748 (  4.1%)    InferResets
    0.0070 (  0.3%)    0.0070 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0128 (  0.5%)    0.0128 (  0.7%)    WireDFT
    0.0136 (  0.6%)    0.0136 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0697 (  3.0%)    0.0697 (  3.8%)    LowerFIRRTLTypes
    1.0040 ( 42.7%)    0.5455 ( 29.9%)    'firrtl.module' Pipeline
    0.1148 (  4.9%)    0.0698 (  3.8%)      ExpandWhens
    0.0025 (  0.1%)    0.0013 (  0.1%)      RemoveInvalid
    0.8403 ( 35.7%)    0.4505 ( 24.7%)      Canonicalizer
    0.0463 (  2.0%)    0.0240 (  1.3%)      InferReadWrite
    0.0356 (  1.5%)    0.0356 (  2.0%)    Inliner
    0.0366 (  1.6%)    0.0366 (  2.0%)    IMConstProp
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.1%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1856 (  7.9%)    0.1856 ( 10.2%)    'firrtl.module' Pipeline
    0.1856 (  7.9%)    0.1856 ( 10.2%)      Canonicalizer
    0.0144 (  0.6%)    0.0144 (  0.8%)    RemoveUnusedPorts
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0140 (  0.6%)    0.0140 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1364 (  5.8%)    0.1364 (  7.5%)  LowerFIRRTLToHW
    0.0015 (  0.1%)    0.0015 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1360 (  5.8%)    0.1360 (  7.5%)  'hw.module' Pipeline
    0.0332 (  1.4%)    0.0332 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0878 (  3.7%)    0.0878 (  4.8%)    Canonicalizer
    0.0150 (  0.6%)    0.0150 (  0.8%)    HWCleanup
    0.0215 (  0.9%)    0.0215 (  1.2%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0204 (  0.9%)    0.0204 (  1.1%)    PrettifyVerilog
    0.1210 (  5.1%)    0.1210 (  6.6%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.3508 (100.0%)    1.8232 (100.0%)  Total

{
  totalTime: 1.833,
  maxMemory: 71049216
}
