
*** Running vivado
    with args -log mblaze_switch_intc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mblaze_switch_intc_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mblaze_switch_intc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_DHT11_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_UltraSonic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_PWM_1000x_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_FND_cntr_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.cache/ip 
Command: synth_design -top mblaze_switch_intc_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.680 ; gain = 233.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_wrapper' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/hdl/mblaze_switch_intc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:409]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_axi_gpio_0_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_axi_gpio_0_0' (1#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_axi_uartlite_0_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_axi_uartlite_0_0' (2#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_clk_wiz_0_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_clk_wiz_0_0' (3#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_mdm_1_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_mdm_1_0' (4#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_microblaze_0_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_microblaze_0_0' (5#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_microblaze_0_axi_intc_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_microblaze_0_axi_intc_0' (6#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_microblaze_0_axi_periph_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:802]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1IVR2WZ' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1IVR2WZ' (7#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1IIJA1Q' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1IIJA1Q' (8#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J4B35L' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J4B35L' (9#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:276]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14QROW' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1614]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14QROW' (10#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1614]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_xbar_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_xbar_0' (11#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mblaze_switch_intc_xbar_0' has 40 connections declared, but only 38 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1339]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_microblaze_0_axi_periph_0' (12#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:802]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_13D7VY5' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1380]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_dlmb_bram_if_cntlr_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_dlmb_bram_if_cntlr_0' (13#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_dlmb_v10_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_dlmb_v10_0' (14#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mblaze_switch_intc_dlmb_v10_0' has 25 connections declared, but only 24 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1526]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_ilmb_bram_if_cntlr_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_ilmb_bram_if_cntlr_0' (15#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_ilmb_v10_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_ilmb_v10_0' (16#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mblaze_switch_intc_ilmb_v10_0' has 25 connections declared, but only 24 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1572]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_lmb_bram_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_lmb_bram_0' (17#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mblaze_switch_intc_lmb_bram_0' has 16 connections declared, but only 14 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1597]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_13D7VY5' (18#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:1380]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_microblaze_0_xlconcat_0' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_xlconcat_0/synth/mblaze_switch_intc_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (19#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_microblaze_0_xlconcat_0' (20#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_xlconcat_0/synth/mblaze_switch_intc_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mblaze_switch_intc_rst_clk_wiz_0_100M_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_rst_clk_wiz_0_100M_0' (21#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/.Xil/Vivado-3352-DESKTOP-CPLDPO1/realtime/mblaze_switch_intc_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'mblaze_switch_intc_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:791]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc' (22#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/synth/mblaze_switch_intc.v:409]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_switch_intc_wrapper' (23#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/hdl/mblaze_switch_intc_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_14QROW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_14QROW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_14QROW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_14QROW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J4B35L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J4B35L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J4B35L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J4B35L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1IIJA1Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1IIJA1Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1IIJA1Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1IIJA1Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1IVR2WZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1IVR2WZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1IVR2WZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1IVR2WZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.145 ; gain = 310.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.145 ; gain = 310.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.145 ; gain = 310.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1104.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/clk_wiz_0'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/clk_wiz_0'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_0/mblaze_switch_intc_microblaze_0_0/mblaze_btn_intc_microblaze_0_2_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_0/mblaze_switch_intc_microblaze_0_0/mblaze_btn_intc_microblaze_0_2_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_dlmb_v10_0/mblaze_switch_intc_dlmb_v10_0/Microblaze_hello_dlmb_v10_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_dlmb_v10_0/mblaze_switch_intc_dlmb_v10_0/Microblaze_hello_dlmb_v10_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_ilmb_v10_0/mblaze_switch_intc_ilmb_v10_0/Microblaze_hello_dlmb_v10_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_ilmb_v10_0/mblaze_switch_intc_ilmb_v10_0/Microblaze_hello_dlmb_v10_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_dlmb_bram_if_cntlr_0/mblaze_switch_intc_dlmb_bram_if_cntlr_0/mblaze_led_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_dlmb_bram_if_cntlr_0/mblaze_switch_intc_dlmb_bram_if_cntlr_0/mblaze_led_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_ilmb_bram_if_cntlr_0/mblaze_switch_intc_ilmb_bram_if_cntlr_0/Microblaze_hello_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_ilmb_bram_if_cntlr_0/mblaze_switch_intc_ilmb_bram_if_cntlr_0/Microblaze_hello_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_lmb_bram_0/mblaze_switch_intc_lmb_bram_0/mblaze_switch_intc_lmb_bram_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_lmb_bram_0/mblaze_switch_intc_lmb_bram_0/mblaze_switch_intc_lmb_bram_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_xbar_0/mblaze_switch_intc_xbar_0/mblaze_btn_intc_xbar_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_xbar_0/mblaze_switch_intc_xbar_0/mblaze_btn_intc_xbar_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_axi_intc_0/mblaze_switch_intc_microblaze_0_axi_intc_0/mblaze_btn_intc_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_axi_intc'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_microblaze_0_axi_intc_0/mblaze_switch_intc_microblaze_0_axi_intc_0/mblaze_btn_intc_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mblaze_switch_intc_i/microblaze_0_axi_intc'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_mdm_1_0/mblaze_switch_intc_mdm_1_0/Microblaze_hello_mdm_1_0_in_context.xdc] for cell 'mblaze_switch_intc_i/mdm_1'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_mdm_1_0/mblaze_switch_intc_mdm_1_0/Microblaze_hello_mdm_1_0_in_context.xdc] for cell 'mblaze_switch_intc_i/mdm_1'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_rst_clk_wiz_0_100M_0/mblaze_switch_intc_rst_clk_wiz_0_100M_0/Microblaze_hello_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'mblaze_switch_intc_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_rst_clk_wiz_0_100M_0/mblaze_switch_intc_rst_clk_wiz_0_100M_0/Microblaze_hello_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'mblaze_switch_intc_i/rst_clk_wiz_0_100M'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_axi_gpio_0_0/mblaze_switch_intc_axi_gpio_0_0/mblaze_switch_intc_axi_gpio_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/axi_gpio_switch'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_axi_gpio_0_0/mblaze_switch_intc_axi_gpio_0_0/mblaze_switch_intc_axi_gpio_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/axi_gpio_switch'
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_axi_uartlite_0_0/mblaze_switch_intc_axi_uartlite_0_0/Microblaze_hello_axi_uartlite_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/axi_uartlite_0'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_axi_uartlite_0_0/mblaze_switch_intc_axi_uartlite_0_0/Microblaze_hello_axi_uartlite_0_0_in_context.xdc] for cell 'mblaze_switch_intc_i/axi_uartlite_0'
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'dht11_data_0'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:76]
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mblaze_switch_intc_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1176.496 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mblaze_switch_intc_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_switch_intc/ip/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0/mblaze_switch_intc_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/axi_gpio_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_switch_intc_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mblaze_switch_intc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1179.480 ; gain = 385.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.691 ; gain = 391.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |mblaze_switch_intc_xbar_0                  |         1|
|2     |mblaze_switch_intc_axi_gpio_0_0            |         1|
|3     |mblaze_switch_intc_axi_uartlite_0_0        |         1|
|4     |mblaze_switch_intc_clk_wiz_0_0             |         1|
|5     |mblaze_switch_intc_mdm_1_0                 |         1|
|6     |mblaze_switch_intc_microblaze_0_0          |         1|
|7     |mblaze_switch_intc_microblaze_0_axi_intc_0 |         1|
|8     |mblaze_switch_intc_rst_clk_wiz_0_100M_0    |         1|
|9     |mblaze_switch_intc_dlmb_bram_if_cntlr_0    |         1|
|10    |mblaze_switch_intc_dlmb_v10_0              |         1|
|11    |mblaze_switch_intc_ilmb_bram_if_cntlr_0    |         1|
|12    |mblaze_switch_intc_ilmb_v10_0              |         1|
|13    |mblaze_switch_intc_lmb_bram_0              |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |mblaze_switch_intc_axi_gpio_0_0            |     1|
|2     |mblaze_switch_intc_axi_uartlite_0_0        |     1|
|3     |mblaze_switch_intc_clk_wiz_0_0             |     1|
|4     |mblaze_switch_intc_dlmb_bram_if_cntlr_0    |     1|
|5     |mblaze_switch_intc_dlmb_v10_0              |     1|
|6     |mblaze_switch_intc_ilmb_bram_if_cntlr_0    |     1|
|7     |mblaze_switch_intc_ilmb_v10_0              |     1|
|8     |mblaze_switch_intc_lmb_bram_0              |     1|
|9     |mblaze_switch_intc_mdm_1_0                 |     1|
|10    |mblaze_switch_intc_microblaze_0_0          |     1|
|11    |mblaze_switch_intc_microblaze_0_axi_intc_0 |     1|
|12    |mblaze_switch_intc_rst_clk_wiz_0_100M_0    |     1|
|13    |mblaze_switch_intc_xbar_0                  |     1|
|14    |IBUF                                       |    18|
|15    |OBUF                                       |     1|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+---------------------------------------------+------+
|      |Instance                      |Module                                       |Cells |
+------+------------------------------+---------------------------------------------+------+
|1     |top                           |                                             |  1290|
|2     |  mblaze_switch_intc_i        |mblaze_switch_intc                           |  1271|
|3     |    microblaze_0_axi_periph   |mblaze_switch_intc_microblaze_0_axi_periph_0 |   374|
|4     |    microblaze_0_xlconcat     |mblaze_switch_intc_microblaze_0_xlconcat_0   |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_13D7VY5        |   496|
+------+------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.551 ; gain = 330.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.551 ; gain = 405.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1211.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1214.629 ; gain = 701.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1214.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/synth_1/mblaze_switch_intc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mblaze_switch_intc_wrapper_utilization_synth.rpt -pb mblaze_switch_intc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 15:55:50 2023...
