\begin{table}[!h]
\centering
\begin{tabular}{ccc}
\toprule
Interface & Type & Usage \\ \midrule
reset & in & reset signal \\ \hline
instruction & in & instruction \\ \hline
operator & in & operator \\ \hline
operand\_a & in & \multirow{2}{*}{operands} \\ \cline{1-2}
operand\_b & in &  \\ \hline
memory\_read\_enable & out & \multirow{3}{*}{read port of the data RAM} \\ \cline{1-2}
memory\_read\_address & out &  \\ \cline{1-2}
memory\_read\_data & in &  \\ \hline
memory\_write\_enable & out & \multirow{4}{*}{write port of the data RAM} \\ \cline{1-2}
memory\_write\_address & out &  \\ \cline{1-2}
memory\_write\_select & out &  \\ \cline{1-2}
memory\_write\_data & out &  \\ \hline
register\_write\_enable\_i & in & \multirow{6}{*}{write port of the register file} \\ \cline{1-2}
register\_write\_enable\_o & out &  \\ \cline{1-2}
register\_write\_address\_i & in &  \\ \cline{1-2}
register\_write\_address\_o & out &  \\ \cline{1-2}
register\_write\_data\_i & in &  \\ \cline{1-2}
register\_write\_data\_o & out &  \\ \hline
register\_hi\_write\_enable\_i & in & \multirow{4}{*}{register HI} \\ \cline{1-2}
register\_hi\_write\_enable\_o & out &  \\ \cline{1-2}
register\_hi\_write\_data\_i & in &  \\ \cline{1-2}
register\_hi\_write\_data\_o & out &  \\ \hline
register\_lo\_write\_enable\_i & in & \multirow{4}{*}{register LO} \\ \cline{1-2}
register\_lo\_write\_enable\_o & out &  \\ \cline{1-2}
register\_lo\_write\_data\_i & in &  \\ \cline{1-2}
register\_lo\_write\_data\_o & out &  \\ \bottomrule
\end{tabular}
\caption{the interfaces of the stage MEM}
\end{table}