`timescale 1ns/1ps

module rc_add_sub_32_tb;
   reg [31:0] A, B;
   reg           SnA;
   wire [31:0] Y;
   
   wire        CO;
   reg [63:0]  A1, B1;
   wire [63:0] Y1;
   wire        CO1;
   

   RC_ADD_SUB_32 adder1(.Y(Y), .CO(CO), .A(A), .B(B), .SnA(SnA));
   RC_ADD_SUB_64 adder2(.Y(Y1), .CO(CO1), .A(A1), .B(B1), .SnA(SnA));

   initial
     begin
    $dumpfile("rcaddsub.vcd");
    $dumpvars(0, rc_add_sub_32_tb);
    A = 32'h0000a000;
    B = 32'h0000a000;
    SnA = 0;
    A1 = 64'h0000a0000000a000;
    B1 = 64'h0000a0000000a000;
    $stop;
    # 10 A = 32'h0000a000;
    B = 32'h00009fff;
    SnA = 1;
    A1 = 64'h0000a0000000a000;
    B1 = 64'h00009fff00009fff;
    # 10 $stop;
     end // initial begin
endmodule // rc_add_sub_32_tb
