{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "input_1": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["1"],
        "interfaceRef": "input_1_V"
      }
    },
    "layer3_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["1"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "115",
    "Latency": "119",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd",
      "impl\/vhdl\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd",
      "impl\/vhdl\/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_mac_muladd_16s_16s_26s_26_3_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_11ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_11s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_16s_26_3_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17s_16s_26_3_1.vhd",
      "impl\/vhdl\/pointwise_conv_1d_latency_cl_0_0.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb.vhd",
      "impl\/vhdl\/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.vhd",
      "impl\/vhdl\/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0.v",
      "impl\/verilog\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v",
      "impl\/verilog\/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_mac_muladd_16s_16s_26s_26_3_1.v",
      "impl\/verilog\/myproject_mul_16s_6ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_23_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7s_23_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_25_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9s_25_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10s_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_11ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_11s_26_2_0.v",
      "impl\/verilog\/myproject_mul_mul_16s_16s_26_3_1.v",
      "impl\/verilog\/myproject_mul_mul_17s_16s_26_3_1.v",
      "impl\/verilog\/pointwise_conv_1d_latency_cl_0_0.v",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb.v",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb_rom.dat",
      "impl\/verilog\/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.v",
      "impl\/verilog\/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud.v",
      "impl\/verilog\/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud_rom.dat",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/xiaohan\/ACME_hls4ml\/hls4ml\/test_bidir\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/xiaohan\/ACME_hls4ml\/hls4ml\/test_bidir\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/xiaohan\/ACME_hls4ml\/hls4ml\/test_bidir\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "input_1_V": {
      "type": "data",
      "dir": "in",
      "width": "800",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "800"
        }},
      "bundle_name": "input_1_V",
      "bundle_role": "default"
    },
    "layer5_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "16"
        }},
      "bundle_name": "layer5_out_0_V",
      "bundle_role": "default"
    },
    "layer5_out_1_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "16"
        }},
      "bundle_name": "layer5_out_1_V",
      "bundle_role": "default"
    },
    "layer5_out_2_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "16"
        }},
      "bundle_name": "layer5_out_2_V",
      "bundle_role": "default"
    },
    "layer5_out_3_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "16"
        }},
      "bundle_name": "layer5_out_3_V",
      "bundle_role": "default"
    },
    "layer5_out_4_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "16"
        }},
      "bundle_name": "layer5_out_4_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_1_V": {
      "dir": "in",
      "width": "800"
    },
    "input_1_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer5_out_0_V": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_1_V": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_1_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_2_V": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_2_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_3_V": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_3_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_4_V": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_4_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s",
          "InstanceName": "grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_295",
          "Instances": [
            {
              "ModuleName": "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1",
              "InstanceName": "grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124"
            },
            {
              "ModuleName": "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0",
              "InstanceName": "grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148"
            },
            {
              "ModuleName": "sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s",
              "InstanceName": "grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_156"
            },
            {
              "ModuleName": "tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s",
              "InstanceName": "grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_170"
            }
          ]
        },
        {
          "ModuleName": "pointwise_conv_1d_latency_cl_0_0",
          "InstanceName": "grp_pointwise_conv_1d_latency_cl_0_0_fu_324"
        }
      ]
    },
    "Info": {
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pointwise_conv_1d_latency_cl_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "102",
          "FF": "10213",
          "LUT": "2820",
          "URAM": "0"
        }
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.259"
        },
        "Area": {
          "DSP48E": "41",
          "FF": "3979",
          "LUT": "1055",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.022"
        },
        "Area": {
          "BRAM_18K": "4",
          "FF": "284",
          "LUT": "1070",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.329"
        },
        "Area": {
          "BRAM_18K": "2",
          "FF": "152",
          "LUT": "590",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "21",
          "PipelineDepth": "23",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.329"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "155",
          "FF": "15826",
          "LUT": "6136",
          "URAM": "0"
        }
      },
      "pointwise_conv_1d_latency_cl_0_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.903"
        },
        "Area": {
          "DSP48E": "20",
          "FF": "2291",
          "LUT": "360",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "119",
          "LatencyAvg": "119",
          "LatencyWorst": "119",
          "PipelineII": "115",
          "PipelineDepth": "120",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "5.298"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "175",
          "FF": "19996",
          "LUT": "7419",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-30 18:29:04 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
