
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800200  000014c8  0000155c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014c8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800216  00800216  00001572  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001572  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001c8  00000000  00000000  000015ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001306  00000000  00000000  00001796  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a54  00000000  00000000  00002a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d8b  00000000  00000000  000034f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003bc  00000000  00000000  0000427c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005a4  00000000  00000000  00004638  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a59  00000000  00000000  00004bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000138  00000000  00000000  00005635  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	be c2       	rjmp	.+1404   	; 0x61a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	28 03       	fmul	r18, r16
      e6:	7a 03       	fmul	r23, r18
      e8:	7a 03       	fmul	r23, r18
      ea:	7a 03       	fmul	r23, r18
      ec:	7a 03       	fmul	r23, r18
      ee:	7a 03       	fmul	r23, r18
      f0:	7a 03       	fmul	r23, r18
      f2:	7a 03       	fmul	r23, r18
      f4:	28 03       	fmul	r18, r16
      f6:	7a 03       	fmul	r23, r18
      f8:	7a 03       	fmul	r23, r18
      fa:	7a 03       	fmul	r23, r18
      fc:	7a 03       	fmul	r23, r18
      fe:	7a 03       	fmul	r23, r18
     100:	7a 03       	fmul	r23, r18
     102:	7a 03       	fmul	r23, r18
     104:	2a 03       	fmul	r18, r18
     106:	7a 03       	fmul	r23, r18
     108:	7a 03       	fmul	r23, r18
     10a:	7a 03       	fmul	r23, r18
     10c:	7a 03       	fmul	r23, r18
     10e:	7a 03       	fmul	r23, r18
     110:	7a 03       	fmul	r23, r18
     112:	7a 03       	fmul	r23, r18
     114:	7a 03       	fmul	r23, r18
     116:	7a 03       	fmul	r23, r18
     118:	7a 03       	fmul	r23, r18
     11a:	7a 03       	fmul	r23, r18
     11c:	7a 03       	fmul	r23, r18
     11e:	7a 03       	fmul	r23, r18
     120:	7a 03       	fmul	r23, r18
     122:	7a 03       	fmul	r23, r18
     124:	2a 03       	fmul	r18, r18
     126:	7a 03       	fmul	r23, r18
     128:	7a 03       	fmul	r23, r18
     12a:	7a 03       	fmul	r23, r18
     12c:	7a 03       	fmul	r23, r18
     12e:	7a 03       	fmul	r23, r18
     130:	7a 03       	fmul	r23, r18
     132:	7a 03       	fmul	r23, r18
     134:	7a 03       	fmul	r23, r18
     136:	7a 03       	fmul	r23, r18
     138:	7a 03       	fmul	r23, r18
     13a:	7a 03       	fmul	r23, r18
     13c:	7a 03       	fmul	r23, r18
     13e:	7a 03       	fmul	r23, r18
     140:	7a 03       	fmul	r23, r18
     142:	7a 03       	fmul	r23, r18
     144:	76 03       	mulsu	r23, r22
     146:	7a 03       	fmul	r23, r18
     148:	7a 03       	fmul	r23, r18
     14a:	7a 03       	fmul	r23, r18
     14c:	7a 03       	fmul	r23, r18
     14e:	7a 03       	fmul	r23, r18
     150:	7a 03       	fmul	r23, r18
     152:	7a 03       	fmul	r23, r18
     154:	53 03       	mulsu	r21, r19
     156:	7a 03       	fmul	r23, r18
     158:	7a 03       	fmul	r23, r18
     15a:	7a 03       	fmul	r23, r18
     15c:	7a 03       	fmul	r23, r18
     15e:	7a 03       	fmul	r23, r18
     160:	7a 03       	fmul	r23, r18
     162:	7a 03       	fmul	r23, r18
     164:	7a 03       	fmul	r23, r18
     166:	7a 03       	fmul	r23, r18
     168:	7a 03       	fmul	r23, r18
     16a:	7a 03       	fmul	r23, r18
     16c:	7a 03       	fmul	r23, r18
     16e:	7a 03       	fmul	r23, r18
     170:	7a 03       	fmul	r23, r18
     172:	7a 03       	fmul	r23, r18
     174:	47 03       	mulsu	r20, r23
     176:	7a 03       	fmul	r23, r18
     178:	7a 03       	fmul	r23, r18
     17a:	7a 03       	fmul	r23, r18
     17c:	7a 03       	fmul	r23, r18
     17e:	7a 03       	fmul	r23, r18
     180:	7a 03       	fmul	r23, r18
     182:	7a 03       	fmul	r23, r18
     184:	65 03       	mulsu	r22, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ec       	ldi	r30, 0xC8	; 200
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 31       	cpi	r26, 0x16	; 22
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e1       	ldi	r26, 0x16	; 22
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 32       	cpi	r26, 0x29	; 41
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	ba d0       	rcall	.+372    	; 0x336 <main>
     1c2:	0c 94 62 0a 	jmp	0x14c4	; 0x14c4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <avr/delay.h>
#include "adc.h"
#include "utils.h"

void adc_init(){
	ADCSRA |= (1 << ADEN); //Enable
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	ADMUX |= ((1 << REFS1) | (1 << REFS0)); //00 = AREF, internal VREF turned off; 01 = AVCC with external capacitor at AREF pin; 11 = 2.56V
     1d2:	ac e7       	ldi	r26, 0x7C	; 124
     1d4:	b0 e0       	ldi	r27, 0x00	; 0
     1d6:	8c 91       	ld	r24, X
     1d8:	80 6c       	ori	r24, 0xC0	; 192
     1da:	8c 93       	st	X, r24
	ADCSRA |= ((1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0)); //div 128
     1dc:	80 81       	ld	r24, Z
     1de:	87 60       	ori	r24, 0x07	; 7
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <adc_read>:
	//ADMUX |= (1 << ADLAR); //Left shift ADC
	//ADCSRB for mux?
}

int16_t adc_read(){ //let this take channel as argument
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	while (test_bit(ADCSRA, ADSC)){
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0xa>
	}
	return ADC;
     1f4:	80 91 78 00 	lds	r24, 0x0078
     1f8:	90 91 79 00 	lds	r25, 0x0079
}
     1fc:	08 95       	ret

000001fe <can_init>:
	mcp_request_to_send(0,1,0);		//Request to send - sending will start as soon as the bus is clear
	
	/*print error message? TXBnCTRL.TXERR and the CANINTF.MERRF bits will be set and an
	interrupt will be generated on the INT pin if the CANINTE.MERRE bit is set
	*/
}
     1fe:	cf 93       	push	r28
     200:	c8 2f       	mov	r28, r24
     202:	40 e0       	ldi	r20, 0x00	; 0
     204:	6c e1       	ldi	r22, 0x1C	; 28
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	60 d0       	rcall	.+192    	; 0x2ca <mcp_bit_modify>
     20a:	40 e6       	ldi	r20, 0x60	; 96
     20c:	60 e6       	ldi	r22, 0x60	; 96
     20e:	80 e6       	ldi	r24, 0x60	; 96
     210:	5c d0       	rcall	.+184    	; 0x2ca <mcp_bit_modify>
     212:	4c 2f       	mov	r20, r28
     214:	6f ef       	ldi	r22, 0xFF	; 255
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	58 d0       	rcall	.+176    	; 0x2ca <mcp_bit_modify>
     21a:	cf 91       	pop	r28
     21c:	08 95       	ret

0000021e <can_receive>:

//MCP_TXB0CTRL
char* can_receive(){
     21e:	8f 92       	push	r8
     220:	9f 92       	push	r9
     222:	af 92       	push	r10
     224:	bf 92       	push	r11
     226:	cf 92       	push	r12
     228:	df 92       	push	r13
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	cd b7       	in	r28, 0x3d	; 61
     238:	de b7       	in	r29, 0x3e	; 62
		data[i] = mcp_read(0x66 + i);  //Read data
	}
	//data[data_length] = '\0';
	mcp_bit_modify(0x2C, 1, 0);	//CANINTF - Sets RX0IF to 0
	return data;
     23a:	8d b6       	in	r8, 0x3d	; 61
     23c:	9e b6       	in	r9, 0x3e	; 62

//MCP_TXB0CTRL
char* can_receive(){
	//Add something to read the standard identifier of the message received
	
	uint8_t data_length = mcp_read(0x65) & 0b00001111;
     23e:	85 e6       	ldi	r24, 0x65	; 101
     240:	38 d0       	rcall	.+112    	; 0x2b2 <mcp_read>
     242:	8f 70       	andi	r24, 0x0F	; 15
	char data[data_length];
     244:	c8 2e       	mov	r12, r24
     246:	d1 2c       	mov	r13, r1
     248:	8d b7       	in	r24, 0x3d	; 61
     24a:	9e b7       	in	r25, 0x3e	; 62
     24c:	8c 19       	sub	r24, r12
     24e:	9d 09       	sbc	r25, r13
     250:	0f b6       	in	r0, 0x3f	; 63
     252:	f8 94       	cli
     254:	9e bf       	out	0x3e, r25	; 62
     256:	0f be       	out	0x3f, r0	; 63
     258:	8d bf       	out	0x3d, r24	; 61
     25a:	ed b7       	in	r30, 0x3d	; 61
     25c:	fe b7       	in	r31, 0x3e	; 62
     25e:	31 96       	adiw	r30, 0x01	; 1
     260:	5f 01       	movw	r10, r30
	for(int i = 0; i < data_length; i++){
     262:	1c 14       	cp	r1, r12
     264:	1d 04       	cpc	r1, r13
     266:	74 f4       	brge	.+28     	; 0x284 <can_receive+0x66>
     268:	7f 01       	movw	r14, r30
     26a:	00 e0       	ldi	r16, 0x00	; 0
     26c:	10 e0       	ldi	r17, 0x00	; 0
		data[i] = mcp_read(0x66 + i);  //Read data
     26e:	86 e6       	ldi	r24, 0x66	; 102
     270:	80 0f       	add	r24, r16
     272:	1f d0       	rcall	.+62     	; 0x2b2 <mcp_read>
     274:	f7 01       	movw	r30, r14
     276:	81 93       	st	Z+, r24
     278:	7f 01       	movw	r14, r30
char* can_receive(){
	//Add something to read the standard identifier of the message received
	
	uint8_t data_length = mcp_read(0x65) & 0b00001111;
	char data[data_length];
	for(int i = 0; i < data_length; i++){
     27a:	0f 5f       	subi	r16, 0xFF	; 255
     27c:	1f 4f       	sbci	r17, 0xFF	; 255
     27e:	0c 15       	cp	r16, r12
     280:	1d 05       	cpc	r17, r13
     282:	ac f3       	brlt	.-22     	; 0x26e <can_receive+0x50>
		data[i] = mcp_read(0x66 + i);  //Read data
	}
	//data[data_length] = '\0';
	mcp_bit_modify(0x2C, 1, 0);	//CANINTF - Sets RX0IF to 0
     284:	40 e0       	ldi	r20, 0x00	; 0
     286:	61 e0       	ldi	r22, 0x01	; 1
     288:	8c e2       	ldi	r24, 0x2C	; 44
     28a:	1f d0       	rcall	.+62     	; 0x2ca <mcp_bit_modify>
	return data;
     28c:	c5 01       	movw	r24, r10
     28e:	0f b6       	in	r0, 0x3f	; 63
     290:	f8 94       	cli
     292:	9e be       	out	0x3e, r9	; 62
     294:	0f be       	out	0x3f, r0	; 63
     296:	8d be       	out	0x3d, r8	; 61
     298:	df 91       	pop	r29
     29a:	cf 91       	pop	r28
     29c:	1f 91       	pop	r17
     29e:	0f 91       	pop	r16
     2a0:	ff 90       	pop	r15
     2a2:	ef 90       	pop	r14
     2a4:	df 90       	pop	r13
     2a6:	cf 90       	pop	r12
     2a8:	bf 90       	pop	r11
     2aa:	af 90       	pop	r10
     2ac:	9f 90       	pop	r9
     2ae:	8f 90       	pop	r8
     2b0:	08 95       	ret

000002b2 <mcp_read>:
     2b2:	cf 93       	push	r28
     2b4:	c8 2f       	mov	r28, r24
     2b6:	2f 98       	cbi	0x05, 7	; 5
     2b8:	83 e0       	ldi	r24, 0x03	; 3
     2ba:	7d d1       	rcall	.+762    	; 0x5b6 <spi_master_transmit>
     2bc:	8c 2f       	mov	r24, r28
     2be:	7b d1       	rcall	.+758    	; 0x5b6 <spi_master_transmit>
     2c0:	80 e0       	ldi	r24, 0x00	; 0
     2c2:	79 d1       	rcall	.+754    	; 0x5b6 <spi_master_transmit>
     2c4:	2f 9a       	sbi	0x05, 7	; 5
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <mcp_bit_modify>:
     2ca:	1f 93       	push	r17
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
     2d0:	18 2f       	mov	r17, r24
     2d2:	d6 2f       	mov	r29, r22
     2d4:	c4 2f       	mov	r28, r20
     2d6:	2f 98       	cbi	0x05, 7	; 5
     2d8:	85 e0       	ldi	r24, 0x05	; 5
     2da:	6d d1       	rcall	.+730    	; 0x5b6 <spi_master_transmit>
     2dc:	81 2f       	mov	r24, r17
     2de:	6b d1       	rcall	.+726    	; 0x5b6 <spi_master_transmit>
     2e0:	8d 2f       	mov	r24, r29
     2e2:	69 d1       	rcall	.+722    	; 0x5b6 <spi_master_transmit>
     2e4:	8c 2f       	mov	r24, r28
     2e6:	67 d1       	rcall	.+718    	; 0x5b6 <spi_master_transmit>
     2e8:	2f 9a       	sbi	0x05, 7	; 5
     2ea:	df 91       	pop	r29
     2ec:	cf 91       	pop	r28
     2ee:	1f 91       	pop	r17
     2f0:	08 95       	ret

000002f2 <mcp_reset>:
     2f2:	2f 98       	cbi	0x05, 7	; 5
     2f4:	80 ec       	ldi	r24, 0xC0	; 192
     2f6:	5f d1       	rcall	.+702    	; 0x5b6 <spi_master_transmit>
     2f8:	2f 9a       	sbi	0x05, 7	; 5
     2fa:	08 95       	ret

000002fc <check_if_scored>:
}

int check_if_scored()
{
	int trigger_value = 200;
	int adc_val = adc_read();
     2fc:	73 df       	rcall	.-282    	; 0x1e4 <adc_read>
	//printf("ADC VAL = %d\r\n", adc_val);
	if (adc_val < trigger_value && scoring_allowed){
     2fe:	88 3c       	cpi	r24, 0xC8	; 200
     300:	91 05       	cpc	r25, r1
     302:	6c f4       	brge	.+26     	; 0x31e <check_if_scored+0x22>
     304:	80 91 06 02 	lds	r24, 0x0206
     308:	90 91 07 02 	lds	r25, 0x0207
     30c:	89 2b       	or	r24, r25
     30e:	81 f0       	breq	.+32     	; 0x330 <check_if_scored+0x34>
		scoring_allowed = 0;
     310:	10 92 07 02 	sts	0x0207, r1
     314:	10 92 06 02 	sts	0x0206, r1
		return 1;
     318:	81 e0       	ldi	r24, 0x01	; 1
     31a:	90 e0       	ldi	r25, 0x00	; 0
     31c:	08 95       	ret
	}
	else if (adc_val >= trigger_value){
		scoring_allowed = 1;
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	90 e0       	ldi	r25, 0x00	; 0
     322:	90 93 07 02 	sts	0x0207, r25
     326:	80 93 06 02 	sts	0x0206, r24
	}
	return 0;
     32a:	80 e0       	ldi	r24, 0x00	; 0
     32c:	90 e0       	ldi	r25, 0x00	; 0
     32e:	08 95       	ret
     330:	80 e0       	ldi	r24, 0x00	; 0
     332:	90 e0       	ldi	r25, 0x00	; 0
}
     334:	08 95       	ret

00000336 <main>:



int scoring_allowed = 1;
int main(void)
{	
     336:	cf 93       	push	r28
     338:	df 93       	push	r29
     33a:	00 d0       	rcall	.+0      	; 0x33c <main+0x6>
     33c:	00 d0       	rcall	.+0      	; 0x33e <main+0x8>
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
	uart_init(9600);
     342:	80 e8       	ldi	r24, 0x80	; 128
     344:	95 e2       	ldi	r25, 0x25	; 37
     346:	fc d1       	rcall	.+1016   	; 0x740 <uart_init>
	spi_master_init();
     348:	2e d1       	rcall	.+604    	; 0x5a6 <spi_master_init>
    mcp_reset();
     34a:	d3 df       	rcall	.-90     	; 0x2f2 <mcp_reset>
	can_init(MODE_NORMAL);
     34c:	80 e0       	ldi	r24, 0x00	; 0
     34e:	90 e0       	ldi	r25, 0x00	; 0
     350:	56 df       	rcall	.-340    	; 0x1fe <can_init>
	pwm_init();
     352:	c6 d0       	rcall	.+396    	; 0x4e0 <pwm_init>
	adc_init();
     354:	39 df       	rcall	.-398    	; 0x1c8 <adc_init>
	TWI_Master_Initialise();
     356:	35 d1       	rcall	.+618    	; 0x5c2 <TWI_Master_Initialise>
	motor_init();
     358:	4e d0       	rcall	.+156    	; 0x3f6 <motor_init>
	sei(); //fisk
     35a:	78 94       	sei
	
	
	int score = 0;
     35c:	00 e0       	ldi	r16, 0x00	; 0
     35e:	10 e0       	ldi	r17, 0x00	; 0


	while(1)
	{
		Position position_received = *(Position*)can_receive();
     360:	0f 2e       	mov	r0, r31
     362:	f6 e0       	ldi	r31, 0x06	; 6
     364:	bf 2e       	mov	r11, r31
     366:	f0 2d       	mov	r31, r0
		motor_move_servo((((float)position_received.x)*1.2/200.0)+1.5);
		motor_move_dc(position_received);
		
		
		score += check_if_scored();
		printf("SCORE = %d\r\n", score);
     368:	0f 2e       	mov	r0, r31
     36a:	f9 e0       	ldi	r31, 0x09	; 9
     36c:	cf 2e       	mov	r12, r31
     36e:	f2 e0       	ldi	r31, 0x02	; 2
     370:	df 2e       	mov	r13, r31
     372:	f0 2d       	mov	r31, r0
	int score = 0;


	while(1)
	{
		Position position_received = *(Position*)can_receive();
     374:	54 df       	rcall	.-344    	; 0x21e <can_receive>
     376:	fc 01       	movw	r30, r24
     378:	de 01       	movw	r26, r28
     37a:	11 96       	adiw	r26, 0x01	; 1
     37c:	2b 2d       	mov	r18, r11
     37e:	01 90       	ld	r0, Z+
     380:	0d 92       	st	X+, r0
     382:	2a 95       	dec	r18
     384:	e1 f7       	brne	.-8      	; 0x37e <main+0x48>
     386:	fc 01       	movw	r30, r24
     388:	e0 80       	ld	r14, Z
     38a:	f1 80       	ldd	r15, Z+1	; 0x01
		//printf("x:%4d y:%4d z:%4d\r", position_received.x,position_received.y,position_received.z);
		
		
		motor_move_servo((((float)position_received.x)*1.2/200.0)+1.5);
     38c:	b7 01       	movw	r22, r14
     38e:	88 27       	eor	r24, r24
     390:	77 fd       	sbrc	r23, 7
     392:	80 95       	com	r24
     394:	98 2f       	mov	r25, r24
     396:	04 d3       	rcall	.+1544   	; 0x9a0 <__floatsisf>
     398:	2a e9       	ldi	r18, 0x9A	; 154
     39a:	39 e9       	ldi	r19, 0x99	; 153
     39c:	49 e9       	ldi	r20, 0x99	; 153
     39e:	5f e3       	ldi	r21, 0x3F	; 63
     3a0:	b3 d3       	rcall	.+1894   	; 0xb08 <__mulsf3>
     3a2:	20 e0       	ldi	r18, 0x00	; 0
     3a4:	30 e0       	ldi	r19, 0x00	; 0
     3a6:	48 e4       	ldi	r20, 0x48	; 72
     3a8:	53 e4       	ldi	r21, 0x43	; 67
     3aa:	64 d2       	rcall	.+1224   	; 0x874 <__divsf3>
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	40 ec       	ldi	r20, 0xC0	; 192
     3b2:	5f e3       	ldi	r21, 0x3F	; 63
     3b4:	f7 d1       	rcall	.+1006   	; 0x7a4 <__addsf3>
     3b6:	63 d0       	rcall	.+198    	; 0x47e <motor_move_servo>
		motor_move_dc(position_received);
     3b8:	4e 2d       	mov	r20, r14
     3ba:	fa 82       	std	Y+2, r15	; 0x02
     3bc:	e9 82       	std	Y+1, r14	; 0x01
     3be:	5a 81       	ldd	r21, Y+2	; 0x02
     3c0:	6b 81       	ldd	r22, Y+3	; 0x03
     3c2:	7c 81       	ldd	r23, Y+4	; 0x04
     3c4:	8d 81       	ldd	r24, Y+5	; 0x05
     3c6:	9e 81       	ldd	r25, Y+6	; 0x06
     3c8:	1c d0       	rcall	.+56     	; 0x402 <motor_move_dc>
		
		
		score += check_if_scored();
     3ca:	98 df       	rcall	.-208    	; 0x2fc <check_if_scored>
     3cc:	08 0f       	add	r16, r24
     3ce:	19 1f       	adc	r17, r25
		printf("SCORE = %d\r\n", score);
     3d0:	1f 93       	push	r17
     3d2:	0f 93       	push	r16
     3d4:	df 92       	push	r13
     3d6:	cf 92       	push	r12
     3d8:	88 d4       	rcall	.+2320   	; 0xcea <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3da:	ff ef       	ldi	r31, 0xFF	; 255
     3dc:	20 e7       	ldi	r18, 0x70	; 112
     3de:	82 e0       	ldi	r24, 0x02	; 2
     3e0:	f1 50       	subi	r31, 0x01	; 1
     3e2:	20 40       	sbci	r18, 0x00	; 0
     3e4:	80 40       	sbci	r24, 0x00	; 0
     3e6:	e1 f7       	brne	.-8      	; 0x3e0 <main+0xaa>
     3e8:	00 c0       	rjmp	.+0      	; 0x3ea <main+0xb4>
     3ea:	00 00       	nop
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
     3f2:	0f 90       	pop	r0
     3f4:	bf cf       	rjmp	.-130    	; 0x374 <main+0x3e>

000003f6 <motor_init>:
#include <avr/io.h>
#include "joy.h"
#include "pwm.h"
void motor_init(){
	DDRH |= (1 << PH4); //Enable motor
     3f6:	e1 e0       	ldi	r30, 0x01	; 1
     3f8:	f1 e0       	ldi	r31, 0x01	; 1
     3fa:	80 81       	ld	r24, Z
     3fc:	80 61       	ori	r24, 0x10	; 16
     3fe:	80 83       	st	Z, r24
     400:	08 95       	ret

00000402 <motor_move_dc>:
	//DDRH |= (1 << PH1); //Direction right (?)
	//PORTB |= ((1 << PH1) | (1 << PH4)); //This sets pull-up R for SCL and SDA. Is this really needed? Ask the studass?
		
}

void motor_move_dc(Position pos){
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
     406:	cd b7       	in	r28, 0x3d	; 61
     408:	de b7       	in	r29, 0x3e	; 62
     40a:	28 97       	sbiw	r28, 0x08	; 8
     40c:	0f b6       	in	r0, 0x3f	; 63
     40e:	f8 94       	cli
     410:	de bf       	out	0x3e, r29	; 62
     412:	0f be       	out	0x3f, r0	; 63
     414:	cd bf       	out	0x3d, r28	; 61
     416:	4b 83       	std	Y+3, r20	; 0x03
     418:	5c 83       	std	Y+4, r21	; 0x04
     41a:	6d 83       	std	Y+5, r22	; 0x05
     41c:	7e 83       	std	Y+6, r23	; 0x06
     41e:	8f 83       	std	Y+7, r24	; 0x07
     420:	98 87       	std	Y+8, r25	; 0x08
     422:	8b 81       	ldd	r24, Y+3	; 0x03
     424:	9c 81       	ldd	r25, Y+4	; 0x04
	if (pos.x >= 50)
     426:	82 33       	cpi	r24, 0x32	; 50
     428:	91 05       	cpc	r25, r1
     42a:	7c f0       	brlt	.+30     	; 0x44a <motor_move_dc+0x48>
	{
		DDRH |= (1 << PH1); 
     42c:	e1 e0       	ldi	r30, 0x01	; 1
     42e:	f1 e0       	ldi	r31, 0x01	; 1
     430:	80 81       	ld	r24, Z
     432:	82 60       	ori	r24, 0x02	; 2
     434:	80 83       	st	Z, r24
		int voltage = 0b00000111;
		int dac_address = 0b0101000;
		char msg[2];
		msg[0] = ((dac_address << 1) | 0); //0 for write, 1 for read
     436:	80 e5       	ldi	r24, 0x50	; 80
     438:	89 83       	std	Y+1, r24	; 0x01
		msg[1] = voltage;
     43a:	87 e0       	ldi	r24, 0x07	; 7
     43c:	8a 83       	std	Y+2, r24	; 0x02
		char length = 2;
		TWI_Start_Transceiver_With_Data(msg, length);
     43e:	62 e0       	ldi	r22, 0x02	; 2
     440:	70 e0       	ldi	r23, 0x00	; 0
     442:	ce 01       	movw	r24, r28
     444:	01 96       	adiw	r24, 0x01	; 1
     446:	c7 d0       	rcall	.+398    	; 0x5d6 <TWI_Start_Transceiver_With_Data>
     448:	11 c0       	rjmp	.+34     	; 0x46c <motor_move_dc+0x6a>
	}
	else if (pos.x <= -50)
     44a:	8f 3c       	cpi	r24, 0xCF	; 207
     44c:	9f 4f       	sbci	r25, 0xFF	; 255
     44e:	74 f4       	brge	.+28     	; 0x46c <motor_move_dc+0x6a>
	{
		DDRH &= ~(1 << PH1);  
     450:	e1 e0       	ldi	r30, 0x01	; 1
     452:	f1 e0       	ldi	r31, 0x01	; 1
     454:	80 81       	ld	r24, Z
     456:	8d 7f       	andi	r24, 0xFD	; 253
     458:	80 83       	st	Z, r24
		int voltage = 0b00000111;
		int dac_address = 0b0101000;
		char msg[2];
		msg[0] = ((dac_address << 1) | 0); //0 for write, 1 for read
     45a:	80 e5       	ldi	r24, 0x50	; 80
     45c:	89 83       	std	Y+1, r24	; 0x01
		msg[1] = voltage;
     45e:	87 e0       	ldi	r24, 0x07	; 7
     460:	8a 83       	std	Y+2, r24	; 0x02
		char length = 2;
		TWI_Start_Transceiver_With_Data(msg, length);
     462:	62 e0       	ldi	r22, 0x02	; 2
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	ce 01       	movw	r24, r28
     468:	01 96       	adiw	r24, 0x01	; 1
     46a:	b5 d0       	rcall	.+362    	; 0x5d6 <TWI_Start_Transceiver_With_Data>
	}
}
     46c:	28 96       	adiw	r28, 0x08	; 8
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	f8 94       	cli
     472:	de bf       	out	0x3e, r29	; 62
     474:	0f be       	out	0x3f, r0	; 63
     476:	cd bf       	out	0x3d, r28	; 61
     478:	df 91       	pop	r29
     47a:	cf 91       	pop	r28
     47c:	08 95       	ret

0000047e <motor_move_servo>:

void motor_move_servo(float ms){
     47e:	cf 92       	push	r12
     480:	df 92       	push	r13
     482:	ef 92       	push	r14
     484:	ff 92       	push	r15
     486:	6b 01       	movw	r12, r22
     488:	7c 01       	movw	r14, r24
	if(ms > 2.1){
     48a:	26 e6       	ldi	r18, 0x66	; 102
     48c:	36 e6       	ldi	r19, 0x66	; 102
     48e:	46 e0       	ldi	r20, 0x06	; 6
     490:	50 e4       	ldi	r21, 0x40	; 64
     492:	36 d3       	rcall	.+1644   	; 0xb00 <__gesf2>
     494:	18 16       	cp	r1, r24
     496:	54 f0       	brlt	.+20     	; 0x4ac <motor_move_servo+0x2e>
		ms = 2.1;
	}
	else if (ms < 0.9){
     498:	26 e6       	ldi	r18, 0x66	; 102
     49a:	36 e6       	ldi	r19, 0x66	; 102
     49c:	46 e6       	ldi	r20, 0x66	; 102
     49e:	5f e3       	ldi	r21, 0x3F	; 63
     4a0:	c7 01       	movw	r24, r14
     4a2:	b6 01       	movw	r22, r12
     4a4:	e3 d1       	rcall	.+966    	; 0x86c <__cmpsf2>
     4a6:	88 23       	and	r24, r24
     4a8:	5c f0       	brlt	.+22     	; 0x4c0 <motor_move_servo+0x42>
     4aa:	12 c0       	rjmp	.+36     	; 0x4d0 <motor_move_servo+0x52>
	}
}

void motor_move_servo(float ms){
	if(ms > 2.1){
		ms = 2.1;
     4ac:	0f 2e       	mov	r0, r31
     4ae:	f6 e6       	ldi	r31, 0x66	; 102
     4b0:	cf 2e       	mov	r12, r31
     4b2:	dc 2c       	mov	r13, r12
     4b4:	f6 e0       	ldi	r31, 0x06	; 6
     4b6:	ef 2e       	mov	r14, r31
     4b8:	f0 e4       	ldi	r31, 0x40	; 64
     4ba:	ff 2e       	mov	r15, r31
     4bc:	f0 2d       	mov	r31, r0
     4be:	08 c0       	rjmp	.+16     	; 0x4d0 <motor_move_servo+0x52>
	}
	else if (ms < 0.9){
		ms = 0.9;
     4c0:	0f 2e       	mov	r0, r31
     4c2:	f6 e6       	ldi	r31, 0x66	; 102
     4c4:	cf 2e       	mov	r12, r31
     4c6:	dc 2c       	mov	r13, r12
     4c8:	ec 2c       	mov	r14, r12
     4ca:	ff e3       	ldi	r31, 0x3F	; 63
     4cc:	ff 2e       	mov	r15, r31
     4ce:	f0 2d       	mov	r31, r0
	}
	pwm_set_duty_cycle(ms);
     4d0:	c7 01       	movw	r24, r14
     4d2:	b6 01       	movw	r22, r12
     4d4:	2c d0       	rcall	.+88     	; 0x52e <pwm_set_duty_cycle>
}
     4d6:	ff 90       	pop	r15
     4d8:	ef 90       	pop	r14
     4da:	df 90       	pop	r13
     4dc:	cf 90       	pop	r12
     4de:	08 95       	ret

000004e0 <pwm_init>:
#include "pwm.h"
#define F_CPU 16000000
uint16_t pwm_top = 0;

void pwm_init(){
	TCCR1A |= (1 << WGM11) | (1 << COM2A1); //Sets mode to fastpwm and prescaler clock 8 //Initial values all 0
     4e0:	e0 e8       	ldi	r30, 0x80	; 128
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	80 81       	ld	r24, Z
     4e6:	82 68       	ori	r24, 0x82	; 130
     4e8:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) |  (1 << CS11);
     4ea:	e1 e8       	ldi	r30, 0x81	; 129
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	80 81       	ld	r24, Z
     4f0:	8a 61       	ori	r24, 0x1A	; 26
     4f2:	80 83       	st	Z, r24
	DDRB |= (1 << PB5); //Set direction for PWM pin to output, PB5 = pin 11
     4f4:	25 9a       	sbi	0x04, 5	; 4
	
	uint16_t f = 50; //f = 1/20ms
	uint16_t prescaler = 8;
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
     4f6:	8f e3       	ldi	r24, 0x3F	; 63
     4f8:	9c e9       	ldi	r25, 0x9C	; 156
     4fa:	90 93 17 02 	sts	0x0217, r25
     4fe:	80 93 16 02 	sts	0x0216, r24
	ICR1 = pwm_top; //This defines the pwm period length
     502:	90 93 87 00 	sts	0x0087, r25
     506:	80 93 86 00 	sts	0x0086, r24
void pwm_set_duty_cycle(float ms){
	if(ms > 20 || ms < 0){
		return -1;
	}
	float duty_cycle = ms/20.0;
	OCR1A = (pwm_top*duty_cycle);
     50a:	60 91 16 02 	lds	r22, 0x0216
     50e:	70 91 17 02 	lds	r23, 0x0217
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	42 d2       	rcall	.+1156   	; 0x99c <__floatunsisf>
     518:	2a e9       	ldi	r18, 0x9A	; 154
     51a:	39 e9       	ldi	r19, 0x99	; 153
     51c:	49 e9       	ldi	r20, 0x99	; 153
     51e:	5d e3       	ldi	r21, 0x3D	; 61
     520:	f3 d2       	rcall	.+1510   	; 0xb08 <__mulsf3>
     522:	10 d2       	rcall	.+1056   	; 0x944 <__fixunssfsi>
     524:	70 93 89 00 	sts	0x0089, r23
     528:	60 93 88 00 	sts	0x0088, r22
     52c:	08 95       	ret

0000052e <pwm_set_duty_cycle>:
	ICR1 = pwm_top; //This defines the pwm period length
	pwm_set_duty_cycle(1.5);
	
}

void pwm_set_duty_cycle(float ms){
     52e:	8f 92       	push	r8
     530:	9f 92       	push	r9
     532:	af 92       	push	r10
     534:	bf 92       	push	r11
     536:	cf 92       	push	r12
     538:	df 92       	push	r13
     53a:	ef 92       	push	r14
     53c:	ff 92       	push	r15
     53e:	6b 01       	movw	r12, r22
     540:	7c 01       	movw	r14, r24
	if(ms > 20 || ms < 0){
     542:	20 e0       	ldi	r18, 0x00	; 0
     544:	30 e0       	ldi	r19, 0x00	; 0
     546:	40 ea       	ldi	r20, 0xA0	; 160
     548:	51 e4       	ldi	r21, 0x41	; 65
     54a:	da d2       	rcall	.+1460   	; 0xb00 <__gesf2>
     54c:	18 16       	cp	r1, r24
     54e:	14 f1       	brlt	.+68     	; 0x594 <pwm_set_duty_cycle+0x66>
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	30 e0       	ldi	r19, 0x00	; 0
     554:	a9 01       	movw	r20, r18
     556:	c7 01       	movw	r24, r14
     558:	b6 01       	movw	r22, r12
     55a:	88 d1       	rcall	.+784    	; 0x86c <__cmpsf2>
     55c:	88 23       	and	r24, r24
     55e:	d4 f0       	brlt	.+52     	; 0x594 <pwm_set_duty_cycle+0x66>
		return -1;
	}
	float duty_cycle = ms/20.0;
	OCR1A = (pwm_top*duty_cycle);
     560:	60 91 16 02 	lds	r22, 0x0216
     564:	70 91 17 02 	lds	r23, 0x0217
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	17 d2       	rcall	.+1070   	; 0x99c <__floatunsisf>
     56e:	4b 01       	movw	r8, r22
     570:	5c 01       	movw	r10, r24

void pwm_set_duty_cycle(float ms){
	if(ms > 20 || ms < 0){
		return -1;
	}
	float duty_cycle = ms/20.0;
     572:	20 e0       	ldi	r18, 0x00	; 0
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	40 ea       	ldi	r20, 0xA0	; 160
     578:	51 e4       	ldi	r21, 0x41	; 65
     57a:	c7 01       	movw	r24, r14
     57c:	b6 01       	movw	r22, r12
     57e:	7a d1       	rcall	.+756    	; 0x874 <__divsf3>
     580:	9b 01       	movw	r18, r22
     582:	ac 01       	movw	r20, r24
	OCR1A = (pwm_top*duty_cycle);
     584:	c5 01       	movw	r24, r10
     586:	b4 01       	movw	r22, r8
     588:	bf d2       	rcall	.+1406   	; 0xb08 <__mulsf3>
     58a:	dc d1       	rcall	.+952    	; 0x944 <__fixunssfsi>
     58c:	70 93 89 00 	sts	0x0089, r23
     590:	60 93 88 00 	sts	0x0088, r22
     594:	ff 90       	pop	r15
     596:	ef 90       	pop	r14
     598:	df 90       	pop	r13
     59a:	cf 90       	pop	r12
     59c:	bf 90       	pop	r11
     59e:	af 90       	pop	r10
     5a0:	9f 90       	pop	r9
     5a2:	8f 90       	pop	r8
     5a4:	08 95       	ret

000005a6 <spi_master_init>:
     5a6:	84 b1       	in	r24, 0x04	; 4
     5a8:	87 68       	ori	r24, 0x87	; 135
     5aa:	84 b9       	out	0x04, r24	; 4
     5ac:	23 98       	cbi	0x04, 3	; 4
     5ae:	81 e5       	ldi	r24, 0x51	; 81
     5b0:	8c bd       	out	0x2c, r24	; 44
     5b2:	2f 9a       	sbi	0x05, 7	; 5
     5b4:	08 95       	ret

000005b6 <spi_master_transmit>:
     5b6:	8e bd       	out	0x2e, r24	; 46
     5b8:	0d b4       	in	r0, 0x2d	; 45
     5ba:	07 fe       	sbrs	r0, 7
     5bc:	fd cf       	rjmp	.-6      	; 0x5b8 <spi_master_transmit+0x2>
     5be:	8e b5       	in	r24, 0x2e	; 46
     5c0:	08 95       	ret

000005c2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     5c2:	8c e0       	ldi	r24, 0x0C	; 12
     5c4:	80 93 b8 00 	sts	0x00B8, r24
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	80 93 bb 00 	sts	0x00BB, r24
     5ce:	84 e0       	ldi	r24, 0x04	; 4
     5d0:	80 93 bc 00 	sts	0x00BC, r24
     5d4:	08 95       	ret

000005d6 <TWI_Start_Transceiver_With_Data>:
     5d6:	ec eb       	ldi	r30, 0xBC	; 188
     5d8:	f0 e0       	ldi	r31, 0x00	; 0
     5da:	20 81       	ld	r18, Z
     5dc:	20 fd       	sbrc	r18, 0
     5de:	fd cf       	rjmp	.-6      	; 0x5da <TWI_Start_Transceiver_With_Data+0x4>
     5e0:	60 93 1a 02 	sts	0x021A, r22
     5e4:	fc 01       	movw	r30, r24
     5e6:	20 81       	ld	r18, Z
     5e8:	20 93 1b 02 	sts	0x021B, r18
     5ec:	20 fd       	sbrc	r18, 0
     5ee:	0c c0       	rjmp	.+24     	; 0x608 <TWI_Start_Transceiver_With_Data+0x32>
     5f0:	62 30       	cpi	r22, 0x02	; 2
     5f2:	50 f0       	brcs	.+20     	; 0x608 <TWI_Start_Transceiver_With_Data+0x32>
     5f4:	dc 01       	movw	r26, r24
     5f6:	11 96       	adiw	r26, 0x01	; 1
     5f8:	ec e1       	ldi	r30, 0x1C	; 28
     5fa:	f2 e0       	ldi	r31, 0x02	; 2
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	9d 91       	ld	r25, X+
     600:	91 93       	st	Z+, r25
     602:	8f 5f       	subi	r24, 0xFF	; 255
     604:	86 13       	cpse	r24, r22
     606:	fb cf       	rjmp	.-10     	; 0x5fe <TWI_Start_Transceiver_With_Data+0x28>
     608:	10 92 19 02 	sts	0x0219, r1
     60c:	88 ef       	ldi	r24, 0xF8	; 248
     60e:	80 93 08 02 	sts	0x0208, r24
     612:	85 ea       	ldi	r24, 0xA5	; 165
     614:	80 93 bc 00 	sts	0x00BC, r24
     618:	08 95       	ret

0000061a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     61a:	1f 92       	push	r1
     61c:	0f 92       	push	r0
     61e:	0f b6       	in	r0, 0x3f	; 63
     620:	0f 92       	push	r0
     622:	11 24       	eor	r1, r1
     624:	0b b6       	in	r0, 0x3b	; 59
     626:	0f 92       	push	r0
     628:	2f 93       	push	r18
     62a:	3f 93       	push	r19
     62c:	8f 93       	push	r24
     62e:	9f 93       	push	r25
     630:	af 93       	push	r26
     632:	bf 93       	push	r27
     634:	ef 93       	push	r30
     636:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     638:	80 91 b9 00 	lds	r24, 0x00B9
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	fc 01       	movw	r30, r24
     640:	38 97       	sbiw	r30, 0x08	; 8
     642:	e1 35       	cpi	r30, 0x51	; 81
     644:	f1 05       	cpc	r31, r1
     646:	08 f0       	brcs	.+2      	; 0x64a <__vector_39+0x30>
     648:	55 c0       	rjmp	.+170    	; 0x6f4 <__vector_39+0xda>
     64a:	ee 58       	subi	r30, 0x8E	; 142
     64c:	ff 4f       	sbci	r31, 0xFF	; 255
     64e:	db c2       	rjmp	.+1462   	; 0xc06 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     650:	10 92 18 02 	sts	0x0218, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     654:	e0 91 18 02 	lds	r30, 0x0218
     658:	80 91 1a 02 	lds	r24, 0x021A
     65c:	e8 17       	cp	r30, r24
     65e:	70 f4       	brcc	.+28     	; 0x67c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	8e 0f       	add	r24, r30
     664:	80 93 18 02 	sts	0x0218, r24
     668:	f0 e0       	ldi	r31, 0x00	; 0
     66a:	e5 5e       	subi	r30, 0xE5	; 229
     66c:	fd 4f       	sbci	r31, 0xFD	; 253
     66e:	80 81       	ld	r24, Z
     670:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     674:	85 e8       	ldi	r24, 0x85	; 133
     676:	80 93 bc 00 	sts	0x00BC, r24
     67a:	43 c0       	rjmp	.+134    	; 0x702 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     67c:	80 91 19 02 	lds	r24, 0x0219
     680:	81 60       	ori	r24, 0x01	; 1
     682:	80 93 19 02 	sts	0x0219, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     686:	84 e9       	ldi	r24, 0x94	; 148
     688:	80 93 bc 00 	sts	0x00BC, r24
     68c:	3a c0       	rjmp	.+116    	; 0x702 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     68e:	e0 91 18 02 	lds	r30, 0x0218
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	8e 0f       	add	r24, r30
     696:	80 93 18 02 	sts	0x0218, r24
     69a:	80 91 bb 00 	lds	r24, 0x00BB
     69e:	f0 e0       	ldi	r31, 0x00	; 0
     6a0:	e5 5e       	subi	r30, 0xE5	; 229
     6a2:	fd 4f       	sbci	r31, 0xFD	; 253
     6a4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     6a6:	20 91 18 02 	lds	r18, 0x0218
     6aa:	30 e0       	ldi	r19, 0x00	; 0
     6ac:	80 91 1a 02 	lds	r24, 0x021A
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	01 97       	sbiw	r24, 0x01	; 1
     6b4:	28 17       	cp	r18, r24
     6b6:	39 07       	cpc	r19, r25
     6b8:	24 f4       	brge	.+8      	; 0x6c2 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ba:	85 ec       	ldi	r24, 0xC5	; 197
     6bc:	80 93 bc 00 	sts	0x00BC, r24
     6c0:	20 c0       	rjmp	.+64     	; 0x702 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6c2:	85 e8       	ldi	r24, 0x85	; 133
     6c4:	80 93 bc 00 	sts	0x00BC, r24
     6c8:	1c c0       	rjmp	.+56     	; 0x702 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     6ca:	80 91 bb 00 	lds	r24, 0x00BB
     6ce:	e0 91 18 02 	lds	r30, 0x0218
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	e5 5e       	subi	r30, 0xE5	; 229
     6d6:	fd 4f       	sbci	r31, 0xFD	; 253
     6d8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6da:	80 91 19 02 	lds	r24, 0x0219
     6de:	81 60       	ori	r24, 0x01	; 1
     6e0:	80 93 19 02 	sts	0x0219, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6e4:	84 e9       	ldi	r24, 0x94	; 148
     6e6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     6ea:	0b c0       	rjmp	.+22     	; 0x702 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ec:	85 ea       	ldi	r24, 0xA5	; 165
     6ee:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     6f2:	07 c0       	rjmp	.+14     	; 0x702 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     6f4:	80 91 b9 00 	lds	r24, 0x00B9
     6f8:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     6fc:	84 e0       	ldi	r24, 0x04	; 4
     6fe:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     702:	ff 91       	pop	r31
     704:	ef 91       	pop	r30
     706:	bf 91       	pop	r27
     708:	af 91       	pop	r26
     70a:	9f 91       	pop	r25
     70c:	8f 91       	pop	r24
     70e:	3f 91       	pop	r19
     710:	2f 91       	pop	r18
     712:	0f 90       	pop	r0
     714:	0b be       	out	0x3b, r0	; 59
     716:	0f 90       	pop	r0
     718:	0f be       	out	0x3f, r0	; 63
     71a:	0f 90       	pop	r0
     71c:	1f 90       	pop	r1
     71e:	18 95       	reti

00000720 <uart_putchar>:
     720:	e0 ec       	ldi	r30, 0xC0	; 192
     722:	f0 e0       	ldi	r31, 0x00	; 0
     724:	90 81       	ld	r25, Z
     726:	95 ff       	sbrs	r25, 5
     728:	fd cf       	rjmp	.-6      	; 0x724 <uart_putchar+0x4>
     72a:	80 93 c6 00 	sts	0x00C6, r24
     72e:	08 95       	ret

00000730 <uart_getchar>:
     730:	e0 ec       	ldi	r30, 0xC0	; 192
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	80 81       	ld	r24, Z
     736:	88 23       	and	r24, r24
     738:	ec f7       	brge	.-6      	; 0x734 <uart_getchar+0x4>
     73a:	80 91 c6 00 	lds	r24, 0x00C6
     73e:	08 95       	ret

00000740 <uart_init>:
     740:	cf 93       	push	r28
     742:	df 93       	push	r29
     744:	aa 27       	eor	r26, r26
     746:	97 fd       	sbrc	r25, 7
     748:	a0 95       	com	r26
     74a:	ba 2f       	mov	r27, r26
     74c:	88 0f       	add	r24, r24
     74e:	99 1f       	adc	r25, r25
     750:	aa 1f       	adc	r26, r26
     752:	bb 1f       	adc	r27, r27
     754:	88 0f       	add	r24, r24
     756:	99 1f       	adc	r25, r25
     758:	aa 1f       	adc	r26, r26
     75a:	bb 1f       	adc	r27, r27
     75c:	9c 01       	movw	r18, r24
     75e:	ad 01       	movw	r20, r26
     760:	22 0f       	add	r18, r18
     762:	33 1f       	adc	r19, r19
     764:	44 1f       	adc	r20, r20
     766:	55 1f       	adc	r21, r21
     768:	22 0f       	add	r18, r18
     76a:	33 1f       	adc	r19, r19
     76c:	44 1f       	adc	r20, r20
     76e:	55 1f       	adc	r21, r21
     770:	60 e0       	ldi	r22, 0x00	; 0
     772:	74 e2       	ldi	r23, 0x24	; 36
     774:	84 ef       	ldi	r24, 0xF4	; 244
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	2a d2       	rcall	.+1108   	; 0xbce <__divmodsi4>
     77a:	e9 01       	movw	r28, r18
     77c:	21 97       	sbiw	r28, 0x01	; 1
     77e:	68 e9       	ldi	r22, 0x98	; 152
     780:	73 e0       	ldi	r23, 0x03	; 3
     782:	80 e9       	ldi	r24, 0x90	; 144
     784:	93 e0       	ldi	r25, 0x03	; 3
     786:	67 d2       	rcall	.+1230   	; 0xc56 <fdevopen>
     788:	c0 93 c4 00 	sts	0x00C4, r28
     78c:	d0 93 c5 00 	sts	0x00C5, r29
     790:	88 e1       	ldi	r24, 0x18	; 24
     792:	80 93 c1 00 	sts	0x00C1, r24
     796:	8e e0       	ldi	r24, 0x0E	; 14
     798:	80 93 c2 00 	sts	0x00C2, r24
     79c:	df 91       	pop	r29
     79e:	cf 91       	pop	r28
     7a0:	08 95       	ret

000007a2 <__subsf3>:
     7a2:	50 58       	subi	r21, 0x80	; 128

000007a4 <__addsf3>:
     7a4:	bb 27       	eor	r27, r27
     7a6:	aa 27       	eor	r26, r26
     7a8:	0e d0       	rcall	.+28     	; 0x7c6 <__addsf3x>
     7aa:	70 c1       	rjmp	.+736    	; 0xa8c <__fp_round>
     7ac:	61 d1       	rcall	.+706    	; 0xa70 <__fp_pscA>
     7ae:	30 f0       	brcs	.+12     	; 0x7bc <__addsf3+0x18>
     7b0:	66 d1       	rcall	.+716    	; 0xa7e <__fp_pscB>
     7b2:	20 f0       	brcs	.+8      	; 0x7bc <__addsf3+0x18>
     7b4:	31 f4       	brne	.+12     	; 0x7c2 <__addsf3+0x1e>
     7b6:	9f 3f       	cpi	r25, 0xFF	; 255
     7b8:	11 f4       	brne	.+4      	; 0x7be <__addsf3+0x1a>
     7ba:	1e f4       	brtc	.+6      	; 0x7c2 <__addsf3+0x1e>
     7bc:	56 c1       	rjmp	.+684    	; 0xa6a <__fp_nan>
     7be:	0e f4       	brtc	.+2      	; 0x7c2 <__addsf3+0x1e>
     7c0:	e0 95       	com	r30
     7c2:	e7 fb       	bst	r30, 7
     7c4:	4c c1       	rjmp	.+664    	; 0xa5e <__fp_inf>

000007c6 <__addsf3x>:
     7c6:	e9 2f       	mov	r30, r25
     7c8:	72 d1       	rcall	.+740    	; 0xaae <__fp_split3>
     7ca:	80 f3       	brcs	.-32     	; 0x7ac <__addsf3+0x8>
     7cc:	ba 17       	cp	r27, r26
     7ce:	62 07       	cpc	r22, r18
     7d0:	73 07       	cpc	r23, r19
     7d2:	84 07       	cpc	r24, r20
     7d4:	95 07       	cpc	r25, r21
     7d6:	18 f0       	brcs	.+6      	; 0x7de <__addsf3x+0x18>
     7d8:	71 f4       	brne	.+28     	; 0x7f6 <__addsf3x+0x30>
     7da:	9e f5       	brtc	.+102    	; 0x842 <__addsf3x+0x7c>
     7dc:	8a c1       	rjmp	.+788    	; 0xaf2 <__fp_zero>
     7de:	0e f4       	brtc	.+2      	; 0x7e2 <__addsf3x+0x1c>
     7e0:	e0 95       	com	r30
     7e2:	0b 2e       	mov	r0, r27
     7e4:	ba 2f       	mov	r27, r26
     7e6:	a0 2d       	mov	r26, r0
     7e8:	0b 01       	movw	r0, r22
     7ea:	b9 01       	movw	r22, r18
     7ec:	90 01       	movw	r18, r0
     7ee:	0c 01       	movw	r0, r24
     7f0:	ca 01       	movw	r24, r20
     7f2:	a0 01       	movw	r20, r0
     7f4:	11 24       	eor	r1, r1
     7f6:	ff 27       	eor	r31, r31
     7f8:	59 1b       	sub	r21, r25
     7fa:	99 f0       	breq	.+38     	; 0x822 <__addsf3x+0x5c>
     7fc:	59 3f       	cpi	r21, 0xF9	; 249
     7fe:	50 f4       	brcc	.+20     	; 0x814 <__addsf3x+0x4e>
     800:	50 3e       	cpi	r21, 0xE0	; 224
     802:	68 f1       	brcs	.+90     	; 0x85e <__addsf3x+0x98>
     804:	1a 16       	cp	r1, r26
     806:	f0 40       	sbci	r31, 0x00	; 0
     808:	a2 2f       	mov	r26, r18
     80a:	23 2f       	mov	r18, r19
     80c:	34 2f       	mov	r19, r20
     80e:	44 27       	eor	r20, r20
     810:	58 5f       	subi	r21, 0xF8	; 248
     812:	f3 cf       	rjmp	.-26     	; 0x7fa <__addsf3x+0x34>
     814:	46 95       	lsr	r20
     816:	37 95       	ror	r19
     818:	27 95       	ror	r18
     81a:	a7 95       	ror	r26
     81c:	f0 40       	sbci	r31, 0x00	; 0
     81e:	53 95       	inc	r21
     820:	c9 f7       	brne	.-14     	; 0x814 <__addsf3x+0x4e>
     822:	7e f4       	brtc	.+30     	; 0x842 <__addsf3x+0x7c>
     824:	1f 16       	cp	r1, r31
     826:	ba 0b       	sbc	r27, r26
     828:	62 0b       	sbc	r22, r18
     82a:	73 0b       	sbc	r23, r19
     82c:	84 0b       	sbc	r24, r20
     82e:	ba f0       	brmi	.+46     	; 0x85e <__addsf3x+0x98>
     830:	91 50       	subi	r25, 0x01	; 1
     832:	a1 f0       	breq	.+40     	; 0x85c <__addsf3x+0x96>
     834:	ff 0f       	add	r31, r31
     836:	bb 1f       	adc	r27, r27
     838:	66 1f       	adc	r22, r22
     83a:	77 1f       	adc	r23, r23
     83c:	88 1f       	adc	r24, r24
     83e:	c2 f7       	brpl	.-16     	; 0x830 <__addsf3x+0x6a>
     840:	0e c0       	rjmp	.+28     	; 0x85e <__addsf3x+0x98>
     842:	ba 0f       	add	r27, r26
     844:	62 1f       	adc	r22, r18
     846:	73 1f       	adc	r23, r19
     848:	84 1f       	adc	r24, r20
     84a:	48 f4       	brcc	.+18     	; 0x85e <__addsf3x+0x98>
     84c:	87 95       	ror	r24
     84e:	77 95       	ror	r23
     850:	67 95       	ror	r22
     852:	b7 95       	ror	r27
     854:	f7 95       	ror	r31
     856:	9e 3f       	cpi	r25, 0xFE	; 254
     858:	08 f0       	brcs	.+2      	; 0x85c <__addsf3x+0x96>
     85a:	b3 cf       	rjmp	.-154    	; 0x7c2 <__addsf3+0x1e>
     85c:	93 95       	inc	r25
     85e:	88 0f       	add	r24, r24
     860:	08 f0       	brcs	.+2      	; 0x864 <__addsf3x+0x9e>
     862:	99 27       	eor	r25, r25
     864:	ee 0f       	add	r30, r30
     866:	97 95       	ror	r25
     868:	87 95       	ror	r24
     86a:	08 95       	ret

0000086c <__cmpsf2>:
     86c:	d4 d0       	rcall	.+424    	; 0xa16 <__fp_cmp>
     86e:	08 f4       	brcc	.+2      	; 0x872 <__cmpsf2+0x6>
     870:	81 e0       	ldi	r24, 0x01	; 1
     872:	08 95       	ret

00000874 <__divsf3>:
     874:	0c d0       	rcall	.+24     	; 0x88e <__divsf3x>
     876:	0a c1       	rjmp	.+532    	; 0xa8c <__fp_round>
     878:	02 d1       	rcall	.+516    	; 0xa7e <__fp_pscB>
     87a:	40 f0       	brcs	.+16     	; 0x88c <__divsf3+0x18>
     87c:	f9 d0       	rcall	.+498    	; 0xa70 <__fp_pscA>
     87e:	30 f0       	brcs	.+12     	; 0x88c <__divsf3+0x18>
     880:	21 f4       	brne	.+8      	; 0x88a <__divsf3+0x16>
     882:	5f 3f       	cpi	r21, 0xFF	; 255
     884:	19 f0       	breq	.+6      	; 0x88c <__divsf3+0x18>
     886:	eb c0       	rjmp	.+470    	; 0xa5e <__fp_inf>
     888:	51 11       	cpse	r21, r1
     88a:	34 c1       	rjmp	.+616    	; 0xaf4 <__fp_szero>
     88c:	ee c0       	rjmp	.+476    	; 0xa6a <__fp_nan>

0000088e <__divsf3x>:
     88e:	0f d1       	rcall	.+542    	; 0xaae <__fp_split3>
     890:	98 f3       	brcs	.-26     	; 0x878 <__divsf3+0x4>

00000892 <__divsf3_pse>:
     892:	99 23       	and	r25, r25
     894:	c9 f3       	breq	.-14     	; 0x888 <__divsf3+0x14>
     896:	55 23       	and	r21, r21
     898:	b1 f3       	breq	.-20     	; 0x886 <__divsf3+0x12>
     89a:	95 1b       	sub	r25, r21
     89c:	55 0b       	sbc	r21, r21
     89e:	bb 27       	eor	r27, r27
     8a0:	aa 27       	eor	r26, r26
     8a2:	62 17       	cp	r22, r18
     8a4:	73 07       	cpc	r23, r19
     8a6:	84 07       	cpc	r24, r20
     8a8:	38 f0       	brcs	.+14     	; 0x8b8 <__divsf3_pse+0x26>
     8aa:	9f 5f       	subi	r25, 0xFF	; 255
     8ac:	5f 4f       	sbci	r21, 0xFF	; 255
     8ae:	22 0f       	add	r18, r18
     8b0:	33 1f       	adc	r19, r19
     8b2:	44 1f       	adc	r20, r20
     8b4:	aa 1f       	adc	r26, r26
     8b6:	a9 f3       	breq	.-22     	; 0x8a2 <__divsf3_pse+0x10>
     8b8:	33 d0       	rcall	.+102    	; 0x920 <__divsf3_pse+0x8e>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	3a f0       	brmi	.+14     	; 0x8cc <__divsf3_pse+0x3a>
     8be:	e0 e8       	ldi	r30, 0x80	; 128
     8c0:	30 d0       	rcall	.+96     	; 0x922 <__divsf3_pse+0x90>
     8c2:	91 50       	subi	r25, 0x01	; 1
     8c4:	50 40       	sbci	r21, 0x00	; 0
     8c6:	e6 95       	lsr	r30
     8c8:	00 1c       	adc	r0, r0
     8ca:	ca f7       	brpl	.-14     	; 0x8be <__divsf3_pse+0x2c>
     8cc:	29 d0       	rcall	.+82     	; 0x920 <__divsf3_pse+0x8e>
     8ce:	fe 2f       	mov	r31, r30
     8d0:	27 d0       	rcall	.+78     	; 0x920 <__divsf3_pse+0x8e>
     8d2:	66 0f       	add	r22, r22
     8d4:	77 1f       	adc	r23, r23
     8d6:	88 1f       	adc	r24, r24
     8d8:	bb 1f       	adc	r27, r27
     8da:	26 17       	cp	r18, r22
     8dc:	37 07       	cpc	r19, r23
     8de:	48 07       	cpc	r20, r24
     8e0:	ab 07       	cpc	r26, r27
     8e2:	b0 e8       	ldi	r27, 0x80	; 128
     8e4:	09 f0       	breq	.+2      	; 0x8e8 <__divsf3_pse+0x56>
     8e6:	bb 0b       	sbc	r27, r27
     8e8:	80 2d       	mov	r24, r0
     8ea:	bf 01       	movw	r22, r30
     8ec:	ff 27       	eor	r31, r31
     8ee:	93 58       	subi	r25, 0x83	; 131
     8f0:	5f 4f       	sbci	r21, 0xFF	; 255
     8f2:	2a f0       	brmi	.+10     	; 0x8fe <__divsf3_pse+0x6c>
     8f4:	9e 3f       	cpi	r25, 0xFE	; 254
     8f6:	51 05       	cpc	r21, r1
     8f8:	68 f0       	brcs	.+26     	; 0x914 <__divsf3_pse+0x82>
     8fa:	b1 c0       	rjmp	.+354    	; 0xa5e <__fp_inf>
     8fc:	fb c0       	rjmp	.+502    	; 0xaf4 <__fp_szero>
     8fe:	5f 3f       	cpi	r21, 0xFF	; 255
     900:	ec f3       	brlt	.-6      	; 0x8fc <__divsf3_pse+0x6a>
     902:	98 3e       	cpi	r25, 0xE8	; 232
     904:	dc f3       	brlt	.-10     	; 0x8fc <__divsf3_pse+0x6a>
     906:	86 95       	lsr	r24
     908:	77 95       	ror	r23
     90a:	67 95       	ror	r22
     90c:	b7 95       	ror	r27
     90e:	f7 95       	ror	r31
     910:	9f 5f       	subi	r25, 0xFF	; 255
     912:	c9 f7       	brne	.-14     	; 0x906 <__divsf3_pse+0x74>
     914:	88 0f       	add	r24, r24
     916:	91 1d       	adc	r25, r1
     918:	96 95       	lsr	r25
     91a:	87 95       	ror	r24
     91c:	97 f9       	bld	r25, 7
     91e:	08 95       	ret
     920:	e1 e0       	ldi	r30, 0x01	; 1
     922:	66 0f       	add	r22, r22
     924:	77 1f       	adc	r23, r23
     926:	88 1f       	adc	r24, r24
     928:	bb 1f       	adc	r27, r27
     92a:	62 17       	cp	r22, r18
     92c:	73 07       	cpc	r23, r19
     92e:	84 07       	cpc	r24, r20
     930:	ba 07       	cpc	r27, r26
     932:	20 f0       	brcs	.+8      	; 0x93c <__divsf3_pse+0xaa>
     934:	62 1b       	sub	r22, r18
     936:	73 0b       	sbc	r23, r19
     938:	84 0b       	sbc	r24, r20
     93a:	ba 0b       	sbc	r27, r26
     93c:	ee 1f       	adc	r30, r30
     93e:	88 f7       	brcc	.-30     	; 0x922 <__divsf3_pse+0x90>
     940:	e0 95       	com	r30
     942:	08 95       	ret

00000944 <__fixunssfsi>:
     944:	bc d0       	rcall	.+376    	; 0xabe <__fp_splitA>
     946:	88 f0       	brcs	.+34     	; 0x96a <__fixunssfsi+0x26>
     948:	9f 57       	subi	r25, 0x7F	; 127
     94a:	90 f0       	brcs	.+36     	; 0x970 <__fixunssfsi+0x2c>
     94c:	b9 2f       	mov	r27, r25
     94e:	99 27       	eor	r25, r25
     950:	b7 51       	subi	r27, 0x17	; 23
     952:	a0 f0       	brcs	.+40     	; 0x97c <__fixunssfsi+0x38>
     954:	d1 f0       	breq	.+52     	; 0x98a <__fixunssfsi+0x46>
     956:	66 0f       	add	r22, r22
     958:	77 1f       	adc	r23, r23
     95a:	88 1f       	adc	r24, r24
     95c:	99 1f       	adc	r25, r25
     95e:	1a f0       	brmi	.+6      	; 0x966 <__fixunssfsi+0x22>
     960:	ba 95       	dec	r27
     962:	c9 f7       	brne	.-14     	; 0x956 <__fixunssfsi+0x12>
     964:	12 c0       	rjmp	.+36     	; 0x98a <__fixunssfsi+0x46>
     966:	b1 30       	cpi	r27, 0x01	; 1
     968:	81 f0       	breq	.+32     	; 0x98a <__fixunssfsi+0x46>
     96a:	c3 d0       	rcall	.+390    	; 0xaf2 <__fp_zero>
     96c:	b1 e0       	ldi	r27, 0x01	; 1
     96e:	08 95       	ret
     970:	c0 c0       	rjmp	.+384    	; 0xaf2 <__fp_zero>
     972:	67 2f       	mov	r22, r23
     974:	78 2f       	mov	r23, r24
     976:	88 27       	eor	r24, r24
     978:	b8 5f       	subi	r27, 0xF8	; 248
     97a:	39 f0       	breq	.+14     	; 0x98a <__fixunssfsi+0x46>
     97c:	b9 3f       	cpi	r27, 0xF9	; 249
     97e:	cc f3       	brlt	.-14     	; 0x972 <__fixunssfsi+0x2e>
     980:	86 95       	lsr	r24
     982:	77 95       	ror	r23
     984:	67 95       	ror	r22
     986:	b3 95       	inc	r27
     988:	d9 f7       	brne	.-10     	; 0x980 <__fixunssfsi+0x3c>
     98a:	3e f4       	brtc	.+14     	; 0x99a <__fixunssfsi+0x56>
     98c:	90 95       	com	r25
     98e:	80 95       	com	r24
     990:	70 95       	com	r23
     992:	61 95       	neg	r22
     994:	7f 4f       	sbci	r23, 0xFF	; 255
     996:	8f 4f       	sbci	r24, 0xFF	; 255
     998:	9f 4f       	sbci	r25, 0xFF	; 255
     99a:	08 95       	ret

0000099c <__floatunsisf>:
     99c:	e8 94       	clt
     99e:	09 c0       	rjmp	.+18     	; 0x9b2 <__floatsisf+0x12>

000009a0 <__floatsisf>:
     9a0:	97 fb       	bst	r25, 7
     9a2:	3e f4       	brtc	.+14     	; 0x9b2 <__floatsisf+0x12>
     9a4:	90 95       	com	r25
     9a6:	80 95       	com	r24
     9a8:	70 95       	com	r23
     9aa:	61 95       	neg	r22
     9ac:	7f 4f       	sbci	r23, 0xFF	; 255
     9ae:	8f 4f       	sbci	r24, 0xFF	; 255
     9b0:	9f 4f       	sbci	r25, 0xFF	; 255
     9b2:	99 23       	and	r25, r25
     9b4:	a9 f0       	breq	.+42     	; 0x9e0 <__floatsisf+0x40>
     9b6:	f9 2f       	mov	r31, r25
     9b8:	96 e9       	ldi	r25, 0x96	; 150
     9ba:	bb 27       	eor	r27, r27
     9bc:	93 95       	inc	r25
     9be:	f6 95       	lsr	r31
     9c0:	87 95       	ror	r24
     9c2:	77 95       	ror	r23
     9c4:	67 95       	ror	r22
     9c6:	b7 95       	ror	r27
     9c8:	f1 11       	cpse	r31, r1
     9ca:	f8 cf       	rjmp	.-16     	; 0x9bc <__floatsisf+0x1c>
     9cc:	fa f4       	brpl	.+62     	; 0xa0c <__floatsisf+0x6c>
     9ce:	bb 0f       	add	r27, r27
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__floatsisf+0x36>
     9d2:	60 ff       	sbrs	r22, 0
     9d4:	1b c0       	rjmp	.+54     	; 0xa0c <__floatsisf+0x6c>
     9d6:	6f 5f       	subi	r22, 0xFF	; 255
     9d8:	7f 4f       	sbci	r23, 0xFF	; 255
     9da:	8f 4f       	sbci	r24, 0xFF	; 255
     9dc:	9f 4f       	sbci	r25, 0xFF	; 255
     9de:	16 c0       	rjmp	.+44     	; 0xa0c <__floatsisf+0x6c>
     9e0:	88 23       	and	r24, r24
     9e2:	11 f0       	breq	.+4      	; 0x9e8 <__floatsisf+0x48>
     9e4:	96 e9       	ldi	r25, 0x96	; 150
     9e6:	11 c0       	rjmp	.+34     	; 0xa0a <__floatsisf+0x6a>
     9e8:	77 23       	and	r23, r23
     9ea:	21 f0       	breq	.+8      	; 0x9f4 <__floatsisf+0x54>
     9ec:	9e e8       	ldi	r25, 0x8E	; 142
     9ee:	87 2f       	mov	r24, r23
     9f0:	76 2f       	mov	r23, r22
     9f2:	05 c0       	rjmp	.+10     	; 0x9fe <__floatsisf+0x5e>
     9f4:	66 23       	and	r22, r22
     9f6:	71 f0       	breq	.+28     	; 0xa14 <__floatsisf+0x74>
     9f8:	96 e8       	ldi	r25, 0x86	; 134
     9fa:	86 2f       	mov	r24, r22
     9fc:	70 e0       	ldi	r23, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	2a f0       	brmi	.+10     	; 0xa0c <__floatsisf+0x6c>
     a02:	9a 95       	dec	r25
     a04:	66 0f       	add	r22, r22
     a06:	77 1f       	adc	r23, r23
     a08:	88 1f       	adc	r24, r24
     a0a:	da f7       	brpl	.-10     	; 0xa02 <__floatsisf+0x62>
     a0c:	88 0f       	add	r24, r24
     a0e:	96 95       	lsr	r25
     a10:	87 95       	ror	r24
     a12:	97 f9       	bld	r25, 7
     a14:	08 95       	ret

00000a16 <__fp_cmp>:
     a16:	99 0f       	add	r25, r25
     a18:	00 08       	sbc	r0, r0
     a1a:	55 0f       	add	r21, r21
     a1c:	aa 0b       	sbc	r26, r26
     a1e:	e0 e8       	ldi	r30, 0x80	; 128
     a20:	fe ef       	ldi	r31, 0xFE	; 254
     a22:	16 16       	cp	r1, r22
     a24:	17 06       	cpc	r1, r23
     a26:	e8 07       	cpc	r30, r24
     a28:	f9 07       	cpc	r31, r25
     a2a:	c0 f0       	brcs	.+48     	; 0xa5c <__fp_cmp+0x46>
     a2c:	12 16       	cp	r1, r18
     a2e:	13 06       	cpc	r1, r19
     a30:	e4 07       	cpc	r30, r20
     a32:	f5 07       	cpc	r31, r21
     a34:	98 f0       	brcs	.+38     	; 0xa5c <__fp_cmp+0x46>
     a36:	62 1b       	sub	r22, r18
     a38:	73 0b       	sbc	r23, r19
     a3a:	84 0b       	sbc	r24, r20
     a3c:	95 0b       	sbc	r25, r21
     a3e:	39 f4       	brne	.+14     	; 0xa4e <__fp_cmp+0x38>
     a40:	0a 26       	eor	r0, r26
     a42:	61 f0       	breq	.+24     	; 0xa5c <__fp_cmp+0x46>
     a44:	23 2b       	or	r18, r19
     a46:	24 2b       	or	r18, r20
     a48:	25 2b       	or	r18, r21
     a4a:	21 f4       	brne	.+8      	; 0xa54 <__fp_cmp+0x3e>
     a4c:	08 95       	ret
     a4e:	0a 26       	eor	r0, r26
     a50:	09 f4       	brne	.+2      	; 0xa54 <__fp_cmp+0x3e>
     a52:	a1 40       	sbci	r26, 0x01	; 1
     a54:	a6 95       	lsr	r26
     a56:	8f ef       	ldi	r24, 0xFF	; 255
     a58:	81 1d       	adc	r24, r1
     a5a:	81 1d       	adc	r24, r1
     a5c:	08 95       	ret

00000a5e <__fp_inf>:
     a5e:	97 f9       	bld	r25, 7
     a60:	9f 67       	ori	r25, 0x7F	; 127
     a62:	80 e8       	ldi	r24, 0x80	; 128
     a64:	70 e0       	ldi	r23, 0x00	; 0
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	08 95       	ret

00000a6a <__fp_nan>:
     a6a:	9f ef       	ldi	r25, 0xFF	; 255
     a6c:	80 ec       	ldi	r24, 0xC0	; 192
     a6e:	08 95       	ret

00000a70 <__fp_pscA>:
     a70:	00 24       	eor	r0, r0
     a72:	0a 94       	dec	r0
     a74:	16 16       	cp	r1, r22
     a76:	17 06       	cpc	r1, r23
     a78:	18 06       	cpc	r1, r24
     a7a:	09 06       	cpc	r0, r25
     a7c:	08 95       	ret

00000a7e <__fp_pscB>:
     a7e:	00 24       	eor	r0, r0
     a80:	0a 94       	dec	r0
     a82:	12 16       	cp	r1, r18
     a84:	13 06       	cpc	r1, r19
     a86:	14 06       	cpc	r1, r20
     a88:	05 06       	cpc	r0, r21
     a8a:	08 95       	ret

00000a8c <__fp_round>:
     a8c:	09 2e       	mov	r0, r25
     a8e:	03 94       	inc	r0
     a90:	00 0c       	add	r0, r0
     a92:	11 f4       	brne	.+4      	; 0xa98 <__fp_round+0xc>
     a94:	88 23       	and	r24, r24
     a96:	52 f0       	brmi	.+20     	; 0xaac <__fp_round+0x20>
     a98:	bb 0f       	add	r27, r27
     a9a:	40 f4       	brcc	.+16     	; 0xaac <__fp_round+0x20>
     a9c:	bf 2b       	or	r27, r31
     a9e:	11 f4       	brne	.+4      	; 0xaa4 <__fp_round+0x18>
     aa0:	60 ff       	sbrs	r22, 0
     aa2:	04 c0       	rjmp	.+8      	; 0xaac <__fp_round+0x20>
     aa4:	6f 5f       	subi	r22, 0xFF	; 255
     aa6:	7f 4f       	sbci	r23, 0xFF	; 255
     aa8:	8f 4f       	sbci	r24, 0xFF	; 255
     aaa:	9f 4f       	sbci	r25, 0xFF	; 255
     aac:	08 95       	ret

00000aae <__fp_split3>:
     aae:	57 fd       	sbrc	r21, 7
     ab0:	90 58       	subi	r25, 0x80	; 128
     ab2:	44 0f       	add	r20, r20
     ab4:	55 1f       	adc	r21, r21
     ab6:	59 f0       	breq	.+22     	; 0xace <__fp_splitA+0x10>
     ab8:	5f 3f       	cpi	r21, 0xFF	; 255
     aba:	71 f0       	breq	.+28     	; 0xad8 <__fp_splitA+0x1a>
     abc:	47 95       	ror	r20

00000abe <__fp_splitA>:
     abe:	88 0f       	add	r24, r24
     ac0:	97 fb       	bst	r25, 7
     ac2:	99 1f       	adc	r25, r25
     ac4:	61 f0       	breq	.+24     	; 0xade <__fp_splitA+0x20>
     ac6:	9f 3f       	cpi	r25, 0xFF	; 255
     ac8:	79 f0       	breq	.+30     	; 0xae8 <__fp_splitA+0x2a>
     aca:	87 95       	ror	r24
     acc:	08 95       	ret
     ace:	12 16       	cp	r1, r18
     ad0:	13 06       	cpc	r1, r19
     ad2:	14 06       	cpc	r1, r20
     ad4:	55 1f       	adc	r21, r21
     ad6:	f2 cf       	rjmp	.-28     	; 0xabc <__fp_split3+0xe>
     ad8:	46 95       	lsr	r20
     ada:	f1 df       	rcall	.-30     	; 0xabe <__fp_splitA>
     adc:	08 c0       	rjmp	.+16     	; 0xaee <__fp_splitA+0x30>
     ade:	16 16       	cp	r1, r22
     ae0:	17 06       	cpc	r1, r23
     ae2:	18 06       	cpc	r1, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	f1 cf       	rjmp	.-30     	; 0xaca <__fp_splitA+0xc>
     ae8:	86 95       	lsr	r24
     aea:	71 05       	cpc	r23, r1
     aec:	61 05       	cpc	r22, r1
     aee:	08 94       	sec
     af0:	08 95       	ret

00000af2 <__fp_zero>:
     af2:	e8 94       	clt

00000af4 <__fp_szero>:
     af4:	bb 27       	eor	r27, r27
     af6:	66 27       	eor	r22, r22
     af8:	77 27       	eor	r23, r23
     afa:	cb 01       	movw	r24, r22
     afc:	97 f9       	bld	r25, 7
     afe:	08 95       	ret

00000b00 <__gesf2>:
     b00:	8a df       	rcall	.-236    	; 0xa16 <__fp_cmp>
     b02:	08 f4       	brcc	.+2      	; 0xb06 <__gesf2+0x6>
     b04:	8f ef       	ldi	r24, 0xFF	; 255
     b06:	08 95       	ret

00000b08 <__mulsf3>:
     b08:	0b d0       	rcall	.+22     	; 0xb20 <__mulsf3x>
     b0a:	c0 cf       	rjmp	.-128    	; 0xa8c <__fp_round>
     b0c:	b1 df       	rcall	.-158    	; 0xa70 <__fp_pscA>
     b0e:	28 f0       	brcs	.+10     	; 0xb1a <__mulsf3+0x12>
     b10:	b6 df       	rcall	.-148    	; 0xa7e <__fp_pscB>
     b12:	18 f0       	brcs	.+6      	; 0xb1a <__mulsf3+0x12>
     b14:	95 23       	and	r25, r21
     b16:	09 f0       	breq	.+2      	; 0xb1a <__mulsf3+0x12>
     b18:	a2 cf       	rjmp	.-188    	; 0xa5e <__fp_inf>
     b1a:	a7 cf       	rjmp	.-178    	; 0xa6a <__fp_nan>
     b1c:	11 24       	eor	r1, r1
     b1e:	ea cf       	rjmp	.-44     	; 0xaf4 <__fp_szero>

00000b20 <__mulsf3x>:
     b20:	c6 df       	rcall	.-116    	; 0xaae <__fp_split3>
     b22:	a0 f3       	brcs	.-24     	; 0xb0c <__mulsf3+0x4>

00000b24 <__mulsf3_pse>:
     b24:	95 9f       	mul	r25, r21
     b26:	d1 f3       	breq	.-12     	; 0xb1c <__mulsf3+0x14>
     b28:	95 0f       	add	r25, r21
     b2a:	50 e0       	ldi	r21, 0x00	; 0
     b2c:	55 1f       	adc	r21, r21
     b2e:	62 9f       	mul	r22, r18
     b30:	f0 01       	movw	r30, r0
     b32:	72 9f       	mul	r23, r18
     b34:	bb 27       	eor	r27, r27
     b36:	f0 0d       	add	r31, r0
     b38:	b1 1d       	adc	r27, r1
     b3a:	63 9f       	mul	r22, r19
     b3c:	aa 27       	eor	r26, r26
     b3e:	f0 0d       	add	r31, r0
     b40:	b1 1d       	adc	r27, r1
     b42:	aa 1f       	adc	r26, r26
     b44:	64 9f       	mul	r22, r20
     b46:	66 27       	eor	r22, r22
     b48:	b0 0d       	add	r27, r0
     b4a:	a1 1d       	adc	r26, r1
     b4c:	66 1f       	adc	r22, r22
     b4e:	82 9f       	mul	r24, r18
     b50:	22 27       	eor	r18, r18
     b52:	b0 0d       	add	r27, r0
     b54:	a1 1d       	adc	r26, r1
     b56:	62 1f       	adc	r22, r18
     b58:	73 9f       	mul	r23, r19
     b5a:	b0 0d       	add	r27, r0
     b5c:	a1 1d       	adc	r26, r1
     b5e:	62 1f       	adc	r22, r18
     b60:	83 9f       	mul	r24, r19
     b62:	a0 0d       	add	r26, r0
     b64:	61 1d       	adc	r22, r1
     b66:	22 1f       	adc	r18, r18
     b68:	74 9f       	mul	r23, r20
     b6a:	33 27       	eor	r19, r19
     b6c:	a0 0d       	add	r26, r0
     b6e:	61 1d       	adc	r22, r1
     b70:	23 1f       	adc	r18, r19
     b72:	84 9f       	mul	r24, r20
     b74:	60 0d       	add	r22, r0
     b76:	21 1d       	adc	r18, r1
     b78:	82 2f       	mov	r24, r18
     b7a:	76 2f       	mov	r23, r22
     b7c:	6a 2f       	mov	r22, r26
     b7e:	11 24       	eor	r1, r1
     b80:	9f 57       	subi	r25, 0x7F	; 127
     b82:	50 40       	sbci	r21, 0x00	; 0
     b84:	8a f0       	brmi	.+34     	; 0xba8 <__mulsf3_pse+0x84>
     b86:	e1 f0       	breq	.+56     	; 0xbc0 <__mulsf3_pse+0x9c>
     b88:	88 23       	and	r24, r24
     b8a:	4a f0       	brmi	.+18     	; 0xb9e <__mulsf3_pse+0x7a>
     b8c:	ee 0f       	add	r30, r30
     b8e:	ff 1f       	adc	r31, r31
     b90:	bb 1f       	adc	r27, r27
     b92:	66 1f       	adc	r22, r22
     b94:	77 1f       	adc	r23, r23
     b96:	88 1f       	adc	r24, r24
     b98:	91 50       	subi	r25, 0x01	; 1
     b9a:	50 40       	sbci	r21, 0x00	; 0
     b9c:	a9 f7       	brne	.-22     	; 0xb88 <__mulsf3_pse+0x64>
     b9e:	9e 3f       	cpi	r25, 0xFE	; 254
     ba0:	51 05       	cpc	r21, r1
     ba2:	70 f0       	brcs	.+28     	; 0xbc0 <__mulsf3_pse+0x9c>
     ba4:	5c cf       	rjmp	.-328    	; 0xa5e <__fp_inf>
     ba6:	a6 cf       	rjmp	.-180    	; 0xaf4 <__fp_szero>
     ba8:	5f 3f       	cpi	r21, 0xFF	; 255
     baa:	ec f3       	brlt	.-6      	; 0xba6 <__mulsf3_pse+0x82>
     bac:	98 3e       	cpi	r25, 0xE8	; 232
     bae:	dc f3       	brlt	.-10     	; 0xba6 <__mulsf3_pse+0x82>
     bb0:	86 95       	lsr	r24
     bb2:	77 95       	ror	r23
     bb4:	67 95       	ror	r22
     bb6:	b7 95       	ror	r27
     bb8:	f7 95       	ror	r31
     bba:	e7 95       	ror	r30
     bbc:	9f 5f       	subi	r25, 0xFF	; 255
     bbe:	c1 f7       	brne	.-16     	; 0xbb0 <__mulsf3_pse+0x8c>
     bc0:	fe 2b       	or	r31, r30
     bc2:	88 0f       	add	r24, r24
     bc4:	91 1d       	adc	r25, r1
     bc6:	96 95       	lsr	r25
     bc8:	87 95       	ror	r24
     bca:	97 f9       	bld	r25, 7
     bcc:	08 95       	ret

00000bce <__divmodsi4>:
     bce:	05 2e       	mov	r0, r21
     bd0:	97 fb       	bst	r25, 7
     bd2:	16 f4       	brtc	.+4      	; 0xbd8 <__divmodsi4+0xa>
     bd4:	00 94       	com	r0
     bd6:	0f d0       	rcall	.+30     	; 0xbf6 <__negsi2>
     bd8:	57 fd       	sbrc	r21, 7
     bda:	05 d0       	rcall	.+10     	; 0xbe6 <__divmodsi4_neg2>
     bdc:	1a d0       	rcall	.+52     	; 0xc12 <__udivmodsi4>
     bde:	07 fc       	sbrc	r0, 7
     be0:	02 d0       	rcall	.+4      	; 0xbe6 <__divmodsi4_neg2>
     be2:	46 f4       	brtc	.+16     	; 0xbf4 <__divmodsi4_exit>
     be4:	08 c0       	rjmp	.+16     	; 0xbf6 <__negsi2>

00000be6 <__divmodsi4_neg2>:
     be6:	50 95       	com	r21
     be8:	40 95       	com	r20
     bea:	30 95       	com	r19
     bec:	21 95       	neg	r18
     bee:	3f 4f       	sbci	r19, 0xFF	; 255
     bf0:	4f 4f       	sbci	r20, 0xFF	; 255
     bf2:	5f 4f       	sbci	r21, 0xFF	; 255

00000bf4 <__divmodsi4_exit>:
     bf4:	08 95       	ret

00000bf6 <__negsi2>:
     bf6:	90 95       	com	r25
     bf8:	80 95       	com	r24
     bfa:	70 95       	com	r23
     bfc:	61 95       	neg	r22
     bfe:	7f 4f       	sbci	r23, 0xFF	; 255
     c00:	8f 4f       	sbci	r24, 0xFF	; 255
     c02:	9f 4f       	sbci	r25, 0xFF	; 255
     c04:	08 95       	ret

00000c06 <__tablejump2__>:
     c06:	ee 0f       	add	r30, r30
     c08:	ff 1f       	adc	r31, r31

00000c0a <__tablejump__>:
     c0a:	05 90       	lpm	r0, Z+
     c0c:	f4 91       	lpm	r31, Z
     c0e:	e0 2d       	mov	r30, r0
     c10:	19 94       	eijmp

00000c12 <__udivmodsi4>:
     c12:	a1 e2       	ldi	r26, 0x21	; 33
     c14:	1a 2e       	mov	r1, r26
     c16:	aa 1b       	sub	r26, r26
     c18:	bb 1b       	sub	r27, r27
     c1a:	fd 01       	movw	r30, r26
     c1c:	0d c0       	rjmp	.+26     	; 0xc38 <__udivmodsi4_ep>

00000c1e <__udivmodsi4_loop>:
     c1e:	aa 1f       	adc	r26, r26
     c20:	bb 1f       	adc	r27, r27
     c22:	ee 1f       	adc	r30, r30
     c24:	ff 1f       	adc	r31, r31
     c26:	a2 17       	cp	r26, r18
     c28:	b3 07       	cpc	r27, r19
     c2a:	e4 07       	cpc	r30, r20
     c2c:	f5 07       	cpc	r31, r21
     c2e:	20 f0       	brcs	.+8      	; 0xc38 <__udivmodsi4_ep>
     c30:	a2 1b       	sub	r26, r18
     c32:	b3 0b       	sbc	r27, r19
     c34:	e4 0b       	sbc	r30, r20
     c36:	f5 0b       	sbc	r31, r21

00000c38 <__udivmodsi4_ep>:
     c38:	66 1f       	adc	r22, r22
     c3a:	77 1f       	adc	r23, r23
     c3c:	88 1f       	adc	r24, r24
     c3e:	99 1f       	adc	r25, r25
     c40:	1a 94       	dec	r1
     c42:	69 f7       	brne	.-38     	; 0xc1e <__udivmodsi4_loop>
     c44:	60 95       	com	r22
     c46:	70 95       	com	r23
     c48:	80 95       	com	r24
     c4a:	90 95       	com	r25
     c4c:	9b 01       	movw	r18, r22
     c4e:	ac 01       	movw	r20, r24
     c50:	bd 01       	movw	r22, r26
     c52:	cf 01       	movw	r24, r30
     c54:	08 95       	ret

00000c56 <fdevopen>:
     c56:	0f 93       	push	r16
     c58:	1f 93       	push	r17
     c5a:	cf 93       	push	r28
     c5c:	df 93       	push	r29
     c5e:	ec 01       	movw	r28, r24
     c60:	8b 01       	movw	r16, r22
     c62:	00 97       	sbiw	r24, 0x00	; 0
     c64:	31 f4       	brne	.+12     	; 0xc72 <fdevopen+0x1c>
     c66:	61 15       	cp	r22, r1
     c68:	71 05       	cpc	r23, r1
     c6a:	19 f4       	brne	.+6      	; 0xc72 <fdevopen+0x1c>
     c6c:	80 e0       	ldi	r24, 0x00	; 0
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	37 c0       	rjmp	.+110    	; 0xce0 <fdevopen+0x8a>
     c72:	6e e0       	ldi	r22, 0x0E	; 14
     c74:	70 e0       	ldi	r23, 0x00	; 0
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	36 d2       	rcall	.+1132   	; 0x10e8 <calloc>
     c7c:	fc 01       	movw	r30, r24
     c7e:	00 97       	sbiw	r24, 0x00	; 0
     c80:	a9 f3       	breq	.-22     	; 0xc6c <fdevopen+0x16>
     c82:	80 e8       	ldi	r24, 0x80	; 128
     c84:	83 83       	std	Z+3, r24	; 0x03
     c86:	01 15       	cp	r16, r1
     c88:	11 05       	cpc	r17, r1
     c8a:	71 f0       	breq	.+28     	; 0xca8 <fdevopen+0x52>
     c8c:	13 87       	std	Z+11, r17	; 0x0b
     c8e:	02 87       	std	Z+10, r16	; 0x0a
     c90:	81 e8       	ldi	r24, 0x81	; 129
     c92:	83 83       	std	Z+3, r24	; 0x03
     c94:	80 91 1f 02 	lds	r24, 0x021F
     c98:	90 91 20 02 	lds	r25, 0x0220
     c9c:	89 2b       	or	r24, r25
     c9e:	21 f4       	brne	.+8      	; 0xca8 <fdevopen+0x52>
     ca0:	f0 93 20 02 	sts	0x0220, r31
     ca4:	e0 93 1f 02 	sts	0x021F, r30
     ca8:	20 97       	sbiw	r28, 0x00	; 0
     caa:	c9 f0       	breq	.+50     	; 0xcde <fdevopen+0x88>
     cac:	d1 87       	std	Z+9, r29	; 0x09
     cae:	c0 87       	std	Z+8, r28	; 0x08
     cb0:	83 81       	ldd	r24, Z+3	; 0x03
     cb2:	82 60       	ori	r24, 0x02	; 2
     cb4:	83 83       	std	Z+3, r24	; 0x03
     cb6:	80 91 21 02 	lds	r24, 0x0221
     cba:	90 91 22 02 	lds	r25, 0x0222
     cbe:	89 2b       	or	r24, r25
     cc0:	71 f4       	brne	.+28     	; 0xcde <fdevopen+0x88>
     cc2:	f0 93 22 02 	sts	0x0222, r31
     cc6:	e0 93 21 02 	sts	0x0221, r30
     cca:	80 91 23 02 	lds	r24, 0x0223
     cce:	90 91 24 02 	lds	r25, 0x0224
     cd2:	89 2b       	or	r24, r25
     cd4:	21 f4       	brne	.+8      	; 0xcde <fdevopen+0x88>
     cd6:	f0 93 24 02 	sts	0x0224, r31
     cda:	e0 93 23 02 	sts	0x0223, r30
     cde:	cf 01       	movw	r24, r30
     ce0:	df 91       	pop	r29
     ce2:	cf 91       	pop	r28
     ce4:	1f 91       	pop	r17
     ce6:	0f 91       	pop	r16
     ce8:	08 95       	ret

00000cea <printf>:
     cea:	cf 93       	push	r28
     cec:	df 93       	push	r29
     cee:	cd b7       	in	r28, 0x3d	; 61
     cf0:	de b7       	in	r29, 0x3e	; 62
     cf2:	fe 01       	movw	r30, r28
     cf4:	36 96       	adiw	r30, 0x06	; 6
     cf6:	61 91       	ld	r22, Z+
     cf8:	71 91       	ld	r23, Z+
     cfa:	af 01       	movw	r20, r30
     cfc:	80 91 21 02 	lds	r24, 0x0221
     d00:	90 91 22 02 	lds	r25, 0x0222
     d04:	03 d0       	rcall	.+6      	; 0xd0c <vfprintf>
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	08 95       	ret

00000d0c <vfprintf>:
     d0c:	2f 92       	push	r2
     d0e:	3f 92       	push	r3
     d10:	4f 92       	push	r4
     d12:	5f 92       	push	r5
     d14:	6f 92       	push	r6
     d16:	7f 92       	push	r7
     d18:	8f 92       	push	r8
     d1a:	9f 92       	push	r9
     d1c:	af 92       	push	r10
     d1e:	bf 92       	push	r11
     d20:	cf 92       	push	r12
     d22:	df 92       	push	r13
     d24:	ef 92       	push	r14
     d26:	ff 92       	push	r15
     d28:	0f 93       	push	r16
     d2a:	1f 93       	push	r17
     d2c:	cf 93       	push	r28
     d2e:	df 93       	push	r29
     d30:	cd b7       	in	r28, 0x3d	; 61
     d32:	de b7       	in	r29, 0x3e	; 62
     d34:	2c 97       	sbiw	r28, 0x0c	; 12
     d36:	0f b6       	in	r0, 0x3f	; 63
     d38:	f8 94       	cli
     d3a:	de bf       	out	0x3e, r29	; 62
     d3c:	0f be       	out	0x3f, r0	; 63
     d3e:	cd bf       	out	0x3d, r28	; 61
     d40:	7c 01       	movw	r14, r24
     d42:	6b 01       	movw	r12, r22
     d44:	8a 01       	movw	r16, r20
     d46:	fc 01       	movw	r30, r24
     d48:	17 82       	std	Z+7, r1	; 0x07
     d4a:	16 82       	std	Z+6, r1	; 0x06
     d4c:	83 81       	ldd	r24, Z+3	; 0x03
     d4e:	81 ff       	sbrs	r24, 1
     d50:	b0 c1       	rjmp	.+864    	; 0x10b2 <vfprintf+0x3a6>
     d52:	ce 01       	movw	r24, r28
     d54:	01 96       	adiw	r24, 0x01	; 1
     d56:	4c 01       	movw	r8, r24
     d58:	f7 01       	movw	r30, r14
     d5a:	93 81       	ldd	r25, Z+3	; 0x03
     d5c:	f6 01       	movw	r30, r12
     d5e:	93 fd       	sbrc	r25, 3
     d60:	85 91       	lpm	r24, Z+
     d62:	93 ff       	sbrs	r25, 3
     d64:	81 91       	ld	r24, Z+
     d66:	6f 01       	movw	r12, r30
     d68:	88 23       	and	r24, r24
     d6a:	09 f4       	brne	.+2      	; 0xd6e <vfprintf+0x62>
     d6c:	9e c1       	rjmp	.+828    	; 0x10aa <vfprintf+0x39e>
     d6e:	85 32       	cpi	r24, 0x25	; 37
     d70:	39 f4       	brne	.+14     	; 0xd80 <vfprintf+0x74>
     d72:	93 fd       	sbrc	r25, 3
     d74:	85 91       	lpm	r24, Z+
     d76:	93 ff       	sbrs	r25, 3
     d78:	81 91       	ld	r24, Z+
     d7a:	6f 01       	movw	r12, r30
     d7c:	85 32       	cpi	r24, 0x25	; 37
     d7e:	21 f4       	brne	.+8      	; 0xd88 <vfprintf+0x7c>
     d80:	b7 01       	movw	r22, r14
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0f d3       	rcall	.+1566   	; 0x13a4 <fputc>
     d86:	e8 cf       	rjmp	.-48     	; 0xd58 <vfprintf+0x4c>
     d88:	51 2c       	mov	r5, r1
     d8a:	31 2c       	mov	r3, r1
     d8c:	20 e0       	ldi	r18, 0x00	; 0
     d8e:	20 32       	cpi	r18, 0x20	; 32
     d90:	a0 f4       	brcc	.+40     	; 0xdba <vfprintf+0xae>
     d92:	8b 32       	cpi	r24, 0x2B	; 43
     d94:	69 f0       	breq	.+26     	; 0xdb0 <vfprintf+0xa4>
     d96:	30 f4       	brcc	.+12     	; 0xda4 <vfprintf+0x98>
     d98:	80 32       	cpi	r24, 0x20	; 32
     d9a:	59 f0       	breq	.+22     	; 0xdb2 <vfprintf+0xa6>
     d9c:	83 32       	cpi	r24, 0x23	; 35
     d9e:	69 f4       	brne	.+26     	; 0xdba <vfprintf+0xae>
     da0:	20 61       	ori	r18, 0x10	; 16
     da2:	2c c0       	rjmp	.+88     	; 0xdfc <vfprintf+0xf0>
     da4:	8d 32       	cpi	r24, 0x2D	; 45
     da6:	39 f0       	breq	.+14     	; 0xdb6 <vfprintf+0xaa>
     da8:	80 33       	cpi	r24, 0x30	; 48
     daa:	39 f4       	brne	.+14     	; 0xdba <vfprintf+0xae>
     dac:	21 60       	ori	r18, 0x01	; 1
     dae:	26 c0       	rjmp	.+76     	; 0xdfc <vfprintf+0xf0>
     db0:	22 60       	ori	r18, 0x02	; 2
     db2:	24 60       	ori	r18, 0x04	; 4
     db4:	23 c0       	rjmp	.+70     	; 0xdfc <vfprintf+0xf0>
     db6:	28 60       	ori	r18, 0x08	; 8
     db8:	21 c0       	rjmp	.+66     	; 0xdfc <vfprintf+0xf0>
     dba:	27 fd       	sbrc	r18, 7
     dbc:	27 c0       	rjmp	.+78     	; 0xe0c <vfprintf+0x100>
     dbe:	30 ed       	ldi	r19, 0xD0	; 208
     dc0:	38 0f       	add	r19, r24
     dc2:	3a 30       	cpi	r19, 0x0A	; 10
     dc4:	78 f4       	brcc	.+30     	; 0xde4 <vfprintf+0xd8>
     dc6:	26 ff       	sbrs	r18, 6
     dc8:	06 c0       	rjmp	.+12     	; 0xdd6 <vfprintf+0xca>
     dca:	fa e0       	ldi	r31, 0x0A	; 10
     dcc:	5f 9e       	mul	r5, r31
     dce:	30 0d       	add	r19, r0
     dd0:	11 24       	eor	r1, r1
     dd2:	53 2e       	mov	r5, r19
     dd4:	13 c0       	rjmp	.+38     	; 0xdfc <vfprintf+0xf0>
     dd6:	8a e0       	ldi	r24, 0x0A	; 10
     dd8:	38 9e       	mul	r3, r24
     dda:	30 0d       	add	r19, r0
     ddc:	11 24       	eor	r1, r1
     dde:	33 2e       	mov	r3, r19
     de0:	20 62       	ori	r18, 0x20	; 32
     de2:	0c c0       	rjmp	.+24     	; 0xdfc <vfprintf+0xf0>
     de4:	8e 32       	cpi	r24, 0x2E	; 46
     de6:	21 f4       	brne	.+8      	; 0xdf0 <vfprintf+0xe4>
     de8:	26 fd       	sbrc	r18, 6
     dea:	5f c1       	rjmp	.+702    	; 0x10aa <vfprintf+0x39e>
     dec:	20 64       	ori	r18, 0x40	; 64
     dee:	06 c0       	rjmp	.+12     	; 0xdfc <vfprintf+0xf0>
     df0:	8c 36       	cpi	r24, 0x6C	; 108
     df2:	11 f4       	brne	.+4      	; 0xdf8 <vfprintf+0xec>
     df4:	20 68       	ori	r18, 0x80	; 128
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <vfprintf+0xf0>
     df8:	88 36       	cpi	r24, 0x68	; 104
     dfa:	41 f4       	brne	.+16     	; 0xe0c <vfprintf+0x100>
     dfc:	f6 01       	movw	r30, r12
     dfe:	93 fd       	sbrc	r25, 3
     e00:	85 91       	lpm	r24, Z+
     e02:	93 ff       	sbrs	r25, 3
     e04:	81 91       	ld	r24, Z+
     e06:	6f 01       	movw	r12, r30
     e08:	81 11       	cpse	r24, r1
     e0a:	c1 cf       	rjmp	.-126    	; 0xd8e <vfprintf+0x82>
     e0c:	98 2f       	mov	r25, r24
     e0e:	9f 7d       	andi	r25, 0xDF	; 223
     e10:	95 54       	subi	r25, 0x45	; 69
     e12:	93 30       	cpi	r25, 0x03	; 3
     e14:	28 f4       	brcc	.+10     	; 0xe20 <vfprintf+0x114>
     e16:	0c 5f       	subi	r16, 0xFC	; 252
     e18:	1f 4f       	sbci	r17, 0xFF	; 255
     e1a:	ff e3       	ldi	r31, 0x3F	; 63
     e1c:	f9 83       	std	Y+1, r31	; 0x01
     e1e:	0d c0       	rjmp	.+26     	; 0xe3a <vfprintf+0x12e>
     e20:	83 36       	cpi	r24, 0x63	; 99
     e22:	31 f0       	breq	.+12     	; 0xe30 <vfprintf+0x124>
     e24:	83 37       	cpi	r24, 0x73	; 115
     e26:	71 f0       	breq	.+28     	; 0xe44 <vfprintf+0x138>
     e28:	83 35       	cpi	r24, 0x53	; 83
     e2a:	09 f0       	breq	.+2      	; 0xe2e <vfprintf+0x122>
     e2c:	57 c0       	rjmp	.+174    	; 0xedc <vfprintf+0x1d0>
     e2e:	21 c0       	rjmp	.+66     	; 0xe72 <vfprintf+0x166>
     e30:	f8 01       	movw	r30, r16
     e32:	80 81       	ld	r24, Z
     e34:	89 83       	std	Y+1, r24	; 0x01
     e36:	0e 5f       	subi	r16, 0xFE	; 254
     e38:	1f 4f       	sbci	r17, 0xFF	; 255
     e3a:	44 24       	eor	r4, r4
     e3c:	43 94       	inc	r4
     e3e:	51 2c       	mov	r5, r1
     e40:	54 01       	movw	r10, r8
     e42:	14 c0       	rjmp	.+40     	; 0xe6c <vfprintf+0x160>
     e44:	38 01       	movw	r6, r16
     e46:	f2 e0       	ldi	r31, 0x02	; 2
     e48:	6f 0e       	add	r6, r31
     e4a:	71 1c       	adc	r7, r1
     e4c:	f8 01       	movw	r30, r16
     e4e:	a0 80       	ld	r10, Z
     e50:	b1 80       	ldd	r11, Z+1	; 0x01
     e52:	26 ff       	sbrs	r18, 6
     e54:	03 c0       	rjmp	.+6      	; 0xe5c <vfprintf+0x150>
     e56:	65 2d       	mov	r22, r5
     e58:	70 e0       	ldi	r23, 0x00	; 0
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <vfprintf+0x154>
     e5c:	6f ef       	ldi	r22, 0xFF	; 255
     e5e:	7f ef       	ldi	r23, 0xFF	; 255
     e60:	c5 01       	movw	r24, r10
     e62:	2c 87       	std	Y+12, r18	; 0x0c
     e64:	94 d2       	rcall	.+1320   	; 0x138e <strnlen>
     e66:	2c 01       	movw	r4, r24
     e68:	83 01       	movw	r16, r6
     e6a:	2c 85       	ldd	r18, Y+12	; 0x0c
     e6c:	2f 77       	andi	r18, 0x7F	; 127
     e6e:	22 2e       	mov	r2, r18
     e70:	16 c0       	rjmp	.+44     	; 0xe9e <vfprintf+0x192>
     e72:	38 01       	movw	r6, r16
     e74:	f2 e0       	ldi	r31, 0x02	; 2
     e76:	6f 0e       	add	r6, r31
     e78:	71 1c       	adc	r7, r1
     e7a:	f8 01       	movw	r30, r16
     e7c:	a0 80       	ld	r10, Z
     e7e:	b1 80       	ldd	r11, Z+1	; 0x01
     e80:	26 ff       	sbrs	r18, 6
     e82:	03 c0       	rjmp	.+6      	; 0xe8a <vfprintf+0x17e>
     e84:	65 2d       	mov	r22, r5
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <vfprintf+0x182>
     e8a:	6f ef       	ldi	r22, 0xFF	; 255
     e8c:	7f ef       	ldi	r23, 0xFF	; 255
     e8e:	c5 01       	movw	r24, r10
     e90:	2c 87       	std	Y+12, r18	; 0x0c
     e92:	6b d2       	rcall	.+1238   	; 0x136a <strnlen_P>
     e94:	2c 01       	movw	r4, r24
     e96:	2c 85       	ldd	r18, Y+12	; 0x0c
     e98:	20 68       	ori	r18, 0x80	; 128
     e9a:	22 2e       	mov	r2, r18
     e9c:	83 01       	movw	r16, r6
     e9e:	23 fc       	sbrc	r2, 3
     ea0:	19 c0       	rjmp	.+50     	; 0xed4 <vfprintf+0x1c8>
     ea2:	83 2d       	mov	r24, r3
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	48 16       	cp	r4, r24
     ea8:	59 06       	cpc	r5, r25
     eaa:	a0 f4       	brcc	.+40     	; 0xed4 <vfprintf+0x1c8>
     eac:	b7 01       	movw	r22, r14
     eae:	80 e2       	ldi	r24, 0x20	; 32
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	78 d2       	rcall	.+1264   	; 0x13a4 <fputc>
     eb4:	3a 94       	dec	r3
     eb6:	f5 cf       	rjmp	.-22     	; 0xea2 <vfprintf+0x196>
     eb8:	f5 01       	movw	r30, r10
     eba:	27 fc       	sbrc	r2, 7
     ebc:	85 91       	lpm	r24, Z+
     ebe:	27 fe       	sbrs	r2, 7
     ec0:	81 91       	ld	r24, Z+
     ec2:	5f 01       	movw	r10, r30
     ec4:	b7 01       	movw	r22, r14
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	6d d2       	rcall	.+1242   	; 0x13a4 <fputc>
     eca:	31 10       	cpse	r3, r1
     ecc:	3a 94       	dec	r3
     ece:	f1 e0       	ldi	r31, 0x01	; 1
     ed0:	4f 1a       	sub	r4, r31
     ed2:	51 08       	sbc	r5, r1
     ed4:	41 14       	cp	r4, r1
     ed6:	51 04       	cpc	r5, r1
     ed8:	79 f7       	brne	.-34     	; 0xeb8 <vfprintf+0x1ac>
     eda:	de c0       	rjmp	.+444    	; 0x1098 <vfprintf+0x38c>
     edc:	84 36       	cpi	r24, 0x64	; 100
     ede:	11 f0       	breq	.+4      	; 0xee4 <vfprintf+0x1d8>
     ee0:	89 36       	cpi	r24, 0x69	; 105
     ee2:	31 f5       	brne	.+76     	; 0xf30 <vfprintf+0x224>
     ee4:	f8 01       	movw	r30, r16
     ee6:	27 ff       	sbrs	r18, 7
     ee8:	07 c0       	rjmp	.+14     	; 0xef8 <vfprintf+0x1ec>
     eea:	60 81       	ld	r22, Z
     eec:	71 81       	ldd	r23, Z+1	; 0x01
     eee:	82 81       	ldd	r24, Z+2	; 0x02
     ef0:	93 81       	ldd	r25, Z+3	; 0x03
     ef2:	0c 5f       	subi	r16, 0xFC	; 252
     ef4:	1f 4f       	sbci	r17, 0xFF	; 255
     ef6:	08 c0       	rjmp	.+16     	; 0xf08 <vfprintf+0x1fc>
     ef8:	60 81       	ld	r22, Z
     efa:	71 81       	ldd	r23, Z+1	; 0x01
     efc:	88 27       	eor	r24, r24
     efe:	77 fd       	sbrc	r23, 7
     f00:	80 95       	com	r24
     f02:	98 2f       	mov	r25, r24
     f04:	0e 5f       	subi	r16, 0xFE	; 254
     f06:	1f 4f       	sbci	r17, 0xFF	; 255
     f08:	2f 76       	andi	r18, 0x6F	; 111
     f0a:	b2 2e       	mov	r11, r18
     f0c:	97 ff       	sbrs	r25, 7
     f0e:	09 c0       	rjmp	.+18     	; 0xf22 <vfprintf+0x216>
     f10:	90 95       	com	r25
     f12:	80 95       	com	r24
     f14:	70 95       	com	r23
     f16:	61 95       	neg	r22
     f18:	7f 4f       	sbci	r23, 0xFF	; 255
     f1a:	8f 4f       	sbci	r24, 0xFF	; 255
     f1c:	9f 4f       	sbci	r25, 0xFF	; 255
     f1e:	20 68       	ori	r18, 0x80	; 128
     f20:	b2 2e       	mov	r11, r18
     f22:	2a e0       	ldi	r18, 0x0A	; 10
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	a4 01       	movw	r20, r8
     f28:	6f d2       	rcall	.+1246   	; 0x1408 <__ultoa_invert>
     f2a:	a8 2e       	mov	r10, r24
     f2c:	a8 18       	sub	r10, r8
     f2e:	43 c0       	rjmp	.+134    	; 0xfb6 <vfprintf+0x2aa>
     f30:	85 37       	cpi	r24, 0x75	; 117
     f32:	29 f4       	brne	.+10     	; 0xf3e <vfprintf+0x232>
     f34:	2f 7e       	andi	r18, 0xEF	; 239
     f36:	b2 2e       	mov	r11, r18
     f38:	2a e0       	ldi	r18, 0x0A	; 10
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	25 c0       	rjmp	.+74     	; 0xf88 <vfprintf+0x27c>
     f3e:	f2 2f       	mov	r31, r18
     f40:	f9 7f       	andi	r31, 0xF9	; 249
     f42:	bf 2e       	mov	r11, r31
     f44:	8f 36       	cpi	r24, 0x6F	; 111
     f46:	c1 f0       	breq	.+48     	; 0xf78 <vfprintf+0x26c>
     f48:	18 f4       	brcc	.+6      	; 0xf50 <vfprintf+0x244>
     f4a:	88 35       	cpi	r24, 0x58	; 88
     f4c:	79 f0       	breq	.+30     	; 0xf6c <vfprintf+0x260>
     f4e:	ad c0       	rjmp	.+346    	; 0x10aa <vfprintf+0x39e>
     f50:	80 37       	cpi	r24, 0x70	; 112
     f52:	19 f0       	breq	.+6      	; 0xf5a <vfprintf+0x24e>
     f54:	88 37       	cpi	r24, 0x78	; 120
     f56:	21 f0       	breq	.+8      	; 0xf60 <vfprintf+0x254>
     f58:	a8 c0       	rjmp	.+336    	; 0x10aa <vfprintf+0x39e>
     f5a:	2f 2f       	mov	r18, r31
     f5c:	20 61       	ori	r18, 0x10	; 16
     f5e:	b2 2e       	mov	r11, r18
     f60:	b4 fe       	sbrs	r11, 4
     f62:	0d c0       	rjmp	.+26     	; 0xf7e <vfprintf+0x272>
     f64:	8b 2d       	mov	r24, r11
     f66:	84 60       	ori	r24, 0x04	; 4
     f68:	b8 2e       	mov	r11, r24
     f6a:	09 c0       	rjmp	.+18     	; 0xf7e <vfprintf+0x272>
     f6c:	24 ff       	sbrs	r18, 4
     f6e:	0a c0       	rjmp	.+20     	; 0xf84 <vfprintf+0x278>
     f70:	9f 2f       	mov	r25, r31
     f72:	96 60       	ori	r25, 0x06	; 6
     f74:	b9 2e       	mov	r11, r25
     f76:	06 c0       	rjmp	.+12     	; 0xf84 <vfprintf+0x278>
     f78:	28 e0       	ldi	r18, 0x08	; 8
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	05 c0       	rjmp	.+10     	; 0xf88 <vfprintf+0x27c>
     f7e:	20 e1       	ldi	r18, 0x10	; 16
     f80:	30 e0       	ldi	r19, 0x00	; 0
     f82:	02 c0       	rjmp	.+4      	; 0xf88 <vfprintf+0x27c>
     f84:	20 e1       	ldi	r18, 0x10	; 16
     f86:	32 e0       	ldi	r19, 0x02	; 2
     f88:	f8 01       	movw	r30, r16
     f8a:	b7 fe       	sbrs	r11, 7
     f8c:	07 c0       	rjmp	.+14     	; 0xf9c <vfprintf+0x290>
     f8e:	60 81       	ld	r22, Z
     f90:	71 81       	ldd	r23, Z+1	; 0x01
     f92:	82 81       	ldd	r24, Z+2	; 0x02
     f94:	93 81       	ldd	r25, Z+3	; 0x03
     f96:	0c 5f       	subi	r16, 0xFC	; 252
     f98:	1f 4f       	sbci	r17, 0xFF	; 255
     f9a:	06 c0       	rjmp	.+12     	; 0xfa8 <vfprintf+0x29c>
     f9c:	60 81       	ld	r22, Z
     f9e:	71 81       	ldd	r23, Z+1	; 0x01
     fa0:	80 e0       	ldi	r24, 0x00	; 0
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	0e 5f       	subi	r16, 0xFE	; 254
     fa6:	1f 4f       	sbci	r17, 0xFF	; 255
     fa8:	a4 01       	movw	r20, r8
     faa:	2e d2       	rcall	.+1116   	; 0x1408 <__ultoa_invert>
     fac:	a8 2e       	mov	r10, r24
     fae:	a8 18       	sub	r10, r8
     fb0:	fb 2d       	mov	r31, r11
     fb2:	ff 77       	andi	r31, 0x7F	; 127
     fb4:	bf 2e       	mov	r11, r31
     fb6:	b6 fe       	sbrs	r11, 6
     fb8:	0b c0       	rjmp	.+22     	; 0xfd0 <vfprintf+0x2c4>
     fba:	2b 2d       	mov	r18, r11
     fbc:	2e 7f       	andi	r18, 0xFE	; 254
     fbe:	a5 14       	cp	r10, r5
     fc0:	50 f4       	brcc	.+20     	; 0xfd6 <vfprintf+0x2ca>
     fc2:	b4 fe       	sbrs	r11, 4
     fc4:	0a c0       	rjmp	.+20     	; 0xfda <vfprintf+0x2ce>
     fc6:	b2 fc       	sbrc	r11, 2
     fc8:	08 c0       	rjmp	.+16     	; 0xfda <vfprintf+0x2ce>
     fca:	2b 2d       	mov	r18, r11
     fcc:	2e 7e       	andi	r18, 0xEE	; 238
     fce:	05 c0       	rjmp	.+10     	; 0xfda <vfprintf+0x2ce>
     fd0:	7a 2c       	mov	r7, r10
     fd2:	2b 2d       	mov	r18, r11
     fd4:	03 c0       	rjmp	.+6      	; 0xfdc <vfprintf+0x2d0>
     fd6:	7a 2c       	mov	r7, r10
     fd8:	01 c0       	rjmp	.+2      	; 0xfdc <vfprintf+0x2d0>
     fda:	75 2c       	mov	r7, r5
     fdc:	24 ff       	sbrs	r18, 4
     fde:	0d c0       	rjmp	.+26     	; 0xffa <vfprintf+0x2ee>
     fe0:	fe 01       	movw	r30, r28
     fe2:	ea 0d       	add	r30, r10
     fe4:	f1 1d       	adc	r31, r1
     fe6:	80 81       	ld	r24, Z
     fe8:	80 33       	cpi	r24, 0x30	; 48
     fea:	11 f4       	brne	.+4      	; 0xff0 <vfprintf+0x2e4>
     fec:	29 7e       	andi	r18, 0xE9	; 233
     fee:	09 c0       	rjmp	.+18     	; 0x1002 <vfprintf+0x2f6>
     ff0:	22 ff       	sbrs	r18, 2
     ff2:	06 c0       	rjmp	.+12     	; 0x1000 <vfprintf+0x2f4>
     ff4:	73 94       	inc	r7
     ff6:	73 94       	inc	r7
     ff8:	04 c0       	rjmp	.+8      	; 0x1002 <vfprintf+0x2f6>
     ffa:	82 2f       	mov	r24, r18
     ffc:	86 78       	andi	r24, 0x86	; 134
     ffe:	09 f0       	breq	.+2      	; 0x1002 <vfprintf+0x2f6>
    1000:	73 94       	inc	r7
    1002:	23 fd       	sbrc	r18, 3
    1004:	12 c0       	rjmp	.+36     	; 0x102a <vfprintf+0x31e>
    1006:	20 ff       	sbrs	r18, 0
    1008:	06 c0       	rjmp	.+12     	; 0x1016 <vfprintf+0x30a>
    100a:	5a 2c       	mov	r5, r10
    100c:	73 14       	cp	r7, r3
    100e:	18 f4       	brcc	.+6      	; 0x1016 <vfprintf+0x30a>
    1010:	53 0c       	add	r5, r3
    1012:	57 18       	sub	r5, r7
    1014:	73 2c       	mov	r7, r3
    1016:	73 14       	cp	r7, r3
    1018:	60 f4       	brcc	.+24     	; 0x1032 <vfprintf+0x326>
    101a:	b7 01       	movw	r22, r14
    101c:	80 e2       	ldi	r24, 0x20	; 32
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	2c 87       	std	Y+12, r18	; 0x0c
    1022:	c0 d1       	rcall	.+896    	; 0x13a4 <fputc>
    1024:	73 94       	inc	r7
    1026:	2c 85       	ldd	r18, Y+12	; 0x0c
    1028:	f6 cf       	rjmp	.-20     	; 0x1016 <vfprintf+0x30a>
    102a:	73 14       	cp	r7, r3
    102c:	10 f4       	brcc	.+4      	; 0x1032 <vfprintf+0x326>
    102e:	37 18       	sub	r3, r7
    1030:	01 c0       	rjmp	.+2      	; 0x1034 <vfprintf+0x328>
    1032:	31 2c       	mov	r3, r1
    1034:	24 ff       	sbrs	r18, 4
    1036:	11 c0       	rjmp	.+34     	; 0x105a <vfprintf+0x34e>
    1038:	b7 01       	movw	r22, r14
    103a:	80 e3       	ldi	r24, 0x30	; 48
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	2c 87       	std	Y+12, r18	; 0x0c
    1040:	b1 d1       	rcall	.+866    	; 0x13a4 <fputc>
    1042:	2c 85       	ldd	r18, Y+12	; 0x0c
    1044:	22 ff       	sbrs	r18, 2
    1046:	16 c0       	rjmp	.+44     	; 0x1074 <vfprintf+0x368>
    1048:	21 ff       	sbrs	r18, 1
    104a:	03 c0       	rjmp	.+6      	; 0x1052 <vfprintf+0x346>
    104c:	88 e5       	ldi	r24, 0x58	; 88
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	02 c0       	rjmp	.+4      	; 0x1056 <vfprintf+0x34a>
    1052:	88 e7       	ldi	r24, 0x78	; 120
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	b7 01       	movw	r22, r14
    1058:	0c c0       	rjmp	.+24     	; 0x1072 <vfprintf+0x366>
    105a:	82 2f       	mov	r24, r18
    105c:	86 78       	andi	r24, 0x86	; 134
    105e:	51 f0       	breq	.+20     	; 0x1074 <vfprintf+0x368>
    1060:	21 fd       	sbrc	r18, 1
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <vfprintf+0x35c>
    1064:	80 e2       	ldi	r24, 0x20	; 32
    1066:	01 c0       	rjmp	.+2      	; 0x106a <vfprintf+0x35e>
    1068:	8b e2       	ldi	r24, 0x2B	; 43
    106a:	27 fd       	sbrc	r18, 7
    106c:	8d e2       	ldi	r24, 0x2D	; 45
    106e:	b7 01       	movw	r22, r14
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	98 d1       	rcall	.+816    	; 0x13a4 <fputc>
    1074:	a5 14       	cp	r10, r5
    1076:	30 f4       	brcc	.+12     	; 0x1084 <vfprintf+0x378>
    1078:	b7 01       	movw	r22, r14
    107a:	80 e3       	ldi	r24, 0x30	; 48
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	92 d1       	rcall	.+804    	; 0x13a4 <fputc>
    1080:	5a 94       	dec	r5
    1082:	f8 cf       	rjmp	.-16     	; 0x1074 <vfprintf+0x368>
    1084:	aa 94       	dec	r10
    1086:	f4 01       	movw	r30, r8
    1088:	ea 0d       	add	r30, r10
    108a:	f1 1d       	adc	r31, r1
    108c:	80 81       	ld	r24, Z
    108e:	b7 01       	movw	r22, r14
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	88 d1       	rcall	.+784    	; 0x13a4 <fputc>
    1094:	a1 10       	cpse	r10, r1
    1096:	f6 cf       	rjmp	.-20     	; 0x1084 <vfprintf+0x378>
    1098:	33 20       	and	r3, r3
    109a:	09 f4       	brne	.+2      	; 0x109e <vfprintf+0x392>
    109c:	5d ce       	rjmp	.-838    	; 0xd58 <vfprintf+0x4c>
    109e:	b7 01       	movw	r22, r14
    10a0:	80 e2       	ldi	r24, 0x20	; 32
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	7f d1       	rcall	.+766    	; 0x13a4 <fputc>
    10a6:	3a 94       	dec	r3
    10a8:	f7 cf       	rjmp	.-18     	; 0x1098 <vfprintf+0x38c>
    10aa:	f7 01       	movw	r30, r14
    10ac:	86 81       	ldd	r24, Z+6	; 0x06
    10ae:	97 81       	ldd	r25, Z+7	; 0x07
    10b0:	02 c0       	rjmp	.+4      	; 0x10b6 <vfprintf+0x3aa>
    10b2:	8f ef       	ldi	r24, 0xFF	; 255
    10b4:	9f ef       	ldi	r25, 0xFF	; 255
    10b6:	2c 96       	adiw	r28, 0x0c	; 12
    10b8:	0f b6       	in	r0, 0x3f	; 63
    10ba:	f8 94       	cli
    10bc:	de bf       	out	0x3e, r29	; 62
    10be:	0f be       	out	0x3f, r0	; 63
    10c0:	cd bf       	out	0x3d, r28	; 61
    10c2:	df 91       	pop	r29
    10c4:	cf 91       	pop	r28
    10c6:	1f 91       	pop	r17
    10c8:	0f 91       	pop	r16
    10ca:	ff 90       	pop	r15
    10cc:	ef 90       	pop	r14
    10ce:	df 90       	pop	r13
    10d0:	cf 90       	pop	r12
    10d2:	bf 90       	pop	r11
    10d4:	af 90       	pop	r10
    10d6:	9f 90       	pop	r9
    10d8:	8f 90       	pop	r8
    10da:	7f 90       	pop	r7
    10dc:	6f 90       	pop	r6
    10de:	5f 90       	pop	r5
    10e0:	4f 90       	pop	r4
    10e2:	3f 90       	pop	r3
    10e4:	2f 90       	pop	r2
    10e6:	08 95       	ret

000010e8 <calloc>:
    10e8:	0f 93       	push	r16
    10ea:	1f 93       	push	r17
    10ec:	cf 93       	push	r28
    10ee:	df 93       	push	r29
    10f0:	86 9f       	mul	r24, r22
    10f2:	80 01       	movw	r16, r0
    10f4:	87 9f       	mul	r24, r23
    10f6:	10 0d       	add	r17, r0
    10f8:	96 9f       	mul	r25, r22
    10fa:	10 0d       	add	r17, r0
    10fc:	11 24       	eor	r1, r1
    10fe:	c8 01       	movw	r24, r16
    1100:	0d d0       	rcall	.+26     	; 0x111c <malloc>
    1102:	ec 01       	movw	r28, r24
    1104:	00 97       	sbiw	r24, 0x00	; 0
    1106:	21 f0       	breq	.+8      	; 0x1110 <calloc+0x28>
    1108:	a8 01       	movw	r20, r16
    110a:	60 e0       	ldi	r22, 0x00	; 0
    110c:	70 e0       	ldi	r23, 0x00	; 0
    110e:	38 d1       	rcall	.+624    	; 0x1380 <memset>
    1110:	ce 01       	movw	r24, r28
    1112:	df 91       	pop	r29
    1114:	cf 91       	pop	r28
    1116:	1f 91       	pop	r17
    1118:	0f 91       	pop	r16
    111a:	08 95       	ret

0000111c <malloc>:
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	82 30       	cpi	r24, 0x02	; 2
    1122:	91 05       	cpc	r25, r1
    1124:	10 f4       	brcc	.+4      	; 0x112a <malloc+0xe>
    1126:	82 e0       	ldi	r24, 0x02	; 2
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	e0 91 27 02 	lds	r30, 0x0227
    112e:	f0 91 28 02 	lds	r31, 0x0228
    1132:	20 e0       	ldi	r18, 0x00	; 0
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	a0 e0       	ldi	r26, 0x00	; 0
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	30 97       	sbiw	r30, 0x00	; 0
    113c:	39 f1       	breq	.+78     	; 0x118c <malloc+0x70>
    113e:	40 81       	ld	r20, Z
    1140:	51 81       	ldd	r21, Z+1	; 0x01
    1142:	48 17       	cp	r20, r24
    1144:	59 07       	cpc	r21, r25
    1146:	b8 f0       	brcs	.+46     	; 0x1176 <malloc+0x5a>
    1148:	48 17       	cp	r20, r24
    114a:	59 07       	cpc	r21, r25
    114c:	71 f4       	brne	.+28     	; 0x116a <malloc+0x4e>
    114e:	82 81       	ldd	r24, Z+2	; 0x02
    1150:	93 81       	ldd	r25, Z+3	; 0x03
    1152:	10 97       	sbiw	r26, 0x00	; 0
    1154:	29 f0       	breq	.+10     	; 0x1160 <malloc+0x44>
    1156:	13 96       	adiw	r26, 0x03	; 3
    1158:	9c 93       	st	X, r25
    115a:	8e 93       	st	-X, r24
    115c:	12 97       	sbiw	r26, 0x02	; 2
    115e:	2c c0       	rjmp	.+88     	; 0x11b8 <malloc+0x9c>
    1160:	90 93 28 02 	sts	0x0228, r25
    1164:	80 93 27 02 	sts	0x0227, r24
    1168:	27 c0       	rjmp	.+78     	; 0x11b8 <malloc+0x9c>
    116a:	21 15       	cp	r18, r1
    116c:	31 05       	cpc	r19, r1
    116e:	31 f0       	breq	.+12     	; 0x117c <malloc+0x60>
    1170:	42 17       	cp	r20, r18
    1172:	53 07       	cpc	r21, r19
    1174:	18 f0       	brcs	.+6      	; 0x117c <malloc+0x60>
    1176:	a9 01       	movw	r20, r18
    1178:	db 01       	movw	r26, r22
    117a:	01 c0       	rjmp	.+2      	; 0x117e <malloc+0x62>
    117c:	ef 01       	movw	r28, r30
    117e:	9a 01       	movw	r18, r20
    1180:	bd 01       	movw	r22, r26
    1182:	df 01       	movw	r26, r30
    1184:	02 80       	ldd	r0, Z+2	; 0x02
    1186:	f3 81       	ldd	r31, Z+3	; 0x03
    1188:	e0 2d       	mov	r30, r0
    118a:	d7 cf       	rjmp	.-82     	; 0x113a <malloc+0x1e>
    118c:	21 15       	cp	r18, r1
    118e:	31 05       	cpc	r19, r1
    1190:	f9 f0       	breq	.+62     	; 0x11d0 <malloc+0xb4>
    1192:	28 1b       	sub	r18, r24
    1194:	39 0b       	sbc	r19, r25
    1196:	24 30       	cpi	r18, 0x04	; 4
    1198:	31 05       	cpc	r19, r1
    119a:	80 f4       	brcc	.+32     	; 0x11bc <malloc+0xa0>
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	9b 81       	ldd	r25, Y+3	; 0x03
    11a0:	61 15       	cp	r22, r1
    11a2:	71 05       	cpc	r23, r1
    11a4:	21 f0       	breq	.+8      	; 0x11ae <malloc+0x92>
    11a6:	fb 01       	movw	r30, r22
    11a8:	93 83       	std	Z+3, r25	; 0x03
    11aa:	82 83       	std	Z+2, r24	; 0x02
    11ac:	04 c0       	rjmp	.+8      	; 0x11b6 <malloc+0x9a>
    11ae:	90 93 28 02 	sts	0x0228, r25
    11b2:	80 93 27 02 	sts	0x0227, r24
    11b6:	fe 01       	movw	r30, r28
    11b8:	32 96       	adiw	r30, 0x02	; 2
    11ba:	44 c0       	rjmp	.+136    	; 0x1244 <malloc+0x128>
    11bc:	fe 01       	movw	r30, r28
    11be:	e2 0f       	add	r30, r18
    11c0:	f3 1f       	adc	r31, r19
    11c2:	81 93       	st	Z+, r24
    11c4:	91 93       	st	Z+, r25
    11c6:	22 50       	subi	r18, 0x02	; 2
    11c8:	31 09       	sbc	r19, r1
    11ca:	39 83       	std	Y+1, r19	; 0x01
    11cc:	28 83       	st	Y, r18
    11ce:	3a c0       	rjmp	.+116    	; 0x1244 <malloc+0x128>
    11d0:	20 91 25 02 	lds	r18, 0x0225
    11d4:	30 91 26 02 	lds	r19, 0x0226
    11d8:	23 2b       	or	r18, r19
    11da:	41 f4       	brne	.+16     	; 0x11ec <malloc+0xd0>
    11dc:	20 91 02 02 	lds	r18, 0x0202
    11e0:	30 91 03 02 	lds	r19, 0x0203
    11e4:	30 93 26 02 	sts	0x0226, r19
    11e8:	20 93 25 02 	sts	0x0225, r18
    11ec:	20 91 00 02 	lds	r18, 0x0200
    11f0:	30 91 01 02 	lds	r19, 0x0201
    11f4:	21 15       	cp	r18, r1
    11f6:	31 05       	cpc	r19, r1
    11f8:	41 f4       	brne	.+16     	; 0x120a <malloc+0xee>
    11fa:	2d b7       	in	r18, 0x3d	; 61
    11fc:	3e b7       	in	r19, 0x3e	; 62
    11fe:	40 91 04 02 	lds	r20, 0x0204
    1202:	50 91 05 02 	lds	r21, 0x0205
    1206:	24 1b       	sub	r18, r20
    1208:	35 0b       	sbc	r19, r21
    120a:	e0 91 25 02 	lds	r30, 0x0225
    120e:	f0 91 26 02 	lds	r31, 0x0226
    1212:	e2 17       	cp	r30, r18
    1214:	f3 07       	cpc	r31, r19
    1216:	a0 f4       	brcc	.+40     	; 0x1240 <malloc+0x124>
    1218:	2e 1b       	sub	r18, r30
    121a:	3f 0b       	sbc	r19, r31
    121c:	28 17       	cp	r18, r24
    121e:	39 07       	cpc	r19, r25
    1220:	78 f0       	brcs	.+30     	; 0x1240 <malloc+0x124>
    1222:	ac 01       	movw	r20, r24
    1224:	4e 5f       	subi	r20, 0xFE	; 254
    1226:	5f 4f       	sbci	r21, 0xFF	; 255
    1228:	24 17       	cp	r18, r20
    122a:	35 07       	cpc	r19, r21
    122c:	48 f0       	brcs	.+18     	; 0x1240 <malloc+0x124>
    122e:	4e 0f       	add	r20, r30
    1230:	5f 1f       	adc	r21, r31
    1232:	50 93 26 02 	sts	0x0226, r21
    1236:	40 93 25 02 	sts	0x0225, r20
    123a:	81 93       	st	Z+, r24
    123c:	91 93       	st	Z+, r25
    123e:	02 c0       	rjmp	.+4      	; 0x1244 <malloc+0x128>
    1240:	e0 e0       	ldi	r30, 0x00	; 0
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	cf 01       	movw	r24, r30
    1246:	df 91       	pop	r29
    1248:	cf 91       	pop	r28
    124a:	08 95       	ret

0000124c <free>:
    124c:	cf 93       	push	r28
    124e:	df 93       	push	r29
    1250:	00 97       	sbiw	r24, 0x00	; 0
    1252:	09 f4       	brne	.+2      	; 0x1256 <free+0xa>
    1254:	87 c0       	rjmp	.+270    	; 0x1364 <free+0x118>
    1256:	fc 01       	movw	r30, r24
    1258:	32 97       	sbiw	r30, 0x02	; 2
    125a:	13 82       	std	Z+3, r1	; 0x03
    125c:	12 82       	std	Z+2, r1	; 0x02
    125e:	c0 91 27 02 	lds	r28, 0x0227
    1262:	d0 91 28 02 	lds	r29, 0x0228
    1266:	20 97       	sbiw	r28, 0x00	; 0
    1268:	81 f4       	brne	.+32     	; 0x128a <free+0x3e>
    126a:	20 81       	ld	r18, Z
    126c:	31 81       	ldd	r19, Z+1	; 0x01
    126e:	28 0f       	add	r18, r24
    1270:	39 1f       	adc	r19, r25
    1272:	80 91 25 02 	lds	r24, 0x0225
    1276:	90 91 26 02 	lds	r25, 0x0226
    127a:	82 17       	cp	r24, r18
    127c:	93 07       	cpc	r25, r19
    127e:	79 f5       	brne	.+94     	; 0x12de <free+0x92>
    1280:	f0 93 26 02 	sts	0x0226, r31
    1284:	e0 93 25 02 	sts	0x0225, r30
    1288:	6d c0       	rjmp	.+218    	; 0x1364 <free+0x118>
    128a:	de 01       	movw	r26, r28
    128c:	20 e0       	ldi	r18, 0x00	; 0
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	ae 17       	cp	r26, r30
    1292:	bf 07       	cpc	r27, r31
    1294:	50 f4       	brcc	.+20     	; 0x12aa <free+0x5e>
    1296:	12 96       	adiw	r26, 0x02	; 2
    1298:	4d 91       	ld	r20, X+
    129a:	5c 91       	ld	r21, X
    129c:	13 97       	sbiw	r26, 0x03	; 3
    129e:	9d 01       	movw	r18, r26
    12a0:	41 15       	cp	r20, r1
    12a2:	51 05       	cpc	r21, r1
    12a4:	09 f1       	breq	.+66     	; 0x12e8 <free+0x9c>
    12a6:	da 01       	movw	r26, r20
    12a8:	f3 cf       	rjmp	.-26     	; 0x1290 <free+0x44>
    12aa:	b3 83       	std	Z+3, r27	; 0x03
    12ac:	a2 83       	std	Z+2, r26	; 0x02
    12ae:	40 81       	ld	r20, Z
    12b0:	51 81       	ldd	r21, Z+1	; 0x01
    12b2:	84 0f       	add	r24, r20
    12b4:	95 1f       	adc	r25, r21
    12b6:	8a 17       	cp	r24, r26
    12b8:	9b 07       	cpc	r25, r27
    12ba:	71 f4       	brne	.+28     	; 0x12d8 <free+0x8c>
    12bc:	8d 91       	ld	r24, X+
    12be:	9c 91       	ld	r25, X
    12c0:	11 97       	sbiw	r26, 0x01	; 1
    12c2:	84 0f       	add	r24, r20
    12c4:	95 1f       	adc	r25, r21
    12c6:	02 96       	adiw	r24, 0x02	; 2
    12c8:	91 83       	std	Z+1, r25	; 0x01
    12ca:	80 83       	st	Z, r24
    12cc:	12 96       	adiw	r26, 0x02	; 2
    12ce:	8d 91       	ld	r24, X+
    12d0:	9c 91       	ld	r25, X
    12d2:	13 97       	sbiw	r26, 0x03	; 3
    12d4:	93 83       	std	Z+3, r25	; 0x03
    12d6:	82 83       	std	Z+2, r24	; 0x02
    12d8:	21 15       	cp	r18, r1
    12da:	31 05       	cpc	r19, r1
    12dc:	29 f4       	brne	.+10     	; 0x12e8 <free+0x9c>
    12de:	f0 93 28 02 	sts	0x0228, r31
    12e2:	e0 93 27 02 	sts	0x0227, r30
    12e6:	3e c0       	rjmp	.+124    	; 0x1364 <free+0x118>
    12e8:	d9 01       	movw	r26, r18
    12ea:	13 96       	adiw	r26, 0x03	; 3
    12ec:	fc 93       	st	X, r31
    12ee:	ee 93       	st	-X, r30
    12f0:	12 97       	sbiw	r26, 0x02	; 2
    12f2:	4d 91       	ld	r20, X+
    12f4:	5d 91       	ld	r21, X+
    12f6:	a4 0f       	add	r26, r20
    12f8:	b5 1f       	adc	r27, r21
    12fa:	ea 17       	cp	r30, r26
    12fc:	fb 07       	cpc	r31, r27
    12fe:	79 f4       	brne	.+30     	; 0x131e <free+0xd2>
    1300:	80 81       	ld	r24, Z
    1302:	91 81       	ldd	r25, Z+1	; 0x01
    1304:	84 0f       	add	r24, r20
    1306:	95 1f       	adc	r25, r21
    1308:	02 96       	adiw	r24, 0x02	; 2
    130a:	d9 01       	movw	r26, r18
    130c:	11 96       	adiw	r26, 0x01	; 1
    130e:	9c 93       	st	X, r25
    1310:	8e 93       	st	-X, r24
    1312:	82 81       	ldd	r24, Z+2	; 0x02
    1314:	93 81       	ldd	r25, Z+3	; 0x03
    1316:	13 96       	adiw	r26, 0x03	; 3
    1318:	9c 93       	st	X, r25
    131a:	8e 93       	st	-X, r24
    131c:	12 97       	sbiw	r26, 0x02	; 2
    131e:	e0 e0       	ldi	r30, 0x00	; 0
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	8a 81       	ldd	r24, Y+2	; 0x02
    1324:	9b 81       	ldd	r25, Y+3	; 0x03
    1326:	00 97       	sbiw	r24, 0x00	; 0
    1328:	19 f0       	breq	.+6      	; 0x1330 <free+0xe4>
    132a:	fe 01       	movw	r30, r28
    132c:	ec 01       	movw	r28, r24
    132e:	f9 cf       	rjmp	.-14     	; 0x1322 <free+0xd6>
    1330:	ce 01       	movw	r24, r28
    1332:	02 96       	adiw	r24, 0x02	; 2
    1334:	28 81       	ld	r18, Y
    1336:	39 81       	ldd	r19, Y+1	; 0x01
    1338:	82 0f       	add	r24, r18
    133a:	93 1f       	adc	r25, r19
    133c:	20 91 25 02 	lds	r18, 0x0225
    1340:	30 91 26 02 	lds	r19, 0x0226
    1344:	28 17       	cp	r18, r24
    1346:	39 07       	cpc	r19, r25
    1348:	69 f4       	brne	.+26     	; 0x1364 <free+0x118>
    134a:	30 97       	sbiw	r30, 0x00	; 0
    134c:	29 f4       	brne	.+10     	; 0x1358 <free+0x10c>
    134e:	10 92 28 02 	sts	0x0228, r1
    1352:	10 92 27 02 	sts	0x0227, r1
    1356:	02 c0       	rjmp	.+4      	; 0x135c <free+0x110>
    1358:	13 82       	std	Z+3, r1	; 0x03
    135a:	12 82       	std	Z+2, r1	; 0x02
    135c:	d0 93 26 02 	sts	0x0226, r29
    1360:	c0 93 25 02 	sts	0x0225, r28
    1364:	df 91       	pop	r29
    1366:	cf 91       	pop	r28
    1368:	08 95       	ret

0000136a <strnlen_P>:
    136a:	fc 01       	movw	r30, r24
    136c:	05 90       	lpm	r0, Z+
    136e:	61 50       	subi	r22, 0x01	; 1
    1370:	70 40       	sbci	r23, 0x00	; 0
    1372:	01 10       	cpse	r0, r1
    1374:	d8 f7       	brcc	.-10     	; 0x136c <strnlen_P+0x2>
    1376:	80 95       	com	r24
    1378:	90 95       	com	r25
    137a:	8e 0f       	add	r24, r30
    137c:	9f 1f       	adc	r25, r31
    137e:	08 95       	ret

00001380 <memset>:
    1380:	dc 01       	movw	r26, r24
    1382:	01 c0       	rjmp	.+2      	; 0x1386 <memset+0x6>
    1384:	6d 93       	st	X+, r22
    1386:	41 50       	subi	r20, 0x01	; 1
    1388:	50 40       	sbci	r21, 0x00	; 0
    138a:	e0 f7       	brcc	.-8      	; 0x1384 <memset+0x4>
    138c:	08 95       	ret

0000138e <strnlen>:
    138e:	fc 01       	movw	r30, r24
    1390:	61 50       	subi	r22, 0x01	; 1
    1392:	70 40       	sbci	r23, 0x00	; 0
    1394:	01 90       	ld	r0, Z+
    1396:	01 10       	cpse	r0, r1
    1398:	d8 f7       	brcc	.-10     	; 0x1390 <strnlen+0x2>
    139a:	80 95       	com	r24
    139c:	90 95       	com	r25
    139e:	8e 0f       	add	r24, r30
    13a0:	9f 1f       	adc	r25, r31
    13a2:	08 95       	ret

000013a4 <fputc>:
    13a4:	0f 93       	push	r16
    13a6:	1f 93       	push	r17
    13a8:	cf 93       	push	r28
    13aa:	df 93       	push	r29
    13ac:	18 2f       	mov	r17, r24
    13ae:	09 2f       	mov	r16, r25
    13b0:	eb 01       	movw	r28, r22
    13b2:	8b 81       	ldd	r24, Y+3	; 0x03
    13b4:	81 fd       	sbrc	r24, 1
    13b6:	03 c0       	rjmp	.+6      	; 0x13be <fputc+0x1a>
    13b8:	8f ef       	ldi	r24, 0xFF	; 255
    13ba:	9f ef       	ldi	r25, 0xFF	; 255
    13bc:	20 c0       	rjmp	.+64     	; 0x13fe <fputc+0x5a>
    13be:	82 ff       	sbrs	r24, 2
    13c0:	10 c0       	rjmp	.+32     	; 0x13e2 <fputc+0x3e>
    13c2:	4e 81       	ldd	r20, Y+6	; 0x06
    13c4:	5f 81       	ldd	r21, Y+7	; 0x07
    13c6:	2c 81       	ldd	r18, Y+4	; 0x04
    13c8:	3d 81       	ldd	r19, Y+5	; 0x05
    13ca:	42 17       	cp	r20, r18
    13cc:	53 07       	cpc	r21, r19
    13ce:	7c f4       	brge	.+30     	; 0x13ee <fputc+0x4a>
    13d0:	e8 81       	ld	r30, Y
    13d2:	f9 81       	ldd	r31, Y+1	; 0x01
    13d4:	9f 01       	movw	r18, r30
    13d6:	2f 5f       	subi	r18, 0xFF	; 255
    13d8:	3f 4f       	sbci	r19, 0xFF	; 255
    13da:	39 83       	std	Y+1, r19	; 0x01
    13dc:	28 83       	st	Y, r18
    13de:	10 83       	st	Z, r17
    13e0:	06 c0       	rjmp	.+12     	; 0x13ee <fputc+0x4a>
    13e2:	e8 85       	ldd	r30, Y+8	; 0x08
    13e4:	f9 85       	ldd	r31, Y+9	; 0x09
    13e6:	81 2f       	mov	r24, r17
    13e8:	19 95       	eicall
    13ea:	89 2b       	or	r24, r25
    13ec:	29 f7       	brne	.-54     	; 0x13b8 <fputc+0x14>
    13ee:	2e 81       	ldd	r18, Y+6	; 0x06
    13f0:	3f 81       	ldd	r19, Y+7	; 0x07
    13f2:	2f 5f       	subi	r18, 0xFF	; 255
    13f4:	3f 4f       	sbci	r19, 0xFF	; 255
    13f6:	3f 83       	std	Y+7, r19	; 0x07
    13f8:	2e 83       	std	Y+6, r18	; 0x06
    13fa:	81 2f       	mov	r24, r17
    13fc:	90 2f       	mov	r25, r16
    13fe:	df 91       	pop	r29
    1400:	cf 91       	pop	r28
    1402:	1f 91       	pop	r17
    1404:	0f 91       	pop	r16
    1406:	08 95       	ret

00001408 <__ultoa_invert>:
    1408:	fa 01       	movw	r30, r20
    140a:	aa 27       	eor	r26, r26
    140c:	28 30       	cpi	r18, 0x08	; 8
    140e:	51 f1       	breq	.+84     	; 0x1464 <__ultoa_invert+0x5c>
    1410:	20 31       	cpi	r18, 0x10	; 16
    1412:	81 f1       	breq	.+96     	; 0x1474 <__ultoa_invert+0x6c>
    1414:	e8 94       	clt
    1416:	6f 93       	push	r22
    1418:	6e 7f       	andi	r22, 0xFE	; 254
    141a:	6e 5f       	subi	r22, 0xFE	; 254
    141c:	7f 4f       	sbci	r23, 0xFF	; 255
    141e:	8f 4f       	sbci	r24, 0xFF	; 255
    1420:	9f 4f       	sbci	r25, 0xFF	; 255
    1422:	af 4f       	sbci	r26, 0xFF	; 255
    1424:	b1 e0       	ldi	r27, 0x01	; 1
    1426:	3e d0       	rcall	.+124    	; 0x14a4 <__ultoa_invert+0x9c>
    1428:	b4 e0       	ldi	r27, 0x04	; 4
    142a:	3c d0       	rcall	.+120    	; 0x14a4 <__ultoa_invert+0x9c>
    142c:	67 0f       	add	r22, r23
    142e:	78 1f       	adc	r23, r24
    1430:	89 1f       	adc	r24, r25
    1432:	9a 1f       	adc	r25, r26
    1434:	a1 1d       	adc	r26, r1
    1436:	68 0f       	add	r22, r24
    1438:	79 1f       	adc	r23, r25
    143a:	8a 1f       	adc	r24, r26
    143c:	91 1d       	adc	r25, r1
    143e:	a1 1d       	adc	r26, r1
    1440:	6a 0f       	add	r22, r26
    1442:	71 1d       	adc	r23, r1
    1444:	81 1d       	adc	r24, r1
    1446:	91 1d       	adc	r25, r1
    1448:	a1 1d       	adc	r26, r1
    144a:	20 d0       	rcall	.+64     	; 0x148c <__ultoa_invert+0x84>
    144c:	09 f4       	brne	.+2      	; 0x1450 <__ultoa_invert+0x48>
    144e:	68 94       	set
    1450:	3f 91       	pop	r19
    1452:	2a e0       	ldi	r18, 0x0A	; 10
    1454:	26 9f       	mul	r18, r22
    1456:	11 24       	eor	r1, r1
    1458:	30 19       	sub	r19, r0
    145a:	30 5d       	subi	r19, 0xD0	; 208
    145c:	31 93       	st	Z+, r19
    145e:	de f6       	brtc	.-74     	; 0x1416 <__ultoa_invert+0xe>
    1460:	cf 01       	movw	r24, r30
    1462:	08 95       	ret
    1464:	46 2f       	mov	r20, r22
    1466:	47 70       	andi	r20, 0x07	; 7
    1468:	40 5d       	subi	r20, 0xD0	; 208
    146a:	41 93       	st	Z+, r20
    146c:	b3 e0       	ldi	r27, 0x03	; 3
    146e:	0f d0       	rcall	.+30     	; 0x148e <__ultoa_invert+0x86>
    1470:	c9 f7       	brne	.-14     	; 0x1464 <__ultoa_invert+0x5c>
    1472:	f6 cf       	rjmp	.-20     	; 0x1460 <__ultoa_invert+0x58>
    1474:	46 2f       	mov	r20, r22
    1476:	4f 70       	andi	r20, 0x0F	; 15
    1478:	40 5d       	subi	r20, 0xD0	; 208
    147a:	4a 33       	cpi	r20, 0x3A	; 58
    147c:	18 f0       	brcs	.+6      	; 0x1484 <__ultoa_invert+0x7c>
    147e:	49 5d       	subi	r20, 0xD9	; 217
    1480:	31 fd       	sbrc	r19, 1
    1482:	40 52       	subi	r20, 0x20	; 32
    1484:	41 93       	st	Z+, r20
    1486:	02 d0       	rcall	.+4      	; 0x148c <__ultoa_invert+0x84>
    1488:	a9 f7       	brne	.-22     	; 0x1474 <__ultoa_invert+0x6c>
    148a:	ea cf       	rjmp	.-44     	; 0x1460 <__ultoa_invert+0x58>
    148c:	b4 e0       	ldi	r27, 0x04	; 4
    148e:	a6 95       	lsr	r26
    1490:	97 95       	ror	r25
    1492:	87 95       	ror	r24
    1494:	77 95       	ror	r23
    1496:	67 95       	ror	r22
    1498:	ba 95       	dec	r27
    149a:	c9 f7       	brne	.-14     	; 0x148e <__ultoa_invert+0x86>
    149c:	00 97       	sbiw	r24, 0x00	; 0
    149e:	61 05       	cpc	r22, r1
    14a0:	71 05       	cpc	r23, r1
    14a2:	08 95       	ret
    14a4:	9b 01       	movw	r18, r22
    14a6:	ac 01       	movw	r20, r24
    14a8:	0a 2e       	mov	r0, r26
    14aa:	06 94       	lsr	r0
    14ac:	57 95       	ror	r21
    14ae:	47 95       	ror	r20
    14b0:	37 95       	ror	r19
    14b2:	27 95       	ror	r18
    14b4:	ba 95       	dec	r27
    14b6:	c9 f7       	brne	.-14     	; 0x14aa <__ultoa_invert+0xa2>
    14b8:	62 0f       	add	r22, r18
    14ba:	73 1f       	adc	r23, r19
    14bc:	84 1f       	adc	r24, r20
    14be:	95 1f       	adc	r25, r21
    14c0:	a0 1d       	adc	r26, r0
    14c2:	08 95       	ret

000014c4 <_exit>:
    14c4:	f8 94       	cli

000014c6 <__stop_program>:
    14c6:	ff cf       	rjmp	.-2      	; 0x14c6 <__stop_program>
