

================================================================
== Vitis HLS Report for 'layer_convolution_with_persistent_accelerator'
================================================================
* Date:           Mon Aug 25 03:29:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  8.494 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------+-----------+-------------+---------+---------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |   min   |      max      |    min    |     max     |   min   |      max      |   Type  |
    +---------+---------------+-----------+-------------+---------+---------------+---------+
    |  4674066|  8502419100066|  39.702 ms|  7.2e+04 sec|  4674066|  8502419100066|       no|
    +---------+---------------+-----------+-------------+---------+---------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------------+-----------------+-----------+-----------+---------------+----------+
        |                                     |     Latency (cycles)    |    Iteration    |  Initiation Interval  |      Trip     |          |
        |              Loop Name              |   min   |      max      |     Latency     |  achieved |   target  |     Count     | Pipelined|
        +-------------------------------------+---------+---------------+-----------------+-----------+-----------+---------------+----------+
        |- PROCESS_PRUNED_VOXELS              |  4674000|  8502419100000|  4674 ~ 85024191|          -|          -|  1000 ~ 100000|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + READ_NEIGHBOR_FEATURES            |        9|           3072|                3|          -|          -|       3 ~ 1024|        no|
        | + CONV_ACCUMULATE_VITIS_LOOP_288_1  |      150|        3145734|               10|          3|          1|   48 ~ 1048576|       yes|
        | + RELU_ACTIVATION                   |       48|           3072|                3|          -|          -|      16 ~ 1024|        no|
        | + WRITE_OUTPUT_CROSS_ROW            |       17|           1025|                3|          1|          1|      16 ~ 1024|       yes|
        | + WRITE_OUTPUT_DIRECT               |       17|           1025|                3|          1|          1|      16 ~ 1024|       yes|
        +-------------------------------------+---------+---------------+-----------------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10
  * Pipeline-1: initiation interval (II) = 3, depth = 10
  * Pipeline-2: initiation interval (II) = 3, depth = 10
  * Pipeline-3: initiation interval (II) = 3, depth = 10
  * Pipeline-4: initiation interval (II) = 3, depth = 10
  * Pipeline-5: initiation interval (II) = 3, depth = 10
  * Pipeline-6: initiation interval (II) = 3, depth = 10
  * Pipeline-7: initiation interval (II) = 3, depth = 10
  * Pipeline-8: initiation interval (II) = 3, depth = 10
  * Pipeline-9: initiation interval (II) = 3, depth = 10
  * Pipeline-10: initiation interval (II) = 3, depth = 10
  * Pipeline-11: initiation interval (II) = 3, depth = 10
  * Pipeline-12: initiation interval (II) = 3, depth = 10
  * Pipeline-13: initiation interval (II) = 3, depth = 10
  * Pipeline-14: initiation interval (II) = 3, depth = 10
  * Pipeline-15: initiation interval (II) = 3, depth = 10
  * Pipeline-16: initiation interval (II) = 3, depth = 10
  * Pipeline-17: initiation interval (II) = 3, depth = 10
  * Pipeline-18: initiation interval (II) = 3, depth = 10
  * Pipeline-19: initiation interval (II) = 3, depth = 10
  * Pipeline-20: initiation interval (II) = 3, depth = 10
  * Pipeline-21: initiation interval (II) = 3, depth = 10
  * Pipeline-22: initiation interval (II) = 3, depth = 10
  * Pipeline-23: initiation interval (II) = 3, depth = 10
  * Pipeline-24: initiation interval (II) = 3, depth = 10
  * Pipeline-25: initiation interval (II) = 3, depth = 10
  * Pipeline-26: initiation interval (II) = 3, depth = 10
  * Pipeline-27: initiation interval (II) = 1, depth = 3
  * Pipeline-28: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 654
* Pipeline : 29
  Pipeline-0 : II = 3, D = 10, States = { 79 80 81 82 83 84 85 86 87 88 }
  Pipeline-1 : II = 3, D = 10, States = { 100 101 102 103 104 105 106 107 108 109 }
  Pipeline-2 : II = 3, D = 10, States = { 121 122 123 124 125 126 127 128 129 130 }
  Pipeline-3 : II = 3, D = 10, States = { 142 143 144 145 146 147 148 149 150 151 }
  Pipeline-4 : II = 3, D = 10, States = { 163 164 165 166 167 168 169 170 171 172 }
  Pipeline-5 : II = 3, D = 10, States = { 184 185 186 187 188 189 190 191 192 193 }
  Pipeline-6 : II = 3, D = 10, States = { 205 206 207 208 209 210 211 212 213 214 }
  Pipeline-7 : II = 3, D = 10, States = { 226 227 228 229 230 231 232 233 234 235 }
  Pipeline-8 : II = 3, D = 10, States = { 247 248 249 250 251 252 253 254 255 256 }
  Pipeline-9 : II = 3, D = 10, States = { 268 269 270 271 272 273 274 275 276 277 }
  Pipeline-10 : II = 3, D = 10, States = { 289 290 291 292 293 294 295 296 297 298 }
  Pipeline-11 : II = 3, D = 10, States = { 310 311 312 313 314 315 316 317 318 319 }
  Pipeline-12 : II = 3, D = 10, States = { 331 332 333 334 335 336 337 338 339 340 }
  Pipeline-13 : II = 3, D = 10, States = { 352 353 354 355 356 357 358 359 360 361 }
  Pipeline-14 : II = 3, D = 10, States = { 373 374 375 376 377 378 379 380 381 382 }
  Pipeline-15 : II = 3, D = 10, States = { 394 395 396 397 398 399 400 401 402 403 }
  Pipeline-16 : II = 3, D = 10, States = { 415 416 417 418 419 420 421 422 423 424 }
  Pipeline-17 : II = 3, D = 10, States = { 436 437 438 439 440 441 442 443 444 445 }
  Pipeline-18 : II = 3, D = 10, States = { 457 458 459 460 461 462 463 464 465 466 }
  Pipeline-19 : II = 3, D = 10, States = { 478 479 480 481 482 483 484 485 486 487 }
  Pipeline-20 : II = 3, D = 10, States = { 499 500 501 502 503 504 505 506 507 508 }
  Pipeline-21 : II = 3, D = 10, States = { 520 521 522 523 524 525 526 527 528 529 }
  Pipeline-22 : II = 3, D = 10, States = { 541 542 543 544 545 546 547 548 549 550 }
  Pipeline-23 : II = 3, D = 10, States = { 562 563 564 565 566 567 568 569 570 571 }
  Pipeline-24 : II = 3, D = 10, States = { 583 584 585 586 587 588 589 590 591 592 }
  Pipeline-25 : II = 3, D = 10, States = { 604 605 606 607 608 609 610 611 612 613 }
  Pipeline-26 : II = 3, D = 10, States = { 625 626 627 628 629 630 631 632 633 634 }
  Pipeline-27 : II = 1, D = 3, States = { 640 641 642 }
  Pipeline-28 : II = 1, D = 3, States = { 648 649 650 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 89 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 79 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 100 
98 --> 99 
99 --> 97 
100 --> 110 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 100 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 121 
119 --> 120 
120 --> 118 
121 --> 131 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 121 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 142 
140 --> 141 
141 --> 139 
142 --> 152 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 142 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 163 
161 --> 162 
162 --> 160 
163 --> 173 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 163 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 184 
182 --> 183 
183 --> 181 
184 --> 194 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 184 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 205 
203 --> 204 
204 --> 202 
205 --> 215 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 205 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 226 
224 --> 225 
225 --> 223 
226 --> 236 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 226 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 247 
245 --> 246 
246 --> 244 
247 --> 257 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 247 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 268 
266 --> 267 
267 --> 265 
268 --> 278 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 268 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 289 
287 --> 288 
288 --> 286 
289 --> 299 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 289 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 310 
308 --> 309 
309 --> 307 
310 --> 320 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 310 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 331 
329 --> 330 
330 --> 328 
331 --> 341 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 331 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 352 
350 --> 351 
351 --> 349 
352 --> 362 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 352 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 373 
371 --> 372 
372 --> 370 
373 --> 383 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 373 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 394 
392 --> 393 
393 --> 391 
394 --> 404 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 394 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 415 
413 --> 414 
414 --> 412 
415 --> 425 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 415 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 436 
434 --> 435 
435 --> 433 
436 --> 446 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 436 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 457 
455 --> 456 
456 --> 454 
457 --> 467 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 457 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 478 
476 --> 477 
477 --> 475 
478 --> 488 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 478 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 499 
497 --> 498 
498 --> 496 
499 --> 509 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 499 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 520 
518 --> 519 
519 --> 517 
520 --> 530 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 520 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 541 
539 --> 540 
540 --> 538 
541 --> 551 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 541 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 562 
560 --> 561 
561 --> 559 
562 --> 572 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 562 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 583 
581 --> 582 
582 --> 580 
583 --> 593 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 583 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 604 
602 --> 603 
603 --> 601 
604 --> 614 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 604 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 625 
623 --> 624 
624 --> 622 
625 --> 635 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 625 
635 --> 636 
636 --> 637 639 
637 --> 638 
638 --> 636 
639 --> 640 648 
640 --> 643 641 
641 --> 642 
642 --> 640 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 67 
648 --> 651 649 
649 --> 650 
650 --> 648 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 647 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 655 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [minkowski_net.cpp:229]   --->   Operation 656 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%bitmap_info_0_4_0_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitmap_info_0_4_0_0_0_val"   --->   Operation 657 'read' 'bitmap_info_0_4_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%output_features = alloca i64 1"   --->   Operation 658 'alloca' 'output_features' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%neighbor_features = alloca i64 1" [minkowski_net.cpp:270]   --->   Operation 659 'alloca' 'neighbor_features' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%conv_i_i157 = zext i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 660 'zext' 'conv_i_i157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [64/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 661 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 662 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 663 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 664 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 665 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 666 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 667 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 668 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [64/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 669 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 0, i32 %v" [minkowski_net.cpp:229]   --->   Operation 670 'store' 'store_ln229' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 671 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul"   --->   Operation 671 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%bitmap_info_0_4_0_0_0_val_cast = zext i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 672 'zext' 'bitmap_info_0_4_0_0_0_val_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [63/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 673 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 674 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 675 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 676 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 677 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 678 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 679 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 680 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 681 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 682 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 683 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 684 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [63/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 685 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 686 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [63/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 687 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%bitmap_info_0_4_0_0_0_val_cast1 = zext i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 688 'zext' 'bitmap_info_0_4_0_0_0_val_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [62/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 689 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 690 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 691 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 692 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [62/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 693 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [62/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 694 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 695 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [62/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 696 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [62/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 697 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 698 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 699 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 700 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 701 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 702 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 703 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 704 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [62/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 705 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 706 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [62/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 707 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.27>
ST_4 : Operation 708 [61/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 708 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 709 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 710 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 711 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [61/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 712 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [61/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 713 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 714 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [61/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 715 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [61/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 716 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 717 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 718 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 719 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 719 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 720 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 721 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 722 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 723 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [61/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 724 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 725 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [61/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 726 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.27>
ST_5 : Operation 727 [60/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 727 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 728 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 728 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 729 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 729 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 730 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 730 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 731 [60/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 731 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [60/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 732 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 733 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [60/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 734 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 735 [60/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 735 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 736 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 736 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 737 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 737 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 738 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 738 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 739 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 739 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 740 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 740 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 741 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 741 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 742 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 742 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 743 [60/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 743 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 744 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 744 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [60/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 745 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.27>
ST_6 : Operation 746 [59/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 746 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 747 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 748 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 748 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 749 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 749 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 750 [59/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 750 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [59/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 751 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 752 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 752 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [59/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 753 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 754 [59/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 754 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 755 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 756 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 756 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 757 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 758 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 758 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 759 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 760 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 761 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 762 [59/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 762 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 763 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [59/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 764 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.27>
ST_7 : Operation 765 [58/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 765 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 766 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 767 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 768 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [58/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 769 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [58/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 770 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 771 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [58/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 772 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [58/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 773 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 774 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 775 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 776 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 777 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 778 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 779 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 780 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [58/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 781 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 782 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [58/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 783 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.27>
ST_8 : Operation 784 [57/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 784 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 785 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 785 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 786 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 786 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 787 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 787 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 788 [57/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 788 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 789 [57/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 789 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 790 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 790 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 791 [57/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 791 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 792 [57/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 792 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 793 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 793 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 794 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 794 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 795 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 795 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 796 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 797 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 797 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 798 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 798 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 799 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 799 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 800 [57/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 800 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 801 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 801 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 802 [57/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 802 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.27>
ST_9 : Operation 803 [56/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 803 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 804 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 804 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 805 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 806 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 806 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 807 [56/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 807 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 808 [56/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 808 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 809 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 809 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 810 [56/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 810 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 811 [56/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 811 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 812 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 812 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 813 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 813 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 814 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 814 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 815 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 815 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 816 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 816 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 817 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 817 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 818 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 818 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 819 [56/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 819 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 820 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 820 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 821 [56/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 821 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.27>
ST_10 : Operation 822 [55/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 822 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 823 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 824 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 825 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [55/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 826 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [55/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 827 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 828 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 828 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 829 [55/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 829 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 830 [55/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 830 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 831 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 831 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 832 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 833 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 834 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 834 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 835 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 836 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 836 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 837 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [55/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 838 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 839 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [55/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 840 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.27>
ST_11 : Operation 841 [54/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 841 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 842 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 842 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 843 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 843 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 844 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 844 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 845 [54/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 845 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 846 [54/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 846 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 847 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 847 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 848 [54/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 848 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 849 [54/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 849 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 850 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 850 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 851 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 851 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 852 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 852 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 853 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 853 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 854 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 854 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 855 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 855 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 856 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 856 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [54/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 857 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 858 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 858 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [54/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 859 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.27>
ST_12 : Operation 860 [53/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 860 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 861 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 861 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 862 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 862 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 863 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 863 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 864 [53/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 864 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 865 [53/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 865 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 866 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 866 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 867 [53/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 867 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 868 [53/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 868 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 869 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 869 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 870 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 870 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 871 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 871 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 872 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 872 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 873 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 873 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 874 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 874 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 875 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 875 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 876 [53/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 876 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 877 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 877 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 878 [53/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 878 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.27>
ST_13 : Operation 879 [52/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 879 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 880 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 880 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 881 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 881 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 882 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 882 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 883 [52/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 883 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 884 [52/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 884 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 885 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 885 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 886 [52/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 886 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 887 [52/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 887 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 888 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 888 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 889 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 889 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 890 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 890 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 891 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 891 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 892 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 892 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 893 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 893 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 894 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 894 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 895 [52/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 895 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 896 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 896 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 897 [52/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 897 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.27>
ST_14 : Operation 898 [51/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 898 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 899 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 899 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 900 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 900 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 901 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 901 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 902 [51/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 902 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 903 [51/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 903 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 904 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 904 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 905 [51/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 905 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 906 [51/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 906 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 907 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 907 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 908 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 908 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 909 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 909 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 910 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 910 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 911 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 911 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 912 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 912 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 913 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 913 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 914 [51/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 914 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 915 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 915 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 916 [51/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 916 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.27>
ST_15 : Operation 917 [50/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 917 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 918 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 918 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 919 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 919 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 920 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 920 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 921 [50/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 921 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 922 [50/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 922 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 923 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 923 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 924 [50/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 924 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 925 [50/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 925 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 926 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 926 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 927 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 927 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 928 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 928 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 929 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 929 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 930 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 930 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 931 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 931 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 932 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 932 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 933 [50/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 933 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 934 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 934 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 935 [50/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 935 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.27>
ST_16 : Operation 936 [49/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 936 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 937 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 937 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 938 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 938 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 939 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 939 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 940 [49/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 940 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 941 [49/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 941 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 942 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 942 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 943 [49/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 943 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 944 [49/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 944 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 945 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 945 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 946 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 946 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 947 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 947 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 948 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 948 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 949 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 949 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 950 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 950 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 951 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 951 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 952 [49/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 952 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 953 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 953 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 954 [49/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 954 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.27>
ST_17 : Operation 955 [48/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 955 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 956 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 956 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 957 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 957 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 958 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 958 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 959 [48/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 959 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 960 [48/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 960 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 961 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 961 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 962 [48/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 962 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 963 [48/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 963 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 964 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 964 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 965 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 965 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 966 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 966 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 967 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 967 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 968 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 968 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 969 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 969 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 970 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 970 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 971 [48/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 971 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 972 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 972 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 973 [48/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 973 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.27>
ST_18 : Operation 974 [47/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 974 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 975 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 975 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 976 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 976 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 977 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 977 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 978 [47/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 978 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 979 [47/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 979 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 980 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 980 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 981 [47/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 981 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 982 [47/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 982 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 983 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 983 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 984 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 984 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 985 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 985 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 986 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 986 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 987 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 987 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 988 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 988 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 989 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 989 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 990 [47/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 990 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 991 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 991 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 992 [47/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 992 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.27>
ST_19 : Operation 993 [46/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 993 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 994 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 994 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 995 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 995 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 996 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 996 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 997 [46/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 997 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 998 [46/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 998 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 999 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 999 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1000 [46/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1000 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1001 [46/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1001 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1002 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1002 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1003 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1003 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1004 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1004 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1005 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1005 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1006 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1006 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1007 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1007 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1008 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1008 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1009 [46/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1009 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1010 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1010 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1011 [46/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1011 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.27>
ST_20 : Operation 1012 [45/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1012 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1013 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1013 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1014 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1014 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1015 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1015 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1016 [45/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1016 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1017 [45/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1017 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1018 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1018 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1019 [45/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1019 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1020 [45/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1020 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1021 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1021 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1022 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1022 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1023 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1023 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1024 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1024 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1025 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1025 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1026 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1026 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1027 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1027 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1028 [45/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1028 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1029 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1029 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1030 [45/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1030 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.27>
ST_21 : Operation 1031 [44/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1031 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1032 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1032 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1033 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1033 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1034 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1034 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1035 [44/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1035 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [44/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1036 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1037 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1038 [44/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1038 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1039 [44/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1039 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1040 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1040 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1041 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1041 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1042 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1042 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1043 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1043 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1044 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1044 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1045 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1045 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1046 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1046 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1047 [44/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1047 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1048 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1048 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1049 [44/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1049 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.27>
ST_22 : Operation 1050 [43/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1050 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1051 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1051 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1052 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1052 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1053 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1053 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1054 [43/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1054 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1055 [43/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1055 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1056 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1056 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1057 [43/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1057 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1058 [43/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1058 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1059 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1059 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1060 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1060 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1061 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1061 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1062 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1062 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1063 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1063 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1064 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1064 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1065 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1065 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1066 [43/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1066 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1067 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1067 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1068 [43/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1068 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.27>
ST_23 : Operation 1069 [42/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1069 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1070 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1070 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1071 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1071 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1072 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1072 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1073 [42/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1073 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1074 [42/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1074 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1075 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1075 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1076 [42/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1076 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1077 [42/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1077 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1078 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1078 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1079 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1079 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1080 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1080 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1081 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1081 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1082 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1082 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1083 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1083 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1084 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1084 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1085 [42/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1085 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1086 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1086 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1087 [42/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1087 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.27>
ST_24 : Operation 1088 [41/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1088 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1089 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1089 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1090 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1090 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1091 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1091 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1092 [41/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1092 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1093 [41/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1093 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1094 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1094 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1095 [41/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1095 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1096 [41/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1096 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1097 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1097 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1098 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1098 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1099 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1099 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1100 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1100 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1101 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1101 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1102 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1102 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1103 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1103 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1104 [41/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1104 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1105 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1105 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1106 [41/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1106 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.27>
ST_25 : Operation 1107 [40/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1107 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1108 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1108 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1109 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1109 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1110 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1110 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1111 [40/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1111 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1112 [40/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1112 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1113 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1113 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1114 [40/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1114 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1115 [40/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1115 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1116 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1116 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1117 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1117 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1118 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1118 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1119 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1119 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1120 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1120 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1121 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1121 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1122 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1122 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1123 [40/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1123 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1124 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1124 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1125 [40/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1125 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.27>
ST_26 : Operation 1126 [39/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1126 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1127 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1127 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1128 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1128 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1129 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1129 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1130 [39/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1130 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1131 [39/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1131 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1132 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1132 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1133 [39/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1133 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1134 [39/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1134 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1135 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1135 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1136 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1136 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1137 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1137 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1138 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1138 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1139 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1139 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1140 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1140 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1141 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1141 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1142 [39/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1142 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1143 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1143 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1144 [39/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1144 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.27>
ST_27 : Operation 1145 [38/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1145 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1146 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1146 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1147 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1147 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1148 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1148 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1149 [38/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1149 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1150 [38/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1150 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1151 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1151 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1152 [38/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1152 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1153 [38/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1153 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1154 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1154 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1155 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1155 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1156 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1156 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1157 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1157 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1158 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1158 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1159 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1159 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1160 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1160 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [38/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1161 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1162 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1162 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1163 [38/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1163 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.27>
ST_28 : Operation 1164 [37/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1164 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1165 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1165 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1166 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1166 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1167 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1167 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1168 [37/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1168 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1169 [37/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1169 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1170 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1170 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1171 [37/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1171 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1172 [37/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1172 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1173 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1173 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1174 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1174 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1175 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1175 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1176 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1176 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1177 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1177 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1178 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1179 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1179 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1180 [37/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1180 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1181 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1182 [37/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1182 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.27>
ST_29 : Operation 1183 [36/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1183 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1184 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1184 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1185 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1185 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1186 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1186 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1187 [36/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1187 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1188 [36/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1188 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1189 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1189 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1190 [36/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1190 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1191 [36/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1191 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1192 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1192 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1193 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1193 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1194 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1194 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1195 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1195 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1196 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1196 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1197 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1198 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1198 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1199 [36/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1199 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1200 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1200 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1201 [36/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1201 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.27>
ST_30 : Operation 1202 [35/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1202 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1203 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1203 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1204 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1204 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1205 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1205 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1206 [35/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1206 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1207 [35/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1207 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1208 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1208 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1209 [35/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1209 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1210 [35/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1210 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1211 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1211 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1212 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1212 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1213 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1213 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1214 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1214 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1215 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1215 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1216 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1216 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1217 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1217 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1218 [35/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1218 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1219 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1219 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1220 [35/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1220 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.27>
ST_31 : Operation 1221 [34/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1221 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1222 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1222 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1223 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1223 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1224 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1224 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1225 [34/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1225 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1226 [34/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1226 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1227 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1227 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1228 [34/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1228 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1229 [34/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1229 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1230 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1230 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1231 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1231 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1232 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1232 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1233 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1233 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1234 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1234 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1235 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1235 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1236 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1236 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1237 [34/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1237 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1238 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1238 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1239 [34/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1239 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.27>
ST_32 : Operation 1240 [33/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1240 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1241 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1241 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1242 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1242 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1243 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1243 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1244 [33/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1244 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1245 [33/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1245 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1246 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1246 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1247 [33/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1247 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1248 [33/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1248 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1249 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1249 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1250 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1250 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1251 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1251 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1252 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1252 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1253 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1253 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1254 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1254 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1255 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1255 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1256 [33/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1256 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1257 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1257 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1258 [33/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1258 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.27>
ST_33 : Operation 1259 [32/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1259 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1260 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1260 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1261 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1261 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1262 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1262 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1263 [32/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1263 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1264 [32/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1264 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1265 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1265 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1266 [32/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1266 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1267 [32/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1267 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1268 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1268 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1269 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1269 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1270 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1270 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1271 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1271 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1272 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1272 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1273 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1273 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1274 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1274 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1275 [32/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1275 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1276 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1276 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1277 [32/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1277 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.27>
ST_34 : Operation 1278 [31/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1278 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1279 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1279 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1280 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1280 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1281 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1281 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1282 [31/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1282 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1283 [31/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1283 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1284 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1284 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1285 [31/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1285 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1286 [31/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1286 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1287 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1287 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1288 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1288 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1289 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1289 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1290 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1290 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1291 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1291 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1292 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1292 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1293 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1293 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1294 [31/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1294 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1295 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1295 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1296 [31/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1296 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.27>
ST_35 : Operation 1297 [30/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1297 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1298 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1298 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1299 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1299 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1300 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1300 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1301 [30/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1301 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1302 [30/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1302 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1303 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1303 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1304 [30/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1304 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1305 [30/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1305 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1306 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1306 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1307 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1307 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1308 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1308 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1309 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1309 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1310 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1310 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1311 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1311 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1312 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1312 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1313 [30/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1313 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1314 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1314 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1315 [30/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1315 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.27>
ST_36 : Operation 1316 [29/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1316 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1317 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1317 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1318 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1318 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1319 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1319 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1320 [29/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1320 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1321 [29/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1321 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1322 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1322 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1323 [29/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1323 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1324 [29/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1324 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1325 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1325 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1326 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1326 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1327 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1327 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1328 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1328 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1329 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1329 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1330 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1330 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1331 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1331 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1332 [29/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1332 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1333 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1333 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1334 [29/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1334 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.27>
ST_37 : Operation 1335 [28/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1335 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1336 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1336 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1337 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1337 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1338 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1338 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1339 [28/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1339 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1340 [28/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1340 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1341 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1341 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1342 [28/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1342 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1343 [28/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1343 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1344 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1344 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1345 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1345 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1346 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1346 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1347 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1347 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1348 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1348 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1349 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1349 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1350 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1350 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1351 [28/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1351 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1352 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1352 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1353 [28/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1353 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.27>
ST_38 : Operation 1354 [27/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1354 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1355 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1355 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1356 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1356 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1357 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1357 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1358 [27/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1358 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1359 [27/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1359 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1360 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1360 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1361 [27/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1361 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1362 [27/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1362 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1363 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1363 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1364 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1364 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1365 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1365 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1366 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1366 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1367 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1367 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1368 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1368 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1369 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1369 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1370 [27/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1370 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1371 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1371 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1372 [27/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1372 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.27>
ST_39 : Operation 1373 [26/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1373 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1374 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1374 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1375 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1375 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1376 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1376 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1377 [26/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1377 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1378 [26/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1378 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1379 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1379 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1380 [26/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1380 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1381 [26/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1381 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1382 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1382 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1383 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1383 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1384 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1384 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1385 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1385 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1386 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1386 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1387 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1387 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1388 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1388 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1389 [26/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1389 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1390 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1390 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1391 [26/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1391 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.27>
ST_40 : Operation 1392 [25/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1392 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1393 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1393 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1394 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1394 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1395 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1395 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1396 [25/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1396 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1397 [25/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1397 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1398 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1398 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1399 [25/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1399 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1400 [25/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1400 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1401 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1401 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1402 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1402 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1403 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1403 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1404 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1404 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1405 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1405 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1406 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1406 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1407 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1407 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1408 [25/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1408 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1409 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1409 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1410 [25/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1410 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.27>
ST_41 : Operation 1411 [24/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1411 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1412 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1412 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1413 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1413 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1414 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1414 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1415 [24/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1415 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1416 [24/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1416 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1417 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1417 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1418 [24/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1418 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1419 [24/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1419 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1420 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1420 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1421 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1421 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1422 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1422 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1423 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1423 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1424 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1424 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1425 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1425 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1426 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1426 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1427 [24/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1427 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1428 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1428 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1429 [24/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1429 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.27>
ST_42 : Operation 1430 [23/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1430 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1431 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1431 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1432 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1432 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1433 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1433 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1434 [23/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1434 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1435 [23/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1435 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1436 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1436 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1437 [23/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1437 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1438 [23/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1438 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1439 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1439 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1440 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1440 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1441 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1441 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1442 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1442 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1443 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1443 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1444 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1444 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1445 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1445 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1446 [23/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1446 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1447 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1447 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1448 [23/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1448 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.27>
ST_43 : Operation 1449 [22/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1449 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1450 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1450 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1451 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1451 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1452 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1452 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1453 [22/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1453 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1454 [22/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1454 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1455 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1455 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1456 [22/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1456 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1457 [22/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1457 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1458 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1458 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1459 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1459 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1460 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1460 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1461 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1461 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1462 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1462 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1463 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1463 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1464 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1464 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1465 [22/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1465 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1466 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1466 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1467 [22/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1467 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.27>
ST_44 : Operation 1468 [21/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1468 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1469 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1469 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1470 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1470 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1471 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1471 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1472 [21/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1472 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1473 [21/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1473 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1474 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1474 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1475 [21/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1475 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1476 [21/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1476 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1477 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1477 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1478 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1478 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1479 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1479 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1480 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1480 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1481 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1481 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1482 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1482 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1483 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1483 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1484 [21/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1484 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1485 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1485 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1486 [21/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1486 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.27>
ST_45 : Operation 1487 [20/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1487 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1488 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1488 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1489 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1489 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1490 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1490 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1491 [20/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1491 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1492 [20/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1492 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1493 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1493 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1494 [20/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1494 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1495 [20/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1495 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1496 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1496 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1497 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1497 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1498 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1498 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1499 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1499 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1500 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1500 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1501 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1501 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1502 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1502 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1503 [20/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1503 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1504 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1504 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1505 [20/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1505 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.27>
ST_46 : Operation 1506 [19/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1506 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1507 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1507 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1508 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1508 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1509 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1509 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1510 [19/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1510 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1511 [19/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1511 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1512 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1512 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1513 [19/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1513 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1514 [19/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1514 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1515 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1515 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1516 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1516 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1517 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1517 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1518 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1518 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1519 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1519 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1520 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1520 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1521 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1521 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1522 [19/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1522 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1523 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1523 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1524 [19/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1524 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.27>
ST_47 : Operation 1525 [18/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1525 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1526 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1526 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1527 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1527 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1528 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1528 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1529 [18/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1529 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1530 [18/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1530 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1531 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1531 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1532 [18/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1532 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1533 [18/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1533 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1534 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1534 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1535 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1535 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1536 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1536 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1537 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1537 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1538 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1538 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1539 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1539 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1540 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1540 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1541 [18/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1541 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1542 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1542 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1543 [18/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1543 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.27>
ST_48 : Operation 1544 [17/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1544 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1545 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1545 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1546 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1546 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1547 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1547 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1548 [17/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1548 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1549 [17/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1549 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1550 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1550 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1551 [17/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1551 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1552 [17/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1552 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1553 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1553 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1554 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1554 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1555 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1555 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1556 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1556 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1557 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1557 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1558 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1558 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1559 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1559 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1560 [17/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1560 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1561 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1561 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1562 [17/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1562 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.27>
ST_49 : Operation 1563 [16/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1563 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1564 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1564 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1565 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1565 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1566 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1566 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1567 [16/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1567 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1568 [16/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1568 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1569 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1569 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1570 [16/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1570 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1571 [16/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1571 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1572 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1572 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1573 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1573 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1574 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1574 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1575 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1575 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1576 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1576 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1577 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1577 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1578 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1578 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1579 [16/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1579 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1580 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1580 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1581 [16/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1581 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.27>
ST_50 : Operation 1582 [15/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1582 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1583 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1583 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1584 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1584 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1585 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1585 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1586 [15/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1586 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1587 [15/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1587 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1588 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1588 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1589 [15/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1589 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1590 [15/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1590 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1591 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1591 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1592 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1592 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1593 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1593 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1594 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1594 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1595 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1595 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1596 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1596 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1597 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1597 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1598 [15/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1598 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1599 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1599 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1600 [15/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1600 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.27>
ST_51 : Operation 1601 [14/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1601 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1602 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1602 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1603 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1603 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1604 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1604 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1605 [14/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1605 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1606 [14/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1606 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1607 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1607 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1608 [14/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1608 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1609 [14/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1609 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1610 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1610 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1611 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1611 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1612 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1612 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1613 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1613 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1614 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1614 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1615 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1615 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1616 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1616 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1617 [14/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1617 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1618 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1618 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1619 [14/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1619 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.27>
ST_52 : Operation 1620 [13/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1620 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1621 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1621 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1622 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1622 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1623 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1623 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1624 [13/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1624 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1625 [13/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1625 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1626 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1626 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1627 [13/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1627 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1628 [13/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1628 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1629 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1629 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1630 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1630 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1631 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1631 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1632 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1632 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1633 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1633 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1634 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1634 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1635 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1635 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1636 [13/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1636 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1637 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1637 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1638 [13/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1638 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.27>
ST_53 : Operation 1639 [12/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1639 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1640 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1640 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1641 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1641 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1642 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1642 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1643 [12/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1643 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1644 [12/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1644 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1645 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1645 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1646 [12/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1646 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1647 [12/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1647 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1648 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1648 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1649 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1649 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1650 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1650 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1651 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1651 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1652 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1652 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1653 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1653 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1654 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1654 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1655 [12/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1655 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1656 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1656 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1657 [12/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1657 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.27>
ST_54 : Operation 1658 [11/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1658 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1659 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1659 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1660 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1660 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1661 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1661 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1662 [11/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1662 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1663 [11/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1663 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1664 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1664 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1665 [11/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1665 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1666 [11/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1666 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1667 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1667 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1668 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1668 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1669 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1669 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1670 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1670 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1671 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1671 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1672 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1672 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1673 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1673 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1674 [11/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1674 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1675 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1675 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1676 [11/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1676 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.27>
ST_55 : Operation 1677 [10/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1677 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1678 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1678 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1679 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1680 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1680 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1681 [10/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1681 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1682 [10/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1682 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1683 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1683 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1684 [10/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1684 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1685 [10/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1685 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1686 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1686 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1687 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1687 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1688 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1688 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1689 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1689 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1690 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1690 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1691 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1691 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1692 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1692 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1693 [10/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1693 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1694 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1694 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1695 [10/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1695 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.27>
ST_56 : Operation 1696 [9/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1696 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1697 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1697 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1698 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1698 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1699 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1699 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1700 [9/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1700 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1701 [9/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1701 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1702 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1702 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1703 [9/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1703 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1704 [9/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1704 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1705 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1705 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1706 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1706 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1707 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1707 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1708 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1708 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1709 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1709 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1710 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1710 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1711 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1711 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1712 [9/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1712 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1713 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1713 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1714 [9/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1714 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.27>
ST_57 : Operation 1715 [8/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1715 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1716 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1716 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1717 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1717 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1718 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1718 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1719 [8/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1719 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1720 [8/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1720 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1721 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1721 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1722 [8/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1722 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1723 [8/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1723 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1724 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1724 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1725 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1725 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1726 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1726 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1727 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1727 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1728 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1728 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1729 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1729 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1730 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1730 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1731 [8/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1731 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1732 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1732 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1733 [8/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1733 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.27>
ST_58 : Operation 1734 [7/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1734 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1735 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1735 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1736 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1736 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1737 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1737 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1738 [7/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1738 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1739 [7/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1739 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1740 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1740 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1741 [7/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1741 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1742 [7/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1742 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1743 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1743 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1744 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1744 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1745 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1745 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1746 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1746 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1747 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1747 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1748 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1748 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1749 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1749 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1750 [7/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1750 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1751 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1751 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1752 [7/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1752 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.27>
ST_59 : Operation 1753 [6/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1753 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1754 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1754 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1755 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1755 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1756 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1756 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1757 [6/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1757 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1758 [6/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1758 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1759 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1759 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1760 [6/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1760 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1761 [6/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1761 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1762 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1762 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1763 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1763 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1764 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1764 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1765 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1765 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1766 [8/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1766 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1767 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1767 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1768 [7/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1768 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1769 [8/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1769 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1770 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1770 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1771 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1771 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1772 [6/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1772 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1773 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1773 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1774 [5/5] (1.17ns)   --->   "%neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1774 'urem' 'neighbor_dram_addr_21' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1775 [8/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1775 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1776 [6/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1776 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1777 [7/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1777 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1778 [8/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1778 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.27>
ST_60 : Operation 1779 [5/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1779 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1780 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1780 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1781 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1781 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1782 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1782 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1783 [5/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1783 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1784 [5/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1784 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1785 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1785 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1786 [5/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1786 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1787 [5/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1787 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1788 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1788 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1789 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1789 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1790 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1790 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1791 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1791 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1792 [7/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1792 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1793 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1793 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1794 [6/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1794 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1795 [7/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1795 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1796 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1796 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1797 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1797 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1798 [5/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1798 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1799 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1799 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1800 [4/5] (1.17ns)   --->   "%neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1800 'urem' 'neighbor_dram_addr_21' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1801 [7/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1801 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1802 [5/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1802 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1803 [6/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1803 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1804 [7/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1804 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.27>
ST_61 : Operation 1805 [4/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1805 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1806 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1806 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1807 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1807 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1808 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1808 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1809 [4/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1809 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1810 [4/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1810 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1811 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1811 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1812 [4/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1812 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1813 [4/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1813 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1814 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1814 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1815 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1815 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1816 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1816 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1817 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1817 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1818 [6/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1818 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1819 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1819 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1820 [5/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1820 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1821 [6/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1821 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1822 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1822 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1823 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1823 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1824 [4/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1824 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1825 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1825 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1826 [3/5] (1.17ns)   --->   "%neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1826 'urem' 'neighbor_dram_addr_21' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1827 [6/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1827 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1828 [4/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1828 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1829 [5/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1829 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1830 [6/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1830 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.27>
ST_62 : Operation 1831 [3/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1831 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1832 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1832 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1833 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1833 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1834 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1834 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1835 [3/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1835 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1836 [3/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1836 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1837 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1837 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1838 [3/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1838 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1839 [3/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1839 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1840 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1840 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1841 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1841 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1842 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1842 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1843 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1843 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1844 [5/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1844 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1845 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1845 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1846 [4/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1846 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1847 [5/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1847 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1848 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1848 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1849 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1849 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1850 [3/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1850 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1851 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1851 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1852 [2/5] (1.17ns)   --->   "%neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1852 'urem' 'neighbor_dram_addr_21' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1853 [5/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1853 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1854 [3/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1854 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1855 [4/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1855 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1856 [5/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1856 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.27>
ST_63 : Operation 1857 [2/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1857 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1858 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1858 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1859 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1859 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1860 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1860 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1861 [2/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1861 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1862 [2/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1862 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1863 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1863 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1864 [2/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1864 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1865 [2/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1865 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1866 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1866 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1867 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1867 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1868 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1868 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1869 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1869 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1870 [4/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1870 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1871 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1871 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1872 [3/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1872 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1873 [4/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1873 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1874 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1874 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1875 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1875 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1876 [2/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1876 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1877 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1877 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1878 [1/5] (1.17ns)   --->   "%neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1878 'urem' 'neighbor_dram_addr_21' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1879 [4/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1879 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1880 [2/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1880 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1881 [3/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1881 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1882 [4/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1882 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.27>
ST_64 : Operation 1883 [1/64] (1.27ns)   --->   "%neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157"   --->   Operation 1883 'urem' 'neighbor_dram_addr' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1884 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1884 'urem' 'neighbor_dram_addr_1' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1885 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1885 'urem' 'neighbor_dram_addr_2' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1886 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157"   --->   Operation 1886 'urem' 'neighbor_dram_addr_3' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1887 [1/62] (1.26ns)   --->   "%neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1887 'urem' 'neighbor_dram_addr_4' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1888 [1/62] (1.26ns)   --->   "%neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1888 'urem' 'neighbor_dram_addr_5' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1889 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157"   --->   Operation 1889 'urem' 'neighbor_dram_addr_6' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1890 [1/62] (1.26ns)   --->   "%neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1890 'urem' 'neighbor_dram_addr_7' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1891 [1/62] (1.26ns)   --->   "%neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1"   --->   Operation 1891 'urem' 'neighbor_dram_addr_8' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 61> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1892 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157"   --->   Operation 1892 'urem' 'neighbor_dram_addr_9' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1893 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1893 'urem' 'neighbor_dram_addr_10' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1894 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1894 'urem' 'neighbor_dram_addr_11' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1895 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157"   --->   Operation 1895 'urem' 'neighbor_dram_addr_12' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1896 [3/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1896 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1897 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157"   --->   Operation 1897 'urem' 'neighbor_dram_addr_14' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1898 [2/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1898 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1899 [3/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1899 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1900 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157"   --->   Operation 1900 'urem' 'neighbor_dram_addr_17' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1901 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1901 'urem' 'neighbor_dram_addr_18' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1902 [1/63] (1.26ns)   --->   "%neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast"   --->   Operation 1902 'urem' 'neighbor_dram_addr_19' <Predicate = true> <Delay = 1.26> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 42> <Delay = 1.26> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1903 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157"   --->   Operation 1903 'urem' 'neighbor_dram_addr_20' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1904 [3/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1904 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1905 [1/64] (1.27ns)   --->   "%neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157"   --->   Operation 1905 'urem' 'neighbor_dram_addr_23' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 42> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1906 [2/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1906 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1907 [3/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1907 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.53>
ST_65 : Operation 1908 [1/1] (0.00ns)   --->   "%config_input_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_input_channels_val"   --->   Operation 1908 'read' 'config_input_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1909 [2/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1909 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1910 [1/7] (1.17ns)   --->   "%neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1910 'urem' 'neighbor_dram_addr_15' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1911 [2/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1911 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1912 [2/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1912 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1913 [1/7] (1.17ns)   --->   "%neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1913 'urem' 'neighbor_dram_addr_24' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 12> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1914 [2/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1914 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i11 %config_input_channels_val_read" [minkowski_net.cpp:229]   --->   Operation 1915 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i42 %neighbor_dram_addr" [minkowski_net.cpp:229]   --->   Operation 1916 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1917 [1/1] (3.53ns)   --->   "%mul_ln229 = mul i42 %zext_ln229, i42 %trunc_ln229" [minkowski_net.cpp:229]   --->   Operation 1917 'mul' 'mul_ln229' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln229_1 = trunc i42 %neighbor_dram_addr_1" [minkowski_net.cpp:229]   --->   Operation 1918 'trunc' 'trunc_ln229_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1919 [1/1] (3.53ns)   --->   "%mul_ln229_1 = mul i42 %zext_ln229, i42 %trunc_ln229_1" [minkowski_net.cpp:229]   --->   Operation 1919 'mul' 'mul_ln229_1' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln229_2 = trunc i42 %neighbor_dram_addr_2" [minkowski_net.cpp:229]   --->   Operation 1920 'trunc' 'trunc_ln229_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1921 [1/1] (3.53ns)   --->   "%mul_ln229_2 = mul i42 %zext_ln229, i42 %trunc_ln229_2" [minkowski_net.cpp:229]   --->   Operation 1921 'mul' 'mul_ln229_2' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln229_3 = trunc i42 %neighbor_dram_addr_3" [minkowski_net.cpp:229]   --->   Operation 1922 'trunc' 'trunc_ln229_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1923 [1/1] (3.53ns)   --->   "%mul_ln229_3 = mul i42 %zext_ln229, i42 %trunc_ln229_3" [minkowski_net.cpp:229]   --->   Operation 1923 'mul' 'mul_ln229_3' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln229_4 = trunc i42 %neighbor_dram_addr_4" [minkowski_net.cpp:229]   --->   Operation 1924 'trunc' 'trunc_ln229_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1925 [1/1] (3.53ns)   --->   "%mul_ln229_4 = mul i42 %zext_ln229, i42 %trunc_ln229_4" [minkowski_net.cpp:229]   --->   Operation 1925 'mul' 'mul_ln229_4' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln229_5 = trunc i42 %neighbor_dram_addr_5" [minkowski_net.cpp:229]   --->   Operation 1926 'trunc' 'trunc_ln229_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1927 [1/1] (3.53ns)   --->   "%mul_ln229_5 = mul i42 %zext_ln229, i42 %trunc_ln229_5" [minkowski_net.cpp:229]   --->   Operation 1927 'mul' 'mul_ln229_5' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln229_6 = trunc i42 %neighbor_dram_addr_6" [minkowski_net.cpp:229]   --->   Operation 1928 'trunc' 'trunc_ln229_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1929 [1/1] (3.53ns)   --->   "%mul_ln229_6 = mul i42 %zext_ln229, i42 %trunc_ln229_6" [minkowski_net.cpp:229]   --->   Operation 1929 'mul' 'mul_ln229_6' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln229_7 = trunc i42 %neighbor_dram_addr_7" [minkowski_net.cpp:229]   --->   Operation 1930 'trunc' 'trunc_ln229_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1931 [1/1] (3.53ns)   --->   "%mul_ln229_7 = mul i42 %zext_ln229, i42 %trunc_ln229_7" [minkowski_net.cpp:229]   --->   Operation 1931 'mul' 'mul_ln229_7' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln229_8 = trunc i42 %neighbor_dram_addr_8" [minkowski_net.cpp:229]   --->   Operation 1932 'trunc' 'trunc_ln229_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1933 [1/1] (3.53ns)   --->   "%mul_ln229_8 = mul i42 %zext_ln229, i42 %trunc_ln229_8" [minkowski_net.cpp:229]   --->   Operation 1933 'mul' 'mul_ln229_8' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln229_9 = trunc i42 %neighbor_dram_addr_9" [minkowski_net.cpp:229]   --->   Operation 1934 'trunc' 'trunc_ln229_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1935 [1/1] (3.53ns)   --->   "%mul_ln229_9 = mul i42 %zext_ln229, i42 %trunc_ln229_9" [minkowski_net.cpp:229]   --->   Operation 1935 'mul' 'mul_ln229_9' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln229_10 = trunc i42 %neighbor_dram_addr_10" [minkowski_net.cpp:229]   --->   Operation 1936 'trunc' 'trunc_ln229_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1937 [1/1] (3.53ns)   --->   "%mul_ln229_10 = mul i42 %zext_ln229, i42 %trunc_ln229_10" [minkowski_net.cpp:229]   --->   Operation 1937 'mul' 'mul_ln229_10' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln229_11 = trunc i42 %neighbor_dram_addr_11" [minkowski_net.cpp:229]   --->   Operation 1938 'trunc' 'trunc_ln229_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1939 [1/1] (3.53ns)   --->   "%mul_ln229_11 = mul i42 %zext_ln229, i42 %trunc_ln229_11" [minkowski_net.cpp:229]   --->   Operation 1939 'mul' 'mul_ln229_11' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln229_12 = trunc i42 %neighbor_dram_addr_12" [minkowski_net.cpp:229]   --->   Operation 1940 'trunc' 'trunc_ln229_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1941 [1/1] (3.53ns)   --->   "%mul_ln229_12 = mul i42 %zext_ln229, i42 %trunc_ln229_12" [minkowski_net.cpp:229]   --->   Operation 1941 'mul' 'mul_ln229_12' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1942 [1/1] (0.00ns)   --->   "%trunc_ln229_14 = trunc i42 %neighbor_dram_addr_14" [minkowski_net.cpp:229]   --->   Operation 1942 'trunc' 'trunc_ln229_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1943 [1/1] (3.53ns)   --->   "%mul_ln229_14 = mul i42 %zext_ln229, i42 %trunc_ln229_14" [minkowski_net.cpp:229]   --->   Operation 1943 'mul' 'mul_ln229_14' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1944 [1/1] (0.00ns)   --->   "%trunc_ln229_17 = trunc i42 %neighbor_dram_addr_17" [minkowski_net.cpp:229]   --->   Operation 1944 'trunc' 'trunc_ln229_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1945 [1/1] (3.53ns)   --->   "%mul_ln229_17 = mul i42 %zext_ln229, i42 %trunc_ln229_17" [minkowski_net.cpp:229]   --->   Operation 1945 'mul' 'mul_ln229_17' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln229_18 = trunc i42 %neighbor_dram_addr_18" [minkowski_net.cpp:229]   --->   Operation 1946 'trunc' 'trunc_ln229_18' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1947 [1/1] (3.53ns)   --->   "%mul_ln229_18 = mul i42 %zext_ln229, i42 %trunc_ln229_18" [minkowski_net.cpp:229]   --->   Operation 1947 'mul' 'mul_ln229_18' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln229_19 = trunc i42 %neighbor_dram_addr_19" [minkowski_net.cpp:229]   --->   Operation 1948 'trunc' 'trunc_ln229_19' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1949 [1/1] (3.53ns)   --->   "%mul_ln229_19 = mul i42 %zext_ln229, i42 %trunc_ln229_19" [minkowski_net.cpp:229]   --->   Operation 1949 'mul' 'mul_ln229_19' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1950 [1/1] (0.00ns)   --->   "%trunc_ln229_20 = trunc i42 %neighbor_dram_addr_20" [minkowski_net.cpp:229]   --->   Operation 1950 'trunc' 'trunc_ln229_20' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1951 [1/1] (3.53ns)   --->   "%mul_ln229_20 = mul i42 %zext_ln229, i42 %trunc_ln229_20" [minkowski_net.cpp:229]   --->   Operation 1951 'mul' 'mul_ln229_20' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln229_22 = trunc i42 %neighbor_dram_addr_23" [minkowski_net.cpp:229]   --->   Operation 1952 'trunc' 'trunc_ln229_22' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1953 [1/1] (3.53ns)   --->   "%mul_ln229_22 = mul i42 %zext_ln229, i42 %trunc_ln229_22" [minkowski_net.cpp:229]   --->   Operation 1953 'mul' 'mul_ln229_22' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.21>
ST_66 : Operation 1954 [1/1] (0.00ns)   --->   "%num_pruned_voxels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_pruned_voxels"   --->   Operation 1954 'read' 'num_pruned_voxels_read' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1955 [1/1] (0.00ns)   --->   "%pruned_dram_write_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_write"   --->   Operation 1955 'read' 'pruned_dram_write_read' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1956 [1/1] (0.00ns)   --->   "%pruned_dram_read_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_read"   --->   Operation 1956 'read' 'pruned_dram_read_read' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1957 [1/1] (0.00ns)   --->   "%config_output_spatial_dim_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %config_output_spatial_dim_val"   --->   Operation 1957 'read' 'config_output_spatial_dim_val_read' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1958 [1/1] (0.00ns)   --->   "%config_output_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_output_channels_val"   --->   Operation 1958 'read' 'config_output_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1959 [1/1] (0.00ns)   --->   "%config_output_channels_val_cast = zext i11 %config_output_channels_val_read"   --->   Operation 1959 'zext' 'config_output_channels_val_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1960 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 1960 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1961 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 1961 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1962 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 1962 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1963 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 1963 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1964 [1/1] (0.70ns)   --->   "%cmp_i = icmp_ult  i7 %config_output_spatial_dim_val_read, i7 17"   --->   Operation 1964 'icmp' 'cmp_i' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1965 [1/8] (1.17ns)   --->   "%neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1965 'urem' 'neighbor_dram_addr_13' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1966 [1/8] (1.17ns)   --->   "%neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1966 'urem' 'neighbor_dram_addr_16' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln229_21)   --->   "%empty = trunc i1 %neighbor_dram_addr_21"   --->   Operation 1967 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1968 [1/8] (1.17ns)   --->   "%neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1968 'urem' 'neighbor_dram_addr_22' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1969 [1/8] (1.17ns)   --->   "%neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read"   --->   Operation 1969 'urem' 'neighbor_dram_addr_25' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 13> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1970 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i11 %config_output_channels_val_read"   --->   Operation 1970 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1971 [1/1] (0.00ns)   --->   "%wide_trip_count29 = zext i11 %config_input_channels_val_read"   --->   Operation 1971 'zext' 'wide_trip_count29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1972 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229, i2 0" [minkowski_net.cpp:229]   --->   Operation 1972 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i44 %shl_ln" [minkowski_net.cpp:229]   --->   Operation 1973 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1974 [1/1] (1.14ns)   --->   "%add_ln229 = add i64 %zext_ln229_1, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1974 'add' 'add_ln229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln229_2 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_1, i2 0" [minkowski_net.cpp:229]   --->   Operation 1975 'bitconcatenate' 'shl_ln229_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i44 %shl_ln229_2" [minkowski_net.cpp:229]   --->   Operation 1976 'zext' 'zext_ln229_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1977 [1/1] (1.14ns)   --->   "%add_ln229_1 = add i64 %zext_ln229_2, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1977 'add' 'add_ln229_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1978 [1/1] (0.00ns)   --->   "%shl_ln229_3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_2, i2 0" [minkowski_net.cpp:229]   --->   Operation 1978 'bitconcatenate' 'shl_ln229_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i44 %shl_ln229_3" [minkowski_net.cpp:229]   --->   Operation 1979 'zext' 'zext_ln229_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1980 [1/1] (1.14ns)   --->   "%add_ln229_2 = add i64 %zext_ln229_3, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1980 'add' 'add_ln229_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1981 [1/1] (0.00ns)   --->   "%shl_ln229_4 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_3, i2 0" [minkowski_net.cpp:229]   --->   Operation 1981 'bitconcatenate' 'shl_ln229_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln229_4 = zext i44 %shl_ln229_4" [minkowski_net.cpp:229]   --->   Operation 1982 'zext' 'zext_ln229_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1983 [1/1] (1.14ns)   --->   "%add_ln229_3 = add i64 %zext_ln229_4, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1983 'add' 'add_ln229_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1984 [1/1] (0.00ns)   --->   "%shl_ln229_5 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_4, i2 0" [minkowski_net.cpp:229]   --->   Operation 1984 'bitconcatenate' 'shl_ln229_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln229_5 = zext i44 %shl_ln229_5" [minkowski_net.cpp:229]   --->   Operation 1985 'zext' 'zext_ln229_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1986 [1/1] (1.14ns)   --->   "%add_ln229_4 = add i64 %zext_ln229_5, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1986 'add' 'add_ln229_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1987 [1/1] (0.00ns)   --->   "%shl_ln229_6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_5, i2 0" [minkowski_net.cpp:229]   --->   Operation 1987 'bitconcatenate' 'shl_ln229_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln229_6 = zext i44 %shl_ln229_6" [minkowski_net.cpp:229]   --->   Operation 1988 'zext' 'zext_ln229_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1989 [1/1] (1.14ns)   --->   "%add_ln229_5 = add i64 %zext_ln229_6, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1989 'add' 'add_ln229_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1990 [1/1] (0.00ns)   --->   "%shl_ln229_7 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_6, i2 0" [minkowski_net.cpp:229]   --->   Operation 1990 'bitconcatenate' 'shl_ln229_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln229_7 = zext i44 %shl_ln229_7" [minkowski_net.cpp:229]   --->   Operation 1991 'zext' 'zext_ln229_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1992 [1/1] (1.14ns)   --->   "%add_ln229_6 = add i64 %zext_ln229_7, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1992 'add' 'add_ln229_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1993 [1/1] (0.00ns)   --->   "%shl_ln229_8 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_7, i2 0" [minkowski_net.cpp:229]   --->   Operation 1993 'bitconcatenate' 'shl_ln229_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln229_8 = zext i44 %shl_ln229_8" [minkowski_net.cpp:229]   --->   Operation 1994 'zext' 'zext_ln229_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1995 [1/1] (1.14ns)   --->   "%add_ln229_7 = add i64 %zext_ln229_8, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1995 'add' 'add_ln229_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1996 [1/1] (0.00ns)   --->   "%shl_ln229_9 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_8, i2 0" [minkowski_net.cpp:229]   --->   Operation 1996 'bitconcatenate' 'shl_ln229_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln229_9 = zext i44 %shl_ln229_9" [minkowski_net.cpp:229]   --->   Operation 1997 'zext' 'zext_ln229_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1998 [1/1] (1.14ns)   --->   "%add_ln229_8 = add i64 %zext_ln229_9, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 1998 'add' 'add_ln229_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1999 [1/1] (0.00ns)   --->   "%shl_ln229_s = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_9, i2 0" [minkowski_net.cpp:229]   --->   Operation 1999 'bitconcatenate' 'shl_ln229_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln229_10 = zext i44 %shl_ln229_s" [minkowski_net.cpp:229]   --->   Operation 2000 'zext' 'zext_ln229_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2001 [1/1] (1.14ns)   --->   "%add_ln229_9 = add i64 %zext_ln229_10, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2001 'add' 'add_ln229_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2002 [1/1] (0.00ns)   --->   "%shl_ln229_10 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_10, i2 0" [minkowski_net.cpp:229]   --->   Operation 2002 'bitconcatenate' 'shl_ln229_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln229_11 = zext i44 %shl_ln229_10" [minkowski_net.cpp:229]   --->   Operation 2003 'zext' 'zext_ln229_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2004 [1/1] (1.14ns)   --->   "%add_ln229_10 = add i64 %zext_ln229_11, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2004 'add' 'add_ln229_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2005 [1/1] (0.00ns)   --->   "%shl_ln229_11 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_11, i2 0" [minkowski_net.cpp:229]   --->   Operation 2005 'bitconcatenate' 'shl_ln229_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln229_12 = zext i44 %shl_ln229_11" [minkowski_net.cpp:229]   --->   Operation 2006 'zext' 'zext_ln229_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2007 [1/1] (1.14ns)   --->   "%add_ln229_11 = add i64 %zext_ln229_12, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2007 'add' 'add_ln229_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln229_12 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_12, i2 0" [minkowski_net.cpp:229]   --->   Operation 2008 'bitconcatenate' 'shl_ln229_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln229_13 = zext i44 %shl_ln229_12" [minkowski_net.cpp:229]   --->   Operation 2009 'zext' 'zext_ln229_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2010 [1/1] (1.14ns)   --->   "%add_ln229_12 = add i64 %zext_ln229_13, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2010 'add' 'add_ln229_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln229_14 = zext i11 %config_input_channels_val_read" [minkowski_net.cpp:229]   --->   Operation 2011 'zext' 'zext_ln229_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln229_13 = trunc i13 %neighbor_dram_addr_13" [minkowski_net.cpp:229]   --->   Operation 2012 'trunc' 'trunc_ln229_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2013 [1/1] (1.89ns)   --->   "%mul_ln229_13 = mul i13 %zext_ln229_14, i13 %trunc_ln229_13" [minkowski_net.cpp:229]   --->   Operation 2013 'mul' 'mul_ln229_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2014 [1/1] (0.00ns)   --->   "%shl_ln229_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_13, i2 0" [minkowski_net.cpp:229]   --->   Operation 2014 'bitconcatenate' 'shl_ln229_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln229_15 = zext i15 %shl_ln229_13" [minkowski_net.cpp:229]   --->   Operation 2015 'zext' 'zext_ln229_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2016 [1/1] (1.14ns)   --->   "%add_ln229_13 = add i64 %zext_ln229_15, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2016 'add' 'add_ln229_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2017 [1/1] (0.00ns)   --->   "%shl_ln229_14 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_14, i2 0" [minkowski_net.cpp:229]   --->   Operation 2017 'bitconcatenate' 'shl_ln229_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln229_16 = zext i44 %shl_ln229_14" [minkowski_net.cpp:229]   --->   Operation 2018 'zext' 'zext_ln229_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2019 [1/1] (1.14ns)   --->   "%add_ln229_14 = add i64 %zext_ln229_16, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2019 'add' 'add_ln229_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln229_17 = zext i11 %config_input_channels_val_read" [minkowski_net.cpp:229]   --->   Operation 2020 'zext' 'zext_ln229_17' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln229_15 = trunc i12 %neighbor_dram_addr_15" [minkowski_net.cpp:229]   --->   Operation 2021 'trunc' 'trunc_ln229_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2022 [1/1] (1.87ns)   --->   "%mul_ln229_15 = mul i12 %zext_ln229_17, i12 %trunc_ln229_15" [minkowski_net.cpp:229]   --->   Operation 2022 'mul' 'mul_ln229_15' <Predicate = true> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2023 [1/1] (0.00ns)   --->   "%shl_ln229_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln229_15, i2 0" [minkowski_net.cpp:229]   --->   Operation 2023 'bitconcatenate' 'shl_ln229_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln229_18 = zext i14 %shl_ln229_15" [minkowski_net.cpp:229]   --->   Operation 2024 'zext' 'zext_ln229_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2025 [1/1] (1.14ns)   --->   "%add_ln229_15 = add i64 %zext_ln229_18, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2025 'add' 'add_ln229_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln229_16 = trunc i13 %neighbor_dram_addr_16" [minkowski_net.cpp:229]   --->   Operation 2026 'trunc' 'trunc_ln229_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2027 [1/1] (1.89ns)   --->   "%mul_ln229_16 = mul i13 %zext_ln229_14, i13 %trunc_ln229_16" [minkowski_net.cpp:229]   --->   Operation 2027 'mul' 'mul_ln229_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2028 [1/1] (0.00ns)   --->   "%shl_ln229_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_16, i2 0" [minkowski_net.cpp:229]   --->   Operation 2028 'bitconcatenate' 'shl_ln229_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln229_19 = zext i15 %shl_ln229_16" [minkowski_net.cpp:229]   --->   Operation 2029 'zext' 'zext_ln229_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2030 [1/1] (1.14ns)   --->   "%add_ln229_16 = add i64 %zext_ln229_19, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2030 'add' 'add_ln229_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2031 [1/1] (0.00ns)   --->   "%shl_ln229_17 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_17, i2 0" [minkowski_net.cpp:229]   --->   Operation 2031 'bitconcatenate' 'shl_ln229_17' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln229_20 = zext i44 %shl_ln229_17" [minkowski_net.cpp:229]   --->   Operation 2032 'zext' 'zext_ln229_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2033 [1/1] (1.14ns)   --->   "%add_ln229_17 = add i64 %zext_ln229_20, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2033 'add' 'add_ln229_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2034 [1/1] (0.00ns)   --->   "%shl_ln229_18 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_18, i2 0" [minkowski_net.cpp:229]   --->   Operation 2034 'bitconcatenate' 'shl_ln229_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln229_21 = zext i44 %shl_ln229_18" [minkowski_net.cpp:229]   --->   Operation 2035 'zext' 'zext_ln229_21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2036 [1/1] (1.14ns)   --->   "%add_ln229_18 = add i64 %zext_ln229_21, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2036 'add' 'add_ln229_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2037 [1/1] (0.00ns)   --->   "%shl_ln229_19 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_19, i2 0" [minkowski_net.cpp:229]   --->   Operation 2037 'bitconcatenate' 'shl_ln229_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln229_22 = zext i44 %shl_ln229_19" [minkowski_net.cpp:229]   --->   Operation 2038 'zext' 'zext_ln229_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2039 [1/1] (1.14ns)   --->   "%add_ln229_19 = add i64 %zext_ln229_22, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2039 'add' 'add_ln229_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2040 [1/1] (0.00ns)   --->   "%shl_ln229_20 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_20, i2 0" [minkowski_net.cpp:229]   --->   Operation 2040 'bitconcatenate' 'shl_ln229_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln229_23 = zext i44 %shl_ln229_20" [minkowski_net.cpp:229]   --->   Operation 2041 'zext' 'zext_ln229_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2042 [1/1] (1.14ns)   --->   "%add_ln229_20 = add i64 %zext_ln229_23, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2042 'add' 'add_ln229_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln229_21)   --->   "%select_ln229 = select i1 %empty, i11 2047, i11 0" [minkowski_net.cpp:229]   --->   Operation 2043 'select' 'select_ln229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln229_21)   --->   "%and_ln229 = and i11 %select_ln229, i11 %config_input_channels_val_read" [minkowski_net.cpp:229]   --->   Operation 2044 'and' 'and_ln229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln229_21)   --->   "%shl_ln229_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %and_ln229, i2 0" [minkowski_net.cpp:229]   --->   Operation 2045 'bitconcatenate' 'shl_ln229_21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln229_21)   --->   "%zext_ln229_24 = zext i13 %shl_ln229_21" [minkowski_net.cpp:229]   --->   Operation 2046 'zext' 'zext_ln229_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2047 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln229_21 = add i64 %zext_ln229_24, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2047 'add' 'add_ln229_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2048 [1/1] (0.00ns)   --->   "%trunc_ln229_21 = trunc i13 %neighbor_dram_addr_22" [minkowski_net.cpp:229]   --->   Operation 2048 'trunc' 'trunc_ln229_21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2049 [1/1] (1.89ns)   --->   "%mul_ln229_21 = mul i13 %zext_ln229_14, i13 %trunc_ln229_21" [minkowski_net.cpp:229]   --->   Operation 2049 'mul' 'mul_ln229_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2050 [1/1] (0.00ns)   --->   "%shl_ln229_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_21, i2 0" [minkowski_net.cpp:229]   --->   Operation 2050 'bitconcatenate' 'shl_ln229_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln229_25 = zext i15 %shl_ln229_22" [minkowski_net.cpp:229]   --->   Operation 2051 'zext' 'zext_ln229_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2052 [1/1] (1.14ns)   --->   "%add_ln229_22 = add i64 %zext_ln229_25, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2052 'add' 'add_ln229_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2053 [1/1] (0.00ns)   --->   "%shl_ln229_23 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_22, i2 0" [minkowski_net.cpp:229]   --->   Operation 2053 'bitconcatenate' 'shl_ln229_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln229_26 = zext i44 %shl_ln229_23" [minkowski_net.cpp:229]   --->   Operation 2054 'zext' 'zext_ln229_26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2055 [1/1] (1.14ns)   --->   "%add_ln229_23 = add i64 %zext_ln229_26, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2055 'add' 'add_ln229_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln229_23 = trunc i12 %neighbor_dram_addr_24" [minkowski_net.cpp:229]   --->   Operation 2056 'trunc' 'trunc_ln229_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2057 [1/1] (1.87ns)   --->   "%mul_ln229_23 = mul i12 %zext_ln229_17, i12 %trunc_ln229_23" [minkowski_net.cpp:229]   --->   Operation 2057 'mul' 'mul_ln229_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2058 [1/1] (0.00ns)   --->   "%shl_ln229_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln229_23, i2 0" [minkowski_net.cpp:229]   --->   Operation 2058 'bitconcatenate' 'shl_ln229_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln229_27 = zext i14 %shl_ln229_24" [minkowski_net.cpp:229]   --->   Operation 2059 'zext' 'zext_ln229_27' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2060 [1/1] (1.14ns)   --->   "%add_ln229_24 = add i64 %zext_ln229_27, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2060 'add' 'add_ln229_24' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln229_24 = trunc i13 %neighbor_dram_addr_25" [minkowski_net.cpp:229]   --->   Operation 2061 'trunc' 'trunc_ln229_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2062 [1/1] (1.89ns)   --->   "%mul_ln229_24 = mul i13 %zext_ln229_14, i13 %trunc_ln229_24" [minkowski_net.cpp:229]   --->   Operation 2062 'mul' 'mul_ln229_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2063 [1/1] (0.00ns)   --->   "%shl_ln229_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_24, i2 0" [minkowski_net.cpp:229]   --->   Operation 2063 'bitconcatenate' 'shl_ln229_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln229_28 = zext i15 %shl_ln229_25" [minkowski_net.cpp:229]   --->   Operation 2064 'zext' 'zext_ln229_28' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2065 [1/1] (1.14ns)   --->   "%add_ln229_25 = add i64 %zext_ln229_28, i64 %pruned_dram_read_read" [minkowski_net.cpp:229]   --->   Operation 2065 'add' 'add_ln229_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2066 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2066 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2067 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [minkowski_net.cpp:229]   --->   Operation 2067 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2068 [1/1] (0.00ns)   --->   "%gmem_write_addr = getelementptr i32 %gmem_write, i64 %p_cast_cast" [minkowski_net.cpp:229]   --->   Operation 2068 'getelementptr' 'gmem_write_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2069 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_1, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2069 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2070 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i62 %p_cast4" [minkowski_net.cpp:229]   --->   Operation 2070 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2071 [1/1] (0.00ns)   --->   "%gmem_write_addr_1 = getelementptr i32 %gmem_write, i64 %p_cast4_cast" [minkowski_net.cpp:229]   --->   Operation 2071 'getelementptr' 'gmem_write_addr_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2072 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_2, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2072 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2073 [1/1] (0.00ns)   --->   "%p_cast5_cast = sext i62 %p_cast5" [minkowski_net.cpp:229]   --->   Operation 2073 'sext' 'p_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2074 [1/1] (0.00ns)   --->   "%gmem_write_addr_2 = getelementptr i32 %gmem_write, i64 %p_cast5_cast" [minkowski_net.cpp:229]   --->   Operation 2074 'getelementptr' 'gmem_write_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2075 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_3, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2075 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2076 [1/1] (0.00ns)   --->   "%p_cast6_cast = sext i62 %p_cast6" [minkowski_net.cpp:229]   --->   Operation 2076 'sext' 'p_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2077 [1/1] (0.00ns)   --->   "%gmem_write_addr_3 = getelementptr i32 %gmem_write, i64 %p_cast6_cast" [minkowski_net.cpp:229]   --->   Operation 2077 'getelementptr' 'gmem_write_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2078 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_4, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2078 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2079 [1/1] (0.00ns)   --->   "%p_cast7_cast = sext i62 %p_cast7" [minkowski_net.cpp:229]   --->   Operation 2079 'sext' 'p_cast7_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2080 [1/1] (0.00ns)   --->   "%gmem_write_addr_4 = getelementptr i32 %gmem_write, i64 %p_cast7_cast" [minkowski_net.cpp:229]   --->   Operation 2080 'getelementptr' 'gmem_write_addr_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2081 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_5, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2081 'partselect' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2082 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i62 %p_cast8" [minkowski_net.cpp:229]   --->   Operation 2082 'sext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2083 [1/1] (0.00ns)   --->   "%gmem_write_addr_5 = getelementptr i32 %gmem_write, i64 %p_cast8_cast" [minkowski_net.cpp:229]   --->   Operation 2083 'getelementptr' 'gmem_write_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2084 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_6, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2084 'partselect' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2085 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i62 %p_cast9" [minkowski_net.cpp:229]   --->   Operation 2085 'sext' 'p_cast9_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2086 [1/1] (0.00ns)   --->   "%gmem_write_addr_6 = getelementptr i32 %gmem_write, i64 %p_cast9_cast" [minkowski_net.cpp:229]   --->   Operation 2086 'getelementptr' 'gmem_write_addr_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2087 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_7, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2087 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2088 [1/1] (0.00ns)   --->   "%p_cast10_cast = sext i62 %p_cast1" [minkowski_net.cpp:229]   --->   Operation 2088 'sext' 'p_cast10_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2089 [1/1] (0.00ns)   --->   "%gmem_write_addr_7 = getelementptr i32 %gmem_write, i64 %p_cast10_cast" [minkowski_net.cpp:229]   --->   Operation 2089 'getelementptr' 'gmem_write_addr_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2090 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_8, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2090 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2091 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i62 %p_cast2" [minkowski_net.cpp:229]   --->   Operation 2091 'sext' 'p_cast11_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2092 [1/1] (0.00ns)   --->   "%gmem_write_addr_8 = getelementptr i32 %gmem_write, i64 %p_cast11_cast" [minkowski_net.cpp:229]   --->   Operation 2092 'getelementptr' 'gmem_write_addr_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2093 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_9, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2093 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2094 [1/1] (0.00ns)   --->   "%p_cast12_cast = sext i62 %p_cast3" [minkowski_net.cpp:229]   --->   Operation 2094 'sext' 'p_cast12_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2095 [1/1] (0.00ns)   --->   "%gmem_write_addr_9 = getelementptr i32 %gmem_write, i64 %p_cast12_cast" [minkowski_net.cpp:229]   --->   Operation 2095 'getelementptr' 'gmem_write_addr_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2096 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_10, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2096 'partselect' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2097 [1/1] (0.00ns)   --->   "%p_cast13_cast = sext i62 %p_cast10" [minkowski_net.cpp:229]   --->   Operation 2097 'sext' 'p_cast13_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2098 [1/1] (0.00ns)   --->   "%gmem_write_addr_10 = getelementptr i32 %gmem_write, i64 %p_cast13_cast" [minkowski_net.cpp:229]   --->   Operation 2098 'getelementptr' 'gmem_write_addr_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2099 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_11, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2099 'partselect' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2100 [1/1] (0.00ns)   --->   "%p_cast14_cast = sext i62 %p_cast11" [minkowski_net.cpp:229]   --->   Operation 2100 'sext' 'p_cast14_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2101 [1/1] (0.00ns)   --->   "%gmem_write_addr_11 = getelementptr i32 %gmem_write, i64 %p_cast14_cast" [minkowski_net.cpp:229]   --->   Operation 2101 'getelementptr' 'gmem_write_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2102 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_12, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2102 'partselect' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2103 [1/1] (0.00ns)   --->   "%p_cast15_cast = sext i62 %p_cast12" [minkowski_net.cpp:229]   --->   Operation 2103 'sext' 'p_cast15_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2104 [1/1] (0.00ns)   --->   "%gmem_write_addr_12 = getelementptr i32 %gmem_write, i64 %p_cast15_cast" [minkowski_net.cpp:229]   --->   Operation 2104 'getelementptr' 'gmem_write_addr_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2105 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pruned_dram_read_read, i32 2, i32 63"   --->   Operation 2105 'partselect' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2106 [1/1] (0.00ns)   --->   "%p_cast16_cast = sext i62 %p_cast13"   --->   Operation 2106 'sext' 'p_cast16_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2107 [1/1] (0.00ns)   --->   "%gmem_write_addr_13 = getelementptr i32 %gmem_write, i64 %p_cast16_cast"   --->   Operation 2107 'getelementptr' 'gmem_write_addr_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2108 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_13, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2108 'partselect' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2109 [1/1] (0.00ns)   --->   "%p_cast17_cast = sext i62 %p_cast14" [minkowski_net.cpp:229]   --->   Operation 2109 'sext' 'p_cast17_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2110 [1/1] (0.00ns)   --->   "%gmem_write_addr_14 = getelementptr i32 %gmem_write, i64 %p_cast17_cast" [minkowski_net.cpp:229]   --->   Operation 2110 'getelementptr' 'gmem_write_addr_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2111 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_14, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2111 'partselect' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2112 [1/1] (0.00ns)   --->   "%p_cast18_cast = sext i62 %p_cast15" [minkowski_net.cpp:229]   --->   Operation 2112 'sext' 'p_cast18_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2113 [1/1] (0.00ns)   --->   "%gmem_write_addr_15 = getelementptr i32 %gmem_write, i64 %p_cast18_cast" [minkowski_net.cpp:229]   --->   Operation 2113 'getelementptr' 'gmem_write_addr_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2114 [1/1] (0.00ns)   --->   "%p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_15, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2114 'partselect' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2115 [1/1] (0.00ns)   --->   "%p_cast19_cast = sext i62 %p_cast16" [minkowski_net.cpp:229]   --->   Operation 2115 'sext' 'p_cast19_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2116 [1/1] (0.00ns)   --->   "%gmem_write_addr_16 = getelementptr i32 %gmem_write, i64 %p_cast19_cast" [minkowski_net.cpp:229]   --->   Operation 2116 'getelementptr' 'gmem_write_addr_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2117 [1/1] (0.00ns)   --->   "%p_cast17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_16, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2117 'partselect' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2118 [1/1] (0.00ns)   --->   "%p_cast20_cast = sext i62 %p_cast17" [minkowski_net.cpp:229]   --->   Operation 2118 'sext' 'p_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2119 [1/1] (0.00ns)   --->   "%gmem_write_addr_17 = getelementptr i32 %gmem_write, i64 %p_cast20_cast" [minkowski_net.cpp:229]   --->   Operation 2119 'getelementptr' 'gmem_write_addr_17' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2120 [1/1] (0.00ns)   --->   "%p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_17, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2120 'partselect' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2121 [1/1] (0.00ns)   --->   "%p_cast21_cast = sext i62 %p_cast18" [minkowski_net.cpp:229]   --->   Operation 2121 'sext' 'p_cast21_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2122 [1/1] (0.00ns)   --->   "%gmem_write_addr_18 = getelementptr i32 %gmem_write, i64 %p_cast21_cast" [minkowski_net.cpp:229]   --->   Operation 2122 'getelementptr' 'gmem_write_addr_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2123 [1/1] (0.00ns)   --->   "%p_cast19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_18, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2123 'partselect' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2124 [1/1] (0.00ns)   --->   "%p_cast22_cast = sext i62 %p_cast19" [minkowski_net.cpp:229]   --->   Operation 2124 'sext' 'p_cast22_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2125 [1/1] (0.00ns)   --->   "%gmem_write_addr_19 = getelementptr i32 %gmem_write, i64 %p_cast22_cast" [minkowski_net.cpp:229]   --->   Operation 2125 'getelementptr' 'gmem_write_addr_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2126 [1/1] (0.00ns)   --->   "%p_cast20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_19, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2126 'partselect' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2127 [1/1] (0.00ns)   --->   "%p_cast23_cast = sext i62 %p_cast20" [minkowski_net.cpp:229]   --->   Operation 2127 'sext' 'p_cast23_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2128 [1/1] (0.00ns)   --->   "%gmem_write_addr_20 = getelementptr i32 %gmem_write, i64 %p_cast23_cast" [minkowski_net.cpp:229]   --->   Operation 2128 'getelementptr' 'gmem_write_addr_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2129 [1/1] (0.00ns)   --->   "%p_cast21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_20, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2129 'partselect' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2130 [1/1] (0.00ns)   --->   "%p_cast24_cast = sext i62 %p_cast21" [minkowski_net.cpp:229]   --->   Operation 2130 'sext' 'p_cast24_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2131 [1/1] (0.00ns)   --->   "%gmem_write_addr_21 = getelementptr i32 %gmem_write, i64 %p_cast24_cast" [minkowski_net.cpp:229]   --->   Operation 2131 'getelementptr' 'gmem_write_addr_21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2132 [1/1] (0.00ns)   --->   "%p_cast22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_21, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2132 'partselect' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2133 [1/1] (0.00ns)   --->   "%p_cast25_cast = sext i62 %p_cast22" [minkowski_net.cpp:229]   --->   Operation 2133 'sext' 'p_cast25_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2134 [1/1] (0.00ns)   --->   "%gmem_write_addr_22 = getelementptr i32 %gmem_write, i64 %p_cast25_cast" [minkowski_net.cpp:229]   --->   Operation 2134 'getelementptr' 'gmem_write_addr_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2135 [1/1] (0.00ns)   --->   "%p_cast23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_22, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2135 'partselect' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2136 [1/1] (0.00ns)   --->   "%p_cast26_cast = sext i62 %p_cast23" [minkowski_net.cpp:229]   --->   Operation 2136 'sext' 'p_cast26_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2137 [1/1] (0.00ns)   --->   "%gmem_write_addr_23 = getelementptr i32 %gmem_write, i64 %p_cast26_cast" [minkowski_net.cpp:229]   --->   Operation 2137 'getelementptr' 'gmem_write_addr_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2138 [1/1] (0.00ns)   --->   "%p_cast24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_23, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2138 'partselect' 'p_cast24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2139 [1/1] (0.00ns)   --->   "%p_cast27_cast = sext i62 %p_cast24" [minkowski_net.cpp:229]   --->   Operation 2139 'sext' 'p_cast27_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2140 [1/1] (0.00ns)   --->   "%gmem_write_addr_24 = getelementptr i32 %gmem_write, i64 %p_cast27_cast" [minkowski_net.cpp:229]   --->   Operation 2140 'getelementptr' 'gmem_write_addr_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2141 [1/1] (0.00ns)   --->   "%p_cast25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_24, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2141 'partselect' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2142 [1/1] (0.00ns)   --->   "%p_cast28_cast = sext i62 %p_cast25" [minkowski_net.cpp:229]   --->   Operation 2142 'sext' 'p_cast28_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2143 [1/1] (0.00ns)   --->   "%gmem_write_addr_25 = getelementptr i32 %gmem_write, i64 %p_cast28_cast" [minkowski_net.cpp:229]   --->   Operation 2143 'getelementptr' 'gmem_write_addr_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2144 [1/1] (0.00ns)   --->   "%p_cast26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_25, i32 2, i32 63" [minkowski_net.cpp:229]   --->   Operation 2144 'partselect' 'p_cast26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2145 [1/1] (0.00ns)   --->   "%p_cast29_cast = sext i62 %p_cast26" [minkowski_net.cpp:229]   --->   Operation 2145 'sext' 'p_cast29_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2146 [1/1] (0.00ns)   --->   "%gmem_write_addr_26 = getelementptr i32 %gmem_write, i64 %p_cast29_cast" [minkowski_net.cpp:229]   --->   Operation 2146 'getelementptr' 'gmem_write_addr_26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2147 [1/1] (0.00ns)   --->   "%cast = zext i11 %config_output_channels_val_read"   --->   Operation 2147 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2148 [1/1] (0.00ns)   --->   "%cast36 = zext i11 %config_input_channels_val_read"   --->   Operation 2148 'zext' 'cast36' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2149 [1/1] (1.86ns)   --->   "%bound = mul i22 %cast, i22 %cast36"   --->   Operation 2149 'mul' 'bound' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2150 [1/1] (0.00ns)   --->   "%br_ln229 = br void %INIT_OUTPUT_BIAS" [minkowski_net.cpp:229]   --->   Operation 2150 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 1.14>
ST_67 : Operation 2151 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [minkowski_net.cpp:229]   --->   Operation 2151 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2152 [1/1] (0.00ns)   --->   "%v_1 = load i32 %v" [minkowski_net.cpp:229]   --->   Operation 2152 'load' 'v_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2153 [1/1] (0.88ns)   --->   "%add_ln229_28 = add i32 %phi_mul_load, i32 %config_output_channels_val_cast" [minkowski_net.cpp:229]   --->   Operation 2153 'add' 'add_ln229_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2154 [1/1] (0.88ns)   --->   "%icmp_ln229 = icmp_eq  i32 %v_1, i32 %num_pruned_voxels_read" [minkowski_net.cpp:229]   --->   Operation 2154 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2155 [1/1] (0.88ns)   --->   "%add_ln229_27 = add i32 %v_1, i32 1" [minkowski_net.cpp:229]   --->   Operation 2155 'add' 'add_ln229_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2156 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %INIT_OUTPUT_BIAS.split, void %for.end148.loopexit" [minkowski_net.cpp:229]   --->   Operation 2156 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2157 [1/1] (0.00ns)   --->   "%shl_ln229_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %phi_mul_load, i2 0" [minkowski_net.cpp:229]   --->   Operation 2157 'bitconcatenate' 'shl_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_67 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln229_29 = zext i34 %shl_ln229_1" [minkowski_net.cpp:229]   --->   Operation 2158 'zext' 'zext_ln229_29' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_67 : Operation 2159 [1/1] (1.14ns)   --->   "%add_ln229_26 = add i64 %zext_ln229_29, i64 %pruned_dram_write_read" [minkowski_net.cpp:229]   --->   Operation 2159 'add' 'add_ln229_26' <Predicate = (!icmp_ln229)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS, i11 %config_output_channels_val_read, i32 %layer_biases_12, i32 %output_features"   --->   Operation 2160 'call' 'call_ln0' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_67 : Operation 2161 [1/1] (0.00ns)   --->   "%ret_ln318 = ret" [minkowski_net.cpp:318]   --->   Operation 2161 'ret' 'ret_ln318' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.73>
ST_68 : Operation 2162 [1/2] (0.73ns)   --->   "%call_ln0 = call void @layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS, i11 %config_output_channels_val_read, i32 %layer_biases_12, i32 %output_features"   --->   Operation 2162 'call' 'call_ln0' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 68> <Delay = 4.38>
ST_69 : Operation 2163 [8/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2163 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.38>
ST_70 : Operation 2164 [7/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2164 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.38>
ST_71 : Operation 2165 [6/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2165 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.38>
ST_72 : Operation 2166 [5/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2166 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.38>
ST_73 : Operation 2167 [4/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2167 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.38>
ST_74 : Operation 2168 [3/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2168 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.38>
ST_75 : Operation 2169 [2/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2169 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 4.38>
ST_76 : Operation 2170 [1/8] (4.38ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2170 'readreq' 'empty_56' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 2171 [2/2] (0.00ns)   --->   "%call_ln229 = call void @layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES, i11 %config_input_channels_val_read, i32 %gmem_write, i62 %p_cast, i32 %neighbor_features" [minkowski_net.cpp:229]   --->   Operation 2171 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 77> <Delay = 0.73>
ST_78 : Operation 2172 [1/1] (0.00ns)   --->   "%specpipeline_ln230 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:230]   --->   Operation 2172 'specpipeline' 'specpipeline_ln230' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln231 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 100000, i64 50500" [minkowski_net.cpp:231]   --->   Operation 2173 'speclooptripcount' 'speclooptripcount_ln231' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2174 [1/1] (0.00ns)   --->   "%specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [minkowski_net.cpp:229]   --->   Operation 2174 'specloopname' 'specloopname_ln229' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2175 [1/2] (0.73ns)   --->   "%call_ln229 = call void @layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES, i11 %config_input_channels_val_read, i32 %gmem_write, i62 %p_cast, i32 %neighbor_features" [minkowski_net.cpp:229]   --->   Operation 2175 'call' 'call_ln229' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Generic Core
ST_78 : Operation 2176 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84" [minkowski_net.cpp:287]   --->   Operation 2176 'br' 'br_ln287' <Predicate = true> <Delay = 0.38>

State 79 <SV = 78> <Delay = 4.24>
ST_79 : Operation 2177 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 %add_ln287_27, void %new.latch.for.inc84.split, i21 0, void %INIT_OUTPUT_BIAS.split" [minkowski_net.cpp:287]   --->   Operation 2177 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2178 [1/1] (0.00ns)   --->   "%oc_1 = phi i11 %select_ln287_1, void %new.latch.for.inc84.split, i11 0, void %INIT_OUTPUT_BIAS.split" [minkowski_net.cpp:287]   --->   Operation 2178 'phi' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2179 [1/1] (0.00ns)   --->   "%ic_1 = phi i11 %add_ln288, void %new.latch.for.inc84.split, i11 0, void %INIT_OUTPUT_BIAS.split" [minkowski_net.cpp:288]   --->   Operation 2179 'phi' 'ic_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2180 [1/1] (0.00ns)   --->   "%add26 = phi i32 %add, void %new.latch.for.inc84.split, i32 <undef>, void %INIT_OUTPUT_BIAS.split" [minkowski_net.cpp:290]   --->   Operation 2180 'phi' 'add26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln287_27 = zext i21 %indvar_flatten" [minkowski_net.cpp:287]   --->   Operation 2181 'zext' 'zext_ln287_27' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2182 [1/1] (0.82ns)   --->   "%icmp_ln287 = icmp_eq  i22 %zext_ln287_27, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2182 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2183 [1/1] (0.81ns)   --->   "%add_ln287_27 = add i21 %indvar_flatten, i21 1" [minkowski_net.cpp:287]   --->   Operation 2183 'add' 'add_ln287_27' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %for.cond69.for.inc87_crit_edge.split, void %for.inc90.loopexit" [minkowski_net.cpp:287]   --->   Operation 2184 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2185 [1/1] (0.73ns)   --->   "%add_ln287 = add i11 %oc_1, i11 1" [minkowski_net.cpp:287]   --->   Operation 2185 'add' 'add_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2186 [1/1] (0.73ns)   --->   "%icmp_ln288 = icmp_eq  i11 %ic_1, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2186 'icmp' 'icmp_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2187 [1/1] (0.30ns)   --->   "%select_ln287 = select i1 %icmp_ln288, i11 0, i11 %ic_1" [minkowski_net.cpp:287]   --->   Operation 2187 'select' 'select_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2188 [1/1] (0.30ns)   --->   "%select_ln287_1 = select i1 %icmp_ln288, i11 %add_ln287, i11 %oc_1" [minkowski_net.cpp:287]   --->   Operation 2188 'select' 'select_ln287_1' <Predicate = (!icmp_ln287)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i11 %select_ln287_1" [minkowski_net.cpp:290]   --->   Operation 2189 'zext' 'zext_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i11 %select_ln287" [minkowski_net.cpp:288]   --->   Operation 2190 'zext' 'zext_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287, i10 0" [minkowski_net.cpp:290]   --->   Operation 2191 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i21 %tmp_60" [minkowski_net.cpp:290]   --->   Operation 2192 'zext' 'zext_ln290_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2193 [1/1] (0.81ns)   --->   "%add_ln290 = add i22 %zext_ln290_1, i22 %zext_ln290" [minkowski_net.cpp:290]   --->   Operation 2193 'add' 'add_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln290_2 = zext i22 %add_ln290" [minkowski_net.cpp:290]   --->   Operation 2194 'zext' 'zext_ln290_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2195 [1/1] (0.00ns)   --->   "%layer_weights_12_addr = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_2" [minkowski_net.cpp:290]   --->   Operation 2195 'getelementptr' 'layer_weights_12_addr' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2196 [1/1] (0.00ns)   --->   "%neighbor_features_addr = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288" [minkowski_net.cpp:290]   --->   Operation 2196 'getelementptr' 'neighbor_features_addr' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_79 : Operation 2197 [2/2] (1.20ns)   --->   "%neighbor_features_load = load i10 %neighbor_features_addr" [minkowski_net.cpp:290]   --->   Operation 2197 'load' 'neighbor_features_load' <Predicate = (!icmp_ln287)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 2198 [2/2] (1.24ns)   --->   "%layer_weights_12_load = load i25 %layer_weights_12_addr" [minkowski_net.cpp:290]   --->   Operation 2198 'load' 'layer_weights_12_load' <Predicate = (!icmp_ln287)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_79 : Operation 2199 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84" [minkowski_net.cpp:288]   --->   Operation 2199 'br' 'br_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 1.24>
ST_80 : Operation 2200 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load = load i10 %neighbor_features_addr" [minkowski_net.cpp:290]   --->   Operation 2200 'load' 'neighbor_features_load' <Predicate = (!icmp_ln287)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 2201 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load = load i25 %layer_weights_12_addr" [minkowski_net.cpp:290]   --->   Operation 2201 'load' 'layer_weights_12_load' <Predicate = (!icmp_ln287)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 81 <SV = 80> <Delay = 4.08>
ST_81 : Operation 2202 [1/1] (0.73ns)   --->   "%first_iter_0 = icmp_eq  i11 %select_ln287, i11 0" [minkowski_net.cpp:287]   --->   Operation 2202 'icmp' 'first_iter_0' <Predicate = (!icmp_ln287)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2203 [1/1] (0.00ns)   --->   "%bitcast_ln290_1 = bitcast i32 %layer_weights_12_load" [minkowski_net.cpp:290]   --->   Operation 2203 'bitcast' 'bitcast_ln290_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_81 : Operation 2204 [3/3] (4.08ns)   --->   "%mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1" [minkowski_net.cpp:290]   --->   Operation 2204 'fmul' 'mul' <Predicate = (!icmp_ln287)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2205 [1/1] (0.73ns)   --->   "%add_ln288 = add i11 %select_ln287, i11 1" [minkowski_net.cpp:288]   --->   Operation 2205 'add' 'add_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2206 [1/1] (0.73ns)   --->   "%icmp_ln288_1 = icmp_eq  i11 %add_ln288, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2206 'icmp' 'icmp_ln288_1' <Predicate = (!icmp_ln287)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2207 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_1, void %new.latch.for.inc84.split, void %last.iter.for.inc84.split" [minkowski_net.cpp:288]   --->   Operation 2207 'br' 'br_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 4.08>
ST_82 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i11 %select_ln287_1" [minkowski_net.cpp:287]   --->   Operation 2208 'zext' 'zext_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_82 : Operation 2209 [1/1] (0.00ns)   --->   "%output_features_addr = getelementptr i32 %output_features, i64 0, i64 %zext_ln287" [minkowski_net.cpp:290]   --->   Operation 2209 'getelementptr' 'output_features_addr' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_82 : Operation 2210 [2/2] (1.20ns)   --->   "%output_features_load = load i10 %output_features_addr" [minkowski_net.cpp:290]   --->   Operation 2210 'load' 'output_features_load' <Predicate = (!icmp_ln287)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 2211 [2/3] (4.08ns)   --->   "%mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1" [minkowski_net.cpp:290]   --->   Operation 2211 'fmul' 'mul' <Predicate = (!icmp_ln287)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.08>
ST_83 : Operation 2212 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load = load i10 %output_features_addr" [minkowski_net.cpp:290]   --->   Operation 2212 'load' 'output_features_load' <Predicate = (!icmp_ln287)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 2213 [1/1] (0.00ns)   --->   "%bitcast_ln290 = bitcast i32 %output_features_load" [minkowski_net.cpp:290]   --->   Operation 2213 'bitcast' 'bitcast_ln290' <Predicate = (!icmp_ln287 & first_iter_0)> <Delay = 0.00>
ST_83 : Operation 2214 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.split" [minkowski_net.cpp:288]   --->   Operation 2214 'br' 'br_ln288' <Predicate = (!icmp_ln287 & first_iter_0)> <Delay = 0.38>
ST_83 : Operation 2215 [1/3] (4.08ns)   --->   "%mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1" [minkowski_net.cpp:290]   --->   Operation 2215 'fmul' 'mul' <Predicate = (!icmp_ln287)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.24>
ST_84 : Operation 2216 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2216 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_84 : Operation 2217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_84 : Operation 2218 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_0, void %for.inc84.split, void %for.first.iter.for.inc84" [minkowski_net.cpp:288]   --->   Operation 2218 'br' 'br_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.38>
ST_84 : Operation 2219 [1/1] (0.00ns)   --->   "%bitcast_ln2901 = phi i32 %add26, void %for.cond69.for.inc87_crit_edge.split, i32 %bitcast_ln290, void %for.first.iter.for.inc84" [minkowski_net.cpp:290]   --->   Operation 2219 'phi' 'bitcast_ln2901' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_84 : Operation 2220 [4/4] (3.86ns)   --->   "%add = fadd i32 %bitcast_ln2901, i32 %mul" [minkowski_net.cpp:290]   --->   Operation 2220 'fadd' 'add' <Predicate = (!icmp_ln287)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.86>
ST_85 : Operation 2221 [3/4] (3.86ns)   --->   "%add = fadd i32 %bitcast_ln2901, i32 %mul" [minkowski_net.cpp:290]   --->   Operation 2221 'fadd' 'add' <Predicate = (!icmp_ln287)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.86>
ST_86 : Operation 2222 [2/4] (3.86ns)   --->   "%add = fadd i32 %bitcast_ln2901, i32 %mul" [minkowski_net.cpp:290]   --->   Operation 2222 'fadd' 'add' <Predicate = (!icmp_ln287)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.49>
ST_87 : Operation 2223 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2223 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_87 : Operation 2224 [1/4] (3.86ns)   --->   "%add = fadd i32 %bitcast_ln2901, i32 %mul" [minkowski_net.cpp:290]   --->   Operation 2224 'fadd' 'add' <Predicate = (!icmp_ln287)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2225 [1/1] (0.00ns)   --->   "%bitcast_ln290_2 = bitcast i32 %add" [minkowski_net.cpp:290]   --->   Operation 2225 'bitcast' 'bitcast_ln290_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 1.20>
ST_88 : Operation 2226 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_2, i10 %output_features_addr" [minkowski_net.cpp:290]   --->   Operation 2226 'store' 'store_ln290' <Predicate = (icmp_ln288_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2227 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.split" [minkowski_net.cpp:288]   --->   Operation 2227 'br' 'br_ln288' <Predicate = (icmp_ln288_1)> <Delay = 0.00>

State 89 <SV = 79> <Delay = 4.38>
ST_89 : Operation 2228 [8/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2228 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 80> <Delay = 4.38>
ST_90 : Operation 2229 [7/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2229 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 81> <Delay = 4.38>
ST_91 : Operation 2230 [6/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2230 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 82> <Delay = 4.38>
ST_92 : Operation 2231 [5/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2231 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 83> <Delay = 4.38>
ST_93 : Operation 2232 [4/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2232 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 84> <Delay = 4.38>
ST_94 : Operation 2233 [3/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2233 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 85> <Delay = 4.38>
ST_95 : Operation 2234 [2/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2234 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 86> <Delay = 4.38>
ST_96 : Operation 2235 [1/8] (4.38ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2235 'readreq' 'empty_57' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 2236 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.1" [minkowski_net.cpp:273]   --->   Operation 2236 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 97 <SV = 87> <Delay = 1.12>
ST_97 : Operation 2237 [1/1] (0.00ns)   --->   "%ic = phi i11 %add_ln273, void %for.inc48.1.split, i11 0, void %for.inc90.loopexit" [minkowski_net.cpp:273]   --->   Operation 2237 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2238 [1/1] (0.73ns)   --->   "%icmp_ln273 = icmp_eq  i11 %ic, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2238 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2239 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2240 [1/1] (0.73ns)   --->   "%add_ln273 = add i11 %ic, i11 1" [minkowski_net.cpp:273]   --->   Operation 2240 'add' 'add_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2241 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.inc48.1.split, void %for.inc84.1.preheader" [minkowski_net.cpp:273]   --->   Operation 2241 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2242 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.1" [minkowski_net.cpp:287]   --->   Operation 2242 'br' 'br_ln287' <Predicate = (icmp_ln273)> <Delay = 0.38>

State 98 <SV = 88> <Delay = 4.38>
ST_98 : Operation 2243 [1/1] (4.38ns)   --->   "%gmem_write_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_1" [minkowski_net.cpp:276]   --->   Operation 2243 'read' 'gmem_write_addr_1_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 89> <Delay = 1.20>
ST_99 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i11 %ic" [minkowski_net.cpp:273]   --->   Operation 2244 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2245 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2245 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2246 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i32 %gmem_write_addr_1_read" [minkowski_net.cpp:276]   --->   Operation 2246 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2247 [1/1] (0.00ns)   --->   "%neighbor_features_addr_1 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273" [minkowski_net.cpp:276]   --->   Operation 2247 'getelementptr' 'neighbor_features_addr_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2248 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276, i10 %neighbor_features_addr_1" [minkowski_net.cpp:276]   --->   Operation 2248 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2249 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.1" [minkowski_net.cpp:273]   --->   Operation 2249 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 100 <SV = 88> <Delay = 4.24>
ST_100 : Operation 2250 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i21 %add_ln287_28, void %new.latch.for.inc84.1.split, i21 0, void %for.inc84.1.preheader" [minkowski_net.cpp:287]   --->   Operation 2250 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2251 [1/1] (0.00ns)   --->   "%oc = phi i11 %select_ln287_3, void %new.latch.for.inc84.1.split, i11 0, void %for.inc84.1.preheader" [minkowski_net.cpp:287]   --->   Operation 2251 'phi' 'oc' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2252 [1/1] (0.00ns)   --->   "%ic_2 = phi i11 %add_ln288_1, void %new.latch.for.inc84.1.split, i11 0, void %for.inc84.1.preheader" [minkowski_net.cpp:288]   --->   Operation 2252 'phi' 'ic_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2253 [1/1] (0.00ns)   --->   "%add26_1 = phi i32 %add_1, void %new.latch.for.inc84.1.split, i32 <undef>, void %for.inc84.1.preheader" [minkowski_net.cpp:290]   --->   Operation 2253 'phi' 'add26_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln287_28 = zext i21 %indvar_flatten41" [minkowski_net.cpp:287]   --->   Operation 2254 'zext' 'zext_ln287_28' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2255 [1/1] (0.82ns)   --->   "%icmp_ln287_1 = icmp_eq  i22 %zext_ln287_28, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2255 'icmp' 'icmp_ln287_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2256 [1/1] (0.81ns)   --->   "%add_ln287_28 = add i21 %indvar_flatten41, i21 1" [minkowski_net.cpp:287]   --->   Operation 2256 'add' 'add_ln287_28' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2257 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_1, void %for.cond69.for.inc87_crit_edge.1.split, void %for.inc90.1.loopexit" [minkowski_net.cpp:287]   --->   Operation 2257 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2258 [1/1] (0.73ns)   --->   "%add_ln287_1 = add i11 %oc, i11 1" [minkowski_net.cpp:287]   --->   Operation 2258 'add' 'add_ln287_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2259 [1/1] (0.73ns)   --->   "%icmp_ln288_2 = icmp_eq  i11 %ic_2, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2259 'icmp' 'icmp_ln288_2' <Predicate = (!icmp_ln287_1)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2260 [1/1] (0.30ns)   --->   "%select_ln287_2 = select i1 %icmp_ln288_2, i11 0, i11 %ic_2" [minkowski_net.cpp:287]   --->   Operation 2260 'select' 'select_ln287_2' <Predicate = (!icmp_ln287_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 2261 [1/1] (0.30ns)   --->   "%select_ln287_3 = select i1 %icmp_ln288_2, i11 %add_ln287_1, i11 %oc" [minkowski_net.cpp:287]   --->   Operation 2261 'select' 'select_ln287_3' <Predicate = (!icmp_ln287_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln290_4 = zext i11 %select_ln287_3" [minkowski_net.cpp:290]   --->   Operation 2262 'zext' 'zext_ln290_4' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i11 %select_ln287_2" [minkowski_net.cpp:288]   --->   Operation 2263 'zext' 'zext_ln288_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_2, i10 0" [minkowski_net.cpp:290]   --->   Operation 2264 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln290_5 = zext i21 %tmp_61" [minkowski_net.cpp:290]   --->   Operation 2265 'zext' 'zext_ln290_5' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_1 = add i22 %zext_ln290_5, i22 1048576" [minkowski_net.cpp:290]   --->   Operation 2266 'add' 'add_ln290_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2267 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln290_2 = add i22 %add_ln290_1, i22 %zext_ln290_4" [minkowski_net.cpp:290]   --->   Operation 2267 'add' 'add_ln290_2' <Predicate = (!icmp_ln287_1)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln290_7 = zext i22 %add_ln290_2" [minkowski_net.cpp:290]   --->   Operation 2268 'zext' 'zext_ln290_7' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2269 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_1 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_7" [minkowski_net.cpp:290]   --->   Operation 2269 'getelementptr' 'layer_weights_12_addr_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2270 [1/1] (0.00ns)   --->   "%neighbor_features_addr_2 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_1" [minkowski_net.cpp:290]   --->   Operation 2270 'getelementptr' 'neighbor_features_addr_2' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_100 : Operation 2271 [2/2] (1.20ns)   --->   "%neighbor_features_load_1 = load i10 %neighbor_features_addr_2" [minkowski_net.cpp:290]   --->   Operation 2271 'load' 'neighbor_features_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2272 [2/2] (1.24ns)   --->   "%layer_weights_12_load_1 = load i25 %layer_weights_12_addr_1" [minkowski_net.cpp:290]   --->   Operation 2272 'load' 'layer_weights_12_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_100 : Operation 2273 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.1" [minkowski_net.cpp:288]   --->   Operation 2273 'br' 'br_ln288' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>

State 101 <SV = 89> <Delay = 1.24>
ST_101 : Operation 2274 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_1 = load i10 %neighbor_features_addr_2" [minkowski_net.cpp:290]   --->   Operation 2274 'load' 'neighbor_features_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2275 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_1 = load i25 %layer_weights_12_addr_1" [minkowski_net.cpp:290]   --->   Operation 2275 'load' 'layer_weights_12_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 102 <SV = 90> <Delay = 4.08>
ST_102 : Operation 2276 [1/1] (0.73ns)   --->   "%first_iter_1 = icmp_eq  i11 %select_ln287_2, i11 0" [minkowski_net.cpp:287]   --->   Operation 2276 'icmp' 'first_iter_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2277 [1/1] (0.00ns)   --->   "%bitcast_ln290_4 = bitcast i32 %layer_weights_12_load_1" [minkowski_net.cpp:290]   --->   Operation 2277 'bitcast' 'bitcast_ln290_4' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_102 : Operation 2278 [3/3] (4.08ns)   --->   "%mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4" [minkowski_net.cpp:290]   --->   Operation 2278 'fmul' 'mul_1' <Predicate = (!icmp_ln287_1)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2279 [1/1] (0.73ns)   --->   "%add_ln288_1 = add i11 %select_ln287_2, i11 1" [minkowski_net.cpp:288]   --->   Operation 2279 'add' 'add_ln288_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2280 [1/1] (0.73ns)   --->   "%icmp_ln288_3 = icmp_eq  i11 %add_ln288_1, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2280 'icmp' 'icmp_ln288_3' <Predicate = (!icmp_ln287_1)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2281 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_3, void %new.latch.for.inc84.1.split, void %last.iter.for.inc84.1.split" [minkowski_net.cpp:288]   --->   Operation 2281 'br' 'br_ln288' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>

State 103 <SV = 91> <Delay = 4.08>
ST_103 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i11 %select_ln287_3" [minkowski_net.cpp:287]   --->   Operation 2282 'zext' 'zext_ln287_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_103 : Operation 2283 [1/1] (0.00ns)   --->   "%output_features_addr_1 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_1" [minkowski_net.cpp:290]   --->   Operation 2283 'getelementptr' 'output_features_addr_1' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_103 : Operation 2284 [2/2] (1.20ns)   --->   "%output_features_load_1 = load i10 %output_features_addr_1" [minkowski_net.cpp:290]   --->   Operation 2284 'load' 'output_features_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2285 [2/3] (4.08ns)   --->   "%mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4" [minkowski_net.cpp:290]   --->   Operation 2285 'fmul' 'mul_1' <Predicate = (!icmp_ln287_1)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 92> <Delay = 4.08>
ST_104 : Operation 2286 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_1 = load i10 %output_features_addr_1" [minkowski_net.cpp:290]   --->   Operation 2286 'load' 'output_features_load_1' <Predicate = (!icmp_ln287_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2287 [1/1] (0.00ns)   --->   "%bitcast_ln290_3 = bitcast i32 %output_features_load_1" [minkowski_net.cpp:290]   --->   Operation 2287 'bitcast' 'bitcast_ln290_3' <Predicate = (!icmp_ln287_1 & first_iter_1)> <Delay = 0.00>
ST_104 : Operation 2288 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.1.split" [minkowski_net.cpp:288]   --->   Operation 2288 'br' 'br_ln288' <Predicate = (!icmp_ln287_1 & first_iter_1)> <Delay = 0.38>
ST_104 : Operation 2289 [1/3] (4.08ns)   --->   "%mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4" [minkowski_net.cpp:290]   --->   Operation 2289 'fmul' 'mul_1' <Predicate = (!icmp_ln287_1)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 93> <Delay = 4.24>
ST_105 : Operation 2290 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2290 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_105 : Operation 2291 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2291 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_105 : Operation 2292 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_1, void %for.inc84.1.split, void %for.first.iter.for.inc84.1" [minkowski_net.cpp:288]   --->   Operation 2292 'br' 'br_ln288' <Predicate = (!icmp_ln287_1)> <Delay = 0.38>
ST_105 : Operation 2293 [1/1] (0.00ns)   --->   "%bitcast_ln290_310 = phi i32 %add26_1, void %for.cond69.for.inc87_crit_edge.1.split, i32 %bitcast_ln290_3, void %for.first.iter.for.inc84.1" [minkowski_net.cpp:290]   --->   Operation 2293 'phi' 'bitcast_ln290_310' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_105 : Operation 2294 [4/4] (3.86ns)   --->   "%add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1" [minkowski_net.cpp:290]   --->   Operation 2294 'fadd' 'add_1' <Predicate = (!icmp_ln287_1)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 94> <Delay = 3.86>
ST_106 : Operation 2295 [3/4] (3.86ns)   --->   "%add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1" [minkowski_net.cpp:290]   --->   Operation 2295 'fadd' 'add_1' <Predicate = (!icmp_ln287_1)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 95> <Delay = 3.86>
ST_107 : Operation 2296 [2/4] (3.86ns)   --->   "%add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1" [minkowski_net.cpp:290]   --->   Operation 2296 'fadd' 'add_1' <Predicate = (!icmp_ln287_1)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 96> <Delay = 8.49>
ST_108 : Operation 2297 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2297 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>
ST_108 : Operation 2298 [1/4] (3.86ns)   --->   "%add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1" [minkowski_net.cpp:290]   --->   Operation 2298 'fadd' 'add_1' <Predicate = (!icmp_ln287_1)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2299 [1/1] (0.00ns)   --->   "%bitcast_ln290_5 = bitcast i32 %add_1" [minkowski_net.cpp:290]   --->   Operation 2299 'bitcast' 'bitcast_ln290_5' <Predicate = (!icmp_ln287_1)> <Delay = 0.00>

State 109 <SV = 97> <Delay = 1.20>
ST_109 : Operation 2300 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_5, i10 %output_features_addr_1" [minkowski_net.cpp:290]   --->   Operation 2300 'store' 'store_ln290' <Predicate = (icmp_ln288_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2301 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.1.split" [minkowski_net.cpp:288]   --->   Operation 2301 'br' 'br_ln288' <Predicate = (icmp_ln288_3)> <Delay = 0.00>

State 110 <SV = 89> <Delay = 4.38>
ST_110 : Operation 2302 [8/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2302 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 90> <Delay = 4.38>
ST_111 : Operation 2303 [7/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2303 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 91> <Delay = 4.38>
ST_112 : Operation 2304 [6/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2304 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 92> <Delay = 4.38>
ST_113 : Operation 2305 [5/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2305 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 93> <Delay = 4.38>
ST_114 : Operation 2306 [4/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2306 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 94> <Delay = 4.38>
ST_115 : Operation 2307 [3/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2307 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 95> <Delay = 4.38>
ST_116 : Operation 2308 [2/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2308 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 96> <Delay = 4.38>
ST_117 : Operation 2309 [1/8] (4.38ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2309 'readreq' 'empty_61' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 2310 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.2" [minkowski_net.cpp:273]   --->   Operation 2310 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 118 <SV = 97> <Delay = 1.12>
ST_118 : Operation 2311 [1/1] (0.00ns)   --->   "%ic_3 = phi i11 %add_ln273_1, void %for.inc48.2.split, i11 0, void %for.inc90.1.loopexit" [minkowski_net.cpp:273]   --->   Operation 2311 'phi' 'ic_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2312 [1/1] (0.73ns)   --->   "%icmp_ln273_1 = icmp_eq  i11 %ic_3, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2312 'icmp' 'icmp_ln273_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2313 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2314 [1/1] (0.73ns)   --->   "%add_ln273_1 = add i11 %ic_3, i11 1" [minkowski_net.cpp:273]   --->   Operation 2314 'add' 'add_ln273_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2315 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_1, void %for.inc48.2.split, void %for.inc84.2.preheader" [minkowski_net.cpp:273]   --->   Operation 2315 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2316 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.2" [minkowski_net.cpp:287]   --->   Operation 2316 'br' 'br_ln287' <Predicate = (icmp_ln273_1)> <Delay = 0.38>

State 119 <SV = 98> <Delay = 4.38>
ST_119 : Operation 2317 [1/1] (4.38ns)   --->   "%gmem_write_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_2" [minkowski_net.cpp:276]   --->   Operation 2317 'read' 'gmem_write_addr_2_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 99> <Delay = 1.20>
ST_120 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i11 %ic_3" [minkowski_net.cpp:273]   --->   Operation 2318 'zext' 'zext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2319 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2319 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2320 [1/1] (0.00ns)   --->   "%bitcast_ln276_1 = bitcast i32 %gmem_write_addr_2_read" [minkowski_net.cpp:276]   --->   Operation 2320 'bitcast' 'bitcast_ln276_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2321 [1/1] (0.00ns)   --->   "%neighbor_features_addr_3 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_1" [minkowski_net.cpp:276]   --->   Operation 2321 'getelementptr' 'neighbor_features_addr_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2322 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_1, i10 %neighbor_features_addr_3" [minkowski_net.cpp:276]   --->   Operation 2322 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2323 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.2" [minkowski_net.cpp:273]   --->   Operation 2323 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 121 <SV = 98> <Delay = 4.24>
ST_121 : Operation 2324 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i21 %add_ln287_29, void %new.latch.for.inc84.2.split, i21 0, void %for.inc84.2.preheader" [minkowski_net.cpp:287]   --->   Operation 2324 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2325 [1/1] (0.00ns)   --->   "%oc_2 = phi i11 %select_ln287_5, void %new.latch.for.inc84.2.split, i11 0, void %for.inc84.2.preheader" [minkowski_net.cpp:287]   --->   Operation 2325 'phi' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2326 [1/1] (0.00ns)   --->   "%ic_4 = phi i11 %add_ln288_2, void %new.latch.for.inc84.2.split, i11 0, void %for.inc84.2.preheader" [minkowski_net.cpp:288]   --->   Operation 2326 'phi' 'ic_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2327 [1/1] (0.00ns)   --->   "%add26_2 = phi i32 %add_2, void %new.latch.for.inc84.2.split, i32 <undef>, void %for.inc84.2.preheader" [minkowski_net.cpp:290]   --->   Operation 2327 'phi' 'add26_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln287_29 = zext i21 %indvar_flatten48" [minkowski_net.cpp:287]   --->   Operation 2328 'zext' 'zext_ln287_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2329 [1/1] (0.82ns)   --->   "%icmp_ln287_2 = icmp_eq  i22 %zext_ln287_29, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2329 'icmp' 'icmp_ln287_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2330 [1/1] (0.81ns)   --->   "%add_ln287_29 = add i21 %indvar_flatten48, i21 1" [minkowski_net.cpp:287]   --->   Operation 2330 'add' 'add_ln287_29' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2331 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_2, void %for.cond69.for.inc87_crit_edge.2.split, void %for.inc90.2.loopexit" [minkowski_net.cpp:287]   --->   Operation 2331 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2332 [1/1] (0.73ns)   --->   "%add_ln287_2 = add i11 %oc_2, i11 1" [minkowski_net.cpp:287]   --->   Operation 2332 'add' 'add_ln287_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2333 [1/1] (0.73ns)   --->   "%icmp_ln288_4 = icmp_eq  i11 %ic_4, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2333 'icmp' 'icmp_ln288_4' <Predicate = (!icmp_ln287_2)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2334 [1/1] (0.30ns)   --->   "%select_ln287_4 = select i1 %icmp_ln288_4, i11 0, i11 %ic_4" [minkowski_net.cpp:287]   --->   Operation 2334 'select' 'select_ln287_4' <Predicate = (!icmp_ln287_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 2335 [1/1] (0.30ns)   --->   "%select_ln287_5 = select i1 %icmp_ln288_4, i11 %add_ln287_2, i11 %oc_2" [minkowski_net.cpp:287]   --->   Operation 2335 'select' 'select_ln287_5' <Predicate = (!icmp_ln287_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln290_8 = zext i11 %select_ln287_5" [minkowski_net.cpp:290]   --->   Operation 2336 'zext' 'zext_ln290_8' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln288_2 = zext i11 %select_ln287_4" [minkowski_net.cpp:288]   --->   Operation 2337 'zext' 'zext_ln288_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_87_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_4, i10 0" [minkowski_net.cpp:290]   --->   Operation 2338 'bitconcatenate' 'tmp_87_cast' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln290_10 = zext i22 %tmp_87_cast" [minkowski_net.cpp:290]   --->   Operation 2339 'zext' 'zext_ln290_10' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2340 [1/1] (0.82ns)   --->   "%add_ln290_3 = add i23 %zext_ln290_10, i23 %zext_ln290_8" [minkowski_net.cpp:290]   --->   Operation 2340 'add' 'add_ln290_3' <Predicate = (!icmp_ln287_2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln290_11 = zext i23 %add_ln290_3" [minkowski_net.cpp:290]   --->   Operation 2341 'zext' 'zext_ln290_11' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2342 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_2 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_11" [minkowski_net.cpp:290]   --->   Operation 2342 'getelementptr' 'layer_weights_12_addr_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2343 [1/1] (0.00ns)   --->   "%neighbor_features_addr_4 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_2" [minkowski_net.cpp:290]   --->   Operation 2343 'getelementptr' 'neighbor_features_addr_4' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_121 : Operation 2344 [2/2] (1.20ns)   --->   "%neighbor_features_load_2 = load i10 %neighbor_features_addr_4" [minkowski_net.cpp:290]   --->   Operation 2344 'load' 'neighbor_features_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2345 [2/2] (1.24ns)   --->   "%layer_weights_12_load_2 = load i25 %layer_weights_12_addr_2" [minkowski_net.cpp:290]   --->   Operation 2345 'load' 'layer_weights_12_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_121 : Operation 2346 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.2" [minkowski_net.cpp:288]   --->   Operation 2346 'br' 'br_ln288' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>

State 122 <SV = 99> <Delay = 1.24>
ST_122 : Operation 2347 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_2 = load i10 %neighbor_features_addr_4" [minkowski_net.cpp:290]   --->   Operation 2347 'load' 'neighbor_features_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2348 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_2 = load i25 %layer_weights_12_addr_2" [minkowski_net.cpp:290]   --->   Operation 2348 'load' 'layer_weights_12_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 123 <SV = 100> <Delay = 4.08>
ST_123 : Operation 2349 [1/1] (0.73ns)   --->   "%first_iter_2 = icmp_eq  i11 %select_ln287_4, i11 0" [minkowski_net.cpp:287]   --->   Operation 2349 'icmp' 'first_iter_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2350 [1/1] (0.00ns)   --->   "%bitcast_ln290_7 = bitcast i32 %layer_weights_12_load_2" [minkowski_net.cpp:290]   --->   Operation 2350 'bitcast' 'bitcast_ln290_7' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_123 : Operation 2351 [3/3] (4.08ns)   --->   "%mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7" [minkowski_net.cpp:290]   --->   Operation 2351 'fmul' 'mul_2' <Predicate = (!icmp_ln287_2)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2352 [1/1] (0.73ns)   --->   "%add_ln288_2 = add i11 %select_ln287_4, i11 1" [minkowski_net.cpp:288]   --->   Operation 2352 'add' 'add_ln288_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2353 [1/1] (0.73ns)   --->   "%icmp_ln288_5 = icmp_eq  i11 %add_ln288_2, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2353 'icmp' 'icmp_ln288_5' <Predicate = (!icmp_ln287_2)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2354 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_5, void %new.latch.for.inc84.2.split, void %last.iter.for.inc84.2.split" [minkowski_net.cpp:288]   --->   Operation 2354 'br' 'br_ln288' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>

State 124 <SV = 101> <Delay = 4.08>
ST_124 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i11 %select_ln287_5" [minkowski_net.cpp:287]   --->   Operation 2355 'zext' 'zext_ln287_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_124 : Operation 2356 [1/1] (0.00ns)   --->   "%output_features_addr_2 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_2" [minkowski_net.cpp:290]   --->   Operation 2356 'getelementptr' 'output_features_addr_2' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_124 : Operation 2357 [2/2] (1.20ns)   --->   "%output_features_load_2 = load i10 %output_features_addr_2" [minkowski_net.cpp:290]   --->   Operation 2357 'load' 'output_features_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2358 [2/3] (4.08ns)   --->   "%mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7" [minkowski_net.cpp:290]   --->   Operation 2358 'fmul' 'mul_2' <Predicate = (!icmp_ln287_2)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 102> <Delay = 4.08>
ST_125 : Operation 2359 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_2 = load i10 %output_features_addr_2" [minkowski_net.cpp:290]   --->   Operation 2359 'load' 'output_features_load_2' <Predicate = (!icmp_ln287_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2360 [1/1] (0.00ns)   --->   "%bitcast_ln290_6 = bitcast i32 %output_features_load_2" [minkowski_net.cpp:290]   --->   Operation 2360 'bitcast' 'bitcast_ln290_6' <Predicate = (!icmp_ln287_2 & first_iter_2)> <Delay = 0.00>
ST_125 : Operation 2361 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.2.split" [minkowski_net.cpp:288]   --->   Operation 2361 'br' 'br_ln288' <Predicate = (!icmp_ln287_2 & first_iter_2)> <Delay = 0.38>
ST_125 : Operation 2362 [1/3] (4.08ns)   --->   "%mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7" [minkowski_net.cpp:290]   --->   Operation 2362 'fmul' 'mul_2' <Predicate = (!icmp_ln287_2)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 103> <Delay = 4.24>
ST_126 : Operation 2363 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2363 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_126 : Operation 2364 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2364 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_126 : Operation 2365 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_2, void %for.inc84.2.split, void %for.first.iter.for.inc84.2" [minkowski_net.cpp:288]   --->   Operation 2365 'br' 'br_ln288' <Predicate = (!icmp_ln287_2)> <Delay = 0.38>
ST_126 : Operation 2366 [1/1] (0.00ns)   --->   "%bitcast_ln290_611 = phi i32 %add26_2, void %for.cond69.for.inc87_crit_edge.2.split, i32 %bitcast_ln290_6, void %for.first.iter.for.inc84.2" [minkowski_net.cpp:290]   --->   Operation 2366 'phi' 'bitcast_ln290_611' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_126 : Operation 2367 [4/4] (3.86ns)   --->   "%add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2" [minkowski_net.cpp:290]   --->   Operation 2367 'fadd' 'add_2' <Predicate = (!icmp_ln287_2)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 104> <Delay = 3.86>
ST_127 : Operation 2368 [3/4] (3.86ns)   --->   "%add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2" [minkowski_net.cpp:290]   --->   Operation 2368 'fadd' 'add_2' <Predicate = (!icmp_ln287_2)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 105> <Delay = 3.86>
ST_128 : Operation 2369 [2/4] (3.86ns)   --->   "%add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2" [minkowski_net.cpp:290]   --->   Operation 2369 'fadd' 'add_2' <Predicate = (!icmp_ln287_2)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 106> <Delay = 8.49>
ST_129 : Operation 2370 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2370 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>
ST_129 : Operation 2371 [1/4] (3.86ns)   --->   "%add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2" [minkowski_net.cpp:290]   --->   Operation 2371 'fadd' 'add_2' <Predicate = (!icmp_ln287_2)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2372 [1/1] (0.00ns)   --->   "%bitcast_ln290_8 = bitcast i32 %add_2" [minkowski_net.cpp:290]   --->   Operation 2372 'bitcast' 'bitcast_ln290_8' <Predicate = (!icmp_ln287_2)> <Delay = 0.00>

State 130 <SV = 107> <Delay = 1.20>
ST_130 : Operation 2373 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_8, i10 %output_features_addr_2" [minkowski_net.cpp:290]   --->   Operation 2373 'store' 'store_ln290' <Predicate = (icmp_ln288_5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2374 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.2.split" [minkowski_net.cpp:288]   --->   Operation 2374 'br' 'br_ln288' <Predicate = (icmp_ln288_5)> <Delay = 0.00>

State 131 <SV = 99> <Delay = 4.38>
ST_131 : Operation 2375 [8/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2375 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 100> <Delay = 4.38>
ST_132 : Operation 2376 [7/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2376 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 101> <Delay = 4.38>
ST_133 : Operation 2377 [6/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2377 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 102> <Delay = 4.38>
ST_134 : Operation 2378 [5/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2378 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 103> <Delay = 4.38>
ST_135 : Operation 2379 [4/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2379 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 104> <Delay = 4.38>
ST_136 : Operation 2380 [3/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2380 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 105> <Delay = 4.38>
ST_137 : Operation 2381 [2/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2381 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 106> <Delay = 4.38>
ST_138 : Operation 2382 [1/8] (4.38ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2382 'readreq' 'empty_62' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2383 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.3" [minkowski_net.cpp:273]   --->   Operation 2383 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 139 <SV = 107> <Delay = 1.12>
ST_139 : Operation 2384 [1/1] (0.00ns)   --->   "%ic_5 = phi i11 %add_ln273_2, void %for.inc48.3.split, i11 0, void %for.inc90.2.loopexit" [minkowski_net.cpp:273]   --->   Operation 2384 'phi' 'ic_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2385 [1/1] (0.73ns)   --->   "%icmp_ln273_2 = icmp_eq  i11 %ic_5, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2385 'icmp' 'icmp_ln273_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2386 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2387 [1/1] (0.73ns)   --->   "%add_ln273_2 = add i11 %ic_5, i11 1" [minkowski_net.cpp:273]   --->   Operation 2387 'add' 'add_ln273_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2388 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_2, void %for.inc48.3.split, void %for.inc84.3.preheader" [minkowski_net.cpp:273]   --->   Operation 2388 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2389 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.3" [minkowski_net.cpp:287]   --->   Operation 2389 'br' 'br_ln287' <Predicate = (icmp_ln273_2)> <Delay = 0.38>

State 140 <SV = 108> <Delay = 4.38>
ST_140 : Operation 2390 [1/1] (4.38ns)   --->   "%gmem_write_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_3" [minkowski_net.cpp:276]   --->   Operation 2390 'read' 'gmem_write_addr_3_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 109> <Delay = 1.20>
ST_141 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln273_2 = zext i11 %ic_5" [minkowski_net.cpp:273]   --->   Operation 2391 'zext' 'zext_ln273_2' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2392 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2392 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2393 [1/1] (0.00ns)   --->   "%bitcast_ln276_2 = bitcast i32 %gmem_write_addr_3_read" [minkowski_net.cpp:276]   --->   Operation 2393 'bitcast' 'bitcast_ln276_2' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2394 [1/1] (0.00ns)   --->   "%neighbor_features_addr_5 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_2" [minkowski_net.cpp:276]   --->   Operation 2394 'getelementptr' 'neighbor_features_addr_5' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2395 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_2, i10 %neighbor_features_addr_5" [minkowski_net.cpp:276]   --->   Operation 2395 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 2396 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.3" [minkowski_net.cpp:273]   --->   Operation 2396 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 142 <SV = 108> <Delay = 4.24>
ST_142 : Operation 2397 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i21 %add_ln287_30, void %new.latch.for.inc84.3.split, i21 0, void %for.inc84.3.preheader" [minkowski_net.cpp:287]   --->   Operation 2397 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2398 [1/1] (0.00ns)   --->   "%oc_3 = phi i11 %select_ln287_7, void %new.latch.for.inc84.3.split, i11 0, void %for.inc84.3.preheader" [minkowski_net.cpp:287]   --->   Operation 2398 'phi' 'oc_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2399 [1/1] (0.00ns)   --->   "%ic_6 = phi i11 %add_ln288_3, void %new.latch.for.inc84.3.split, i11 0, void %for.inc84.3.preheader" [minkowski_net.cpp:288]   --->   Operation 2399 'phi' 'ic_6' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2400 [1/1] (0.00ns)   --->   "%add26_3 = phi i32 %add_3, void %new.latch.for.inc84.3.split, i32 <undef>, void %for.inc84.3.preheader" [minkowski_net.cpp:290]   --->   Operation 2400 'phi' 'add26_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln287_30 = zext i21 %indvar_flatten55" [minkowski_net.cpp:287]   --->   Operation 2401 'zext' 'zext_ln287_30' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2402 [1/1] (0.82ns)   --->   "%icmp_ln287_3 = icmp_eq  i22 %zext_ln287_30, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2402 'icmp' 'icmp_ln287_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2403 [1/1] (0.81ns)   --->   "%add_ln287_30 = add i21 %indvar_flatten55, i21 1" [minkowski_net.cpp:287]   --->   Operation 2403 'add' 'add_ln287_30' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2404 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_3, void %for.cond69.for.inc87_crit_edge.3.split, void %for.inc90.3.loopexit" [minkowski_net.cpp:287]   --->   Operation 2404 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2405 [1/1] (0.73ns)   --->   "%add_ln287_3 = add i11 %oc_3, i11 1" [minkowski_net.cpp:287]   --->   Operation 2405 'add' 'add_ln287_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2406 [1/1] (0.73ns)   --->   "%icmp_ln288_6 = icmp_eq  i11 %ic_6, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2406 'icmp' 'icmp_ln288_6' <Predicate = (!icmp_ln287_3)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2407 [1/1] (0.30ns)   --->   "%select_ln287_6 = select i1 %icmp_ln288_6, i11 0, i11 %ic_6" [minkowski_net.cpp:287]   --->   Operation 2407 'select' 'select_ln287_6' <Predicate = (!icmp_ln287_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2408 [1/1] (0.30ns)   --->   "%select_ln287_7 = select i1 %icmp_ln288_6, i11 %add_ln287_3, i11 %oc_3" [minkowski_net.cpp:287]   --->   Operation 2408 'select' 'select_ln287_7' <Predicate = (!icmp_ln287_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln290_13 = zext i11 %select_ln287_7" [minkowski_net.cpp:290]   --->   Operation 2409 'zext' 'zext_ln290_13' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln288_3 = zext i11 %select_ln287_6" [minkowski_net.cpp:288]   --->   Operation 2410 'zext' 'zext_ln288_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_6, i10 0" [minkowski_net.cpp:290]   --->   Operation 2411 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln290_14 = zext i21 %tmp_62" [minkowski_net.cpp:290]   --->   Operation 2412 'zext' 'zext_ln290_14' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_4 = add i23 %zext_ln290_14, i23 3145728" [minkowski_net.cpp:290]   --->   Operation 2413 'add' 'add_ln290_4' <Predicate = (!icmp_ln287_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2414 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln290_5 = add i23 %add_ln290_4, i23 %zext_ln290_13" [minkowski_net.cpp:290]   --->   Operation 2414 'add' 'add_ln290_5' <Predicate = (!icmp_ln287_3)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln290_16 = zext i23 %add_ln290_5" [minkowski_net.cpp:290]   --->   Operation 2415 'zext' 'zext_ln290_16' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2416 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_3 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_16" [minkowski_net.cpp:290]   --->   Operation 2416 'getelementptr' 'layer_weights_12_addr_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2417 [1/1] (0.00ns)   --->   "%neighbor_features_addr_6 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_3" [minkowski_net.cpp:290]   --->   Operation 2417 'getelementptr' 'neighbor_features_addr_6' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_142 : Operation 2418 [2/2] (1.20ns)   --->   "%neighbor_features_load_3 = load i10 %neighbor_features_addr_6" [minkowski_net.cpp:290]   --->   Operation 2418 'load' 'neighbor_features_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 2419 [2/2] (1.24ns)   --->   "%layer_weights_12_load_3 = load i25 %layer_weights_12_addr_3" [minkowski_net.cpp:290]   --->   Operation 2419 'load' 'layer_weights_12_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_142 : Operation 2420 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.3" [minkowski_net.cpp:288]   --->   Operation 2420 'br' 'br_ln288' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>

State 143 <SV = 109> <Delay = 1.24>
ST_143 : Operation 2421 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_3 = load i10 %neighbor_features_addr_6" [minkowski_net.cpp:290]   --->   Operation 2421 'load' 'neighbor_features_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 2422 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_3 = load i25 %layer_weights_12_addr_3" [minkowski_net.cpp:290]   --->   Operation 2422 'load' 'layer_weights_12_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 144 <SV = 110> <Delay = 4.08>
ST_144 : Operation 2423 [1/1] (0.73ns)   --->   "%first_iter_3 = icmp_eq  i11 %select_ln287_6, i11 0" [minkowski_net.cpp:287]   --->   Operation 2423 'icmp' 'first_iter_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2424 [1/1] (0.00ns)   --->   "%bitcast_ln290_10 = bitcast i32 %layer_weights_12_load_3" [minkowski_net.cpp:290]   --->   Operation 2424 'bitcast' 'bitcast_ln290_10' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_144 : Operation 2425 [3/3] (4.08ns)   --->   "%mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10" [minkowski_net.cpp:290]   --->   Operation 2425 'fmul' 'mul_3' <Predicate = (!icmp_ln287_3)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2426 [1/1] (0.73ns)   --->   "%add_ln288_3 = add i11 %select_ln287_6, i11 1" [minkowski_net.cpp:288]   --->   Operation 2426 'add' 'add_ln288_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2427 [1/1] (0.73ns)   --->   "%icmp_ln288_7 = icmp_eq  i11 %add_ln288_3, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2427 'icmp' 'icmp_ln288_7' <Predicate = (!icmp_ln287_3)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_7, void %new.latch.for.inc84.3.split, void %last.iter.for.inc84.3.split" [minkowski_net.cpp:288]   --->   Operation 2428 'br' 'br_ln288' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>

State 145 <SV = 111> <Delay = 4.08>
ST_145 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i11 %select_ln287_7" [minkowski_net.cpp:287]   --->   Operation 2429 'zext' 'zext_ln287_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_145 : Operation 2430 [1/1] (0.00ns)   --->   "%output_features_addr_3 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_3" [minkowski_net.cpp:290]   --->   Operation 2430 'getelementptr' 'output_features_addr_3' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_145 : Operation 2431 [2/2] (1.20ns)   --->   "%output_features_load_3 = load i10 %output_features_addr_3" [minkowski_net.cpp:290]   --->   Operation 2431 'load' 'output_features_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 2432 [2/3] (4.08ns)   --->   "%mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10" [minkowski_net.cpp:290]   --->   Operation 2432 'fmul' 'mul_3' <Predicate = (!icmp_ln287_3)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 112> <Delay = 4.08>
ST_146 : Operation 2433 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_3 = load i10 %output_features_addr_3" [minkowski_net.cpp:290]   --->   Operation 2433 'load' 'output_features_load_3' <Predicate = (!icmp_ln287_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 2434 [1/1] (0.00ns)   --->   "%bitcast_ln290_9 = bitcast i32 %output_features_load_3" [minkowski_net.cpp:290]   --->   Operation 2434 'bitcast' 'bitcast_ln290_9' <Predicate = (!icmp_ln287_3 & first_iter_3)> <Delay = 0.00>
ST_146 : Operation 2435 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.3.split" [minkowski_net.cpp:288]   --->   Operation 2435 'br' 'br_ln288' <Predicate = (!icmp_ln287_3 & first_iter_3)> <Delay = 0.38>
ST_146 : Operation 2436 [1/3] (4.08ns)   --->   "%mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10" [minkowski_net.cpp:290]   --->   Operation 2436 'fmul' 'mul_3' <Predicate = (!icmp_ln287_3)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 113> <Delay = 4.24>
ST_147 : Operation 2437 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2437 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_147 : Operation 2438 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2438 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_147 : Operation 2439 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_3, void %for.inc84.3.split, void %for.first.iter.for.inc84.3" [minkowski_net.cpp:288]   --->   Operation 2439 'br' 'br_ln288' <Predicate = (!icmp_ln287_3)> <Delay = 0.38>
ST_147 : Operation 2440 [1/1] (0.00ns)   --->   "%bitcast_ln290_912 = phi i32 %add26_3, void %for.cond69.for.inc87_crit_edge.3.split, i32 %bitcast_ln290_9, void %for.first.iter.for.inc84.3" [minkowski_net.cpp:290]   --->   Operation 2440 'phi' 'bitcast_ln290_912' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_147 : Operation 2441 [4/4] (3.86ns)   --->   "%add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3" [minkowski_net.cpp:290]   --->   Operation 2441 'fadd' 'add_3' <Predicate = (!icmp_ln287_3)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 114> <Delay = 3.86>
ST_148 : Operation 2442 [3/4] (3.86ns)   --->   "%add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3" [minkowski_net.cpp:290]   --->   Operation 2442 'fadd' 'add_3' <Predicate = (!icmp_ln287_3)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 115> <Delay = 3.86>
ST_149 : Operation 2443 [2/4] (3.86ns)   --->   "%add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3" [minkowski_net.cpp:290]   --->   Operation 2443 'fadd' 'add_3' <Predicate = (!icmp_ln287_3)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 116> <Delay = 8.49>
ST_150 : Operation 2444 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2444 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_150 : Operation 2445 [1/4] (3.86ns)   --->   "%add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3" [minkowski_net.cpp:290]   --->   Operation 2445 'fadd' 'add_3' <Predicate = (!icmp_ln287_3)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2446 [1/1] (0.00ns)   --->   "%bitcast_ln290_11 = bitcast i32 %add_3" [minkowski_net.cpp:290]   --->   Operation 2446 'bitcast' 'bitcast_ln290_11' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>

State 151 <SV = 117> <Delay = 1.20>
ST_151 : Operation 2447 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_11, i10 %output_features_addr_3" [minkowski_net.cpp:290]   --->   Operation 2447 'store' 'store_ln290' <Predicate = (icmp_ln288_7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 2448 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.3.split" [minkowski_net.cpp:288]   --->   Operation 2448 'br' 'br_ln288' <Predicate = (icmp_ln288_7)> <Delay = 0.00>

State 152 <SV = 109> <Delay = 4.38>
ST_152 : Operation 2449 [8/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2449 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 110> <Delay = 4.38>
ST_153 : Operation 2450 [7/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2450 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 111> <Delay = 4.38>
ST_154 : Operation 2451 [6/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2451 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 112> <Delay = 4.38>
ST_155 : Operation 2452 [5/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2452 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 113> <Delay = 4.38>
ST_156 : Operation 2453 [4/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2453 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 114> <Delay = 4.38>
ST_157 : Operation 2454 [3/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2454 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 115> <Delay = 4.38>
ST_158 : Operation 2455 [2/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2455 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 116> <Delay = 4.38>
ST_159 : Operation 2456 [1/8] (4.38ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2456 'readreq' 'empty_63' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2457 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.4" [minkowski_net.cpp:273]   --->   Operation 2457 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 160 <SV = 117> <Delay = 1.12>
ST_160 : Operation 2458 [1/1] (0.00ns)   --->   "%ic_7 = phi i11 %add_ln273_3, void %for.inc48.4.split, i11 0, void %for.inc90.3.loopexit" [minkowski_net.cpp:273]   --->   Operation 2458 'phi' 'ic_7' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2459 [1/1] (0.73ns)   --->   "%icmp_ln273_3 = icmp_eq  i11 %ic_7, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2459 'icmp' 'icmp_ln273_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2460 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2460 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2461 [1/1] (0.73ns)   --->   "%add_ln273_3 = add i11 %ic_7, i11 1" [minkowski_net.cpp:273]   --->   Operation 2461 'add' 'add_ln273_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2462 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_3, void %for.inc48.4.split, void %for.inc84.4.preheader" [minkowski_net.cpp:273]   --->   Operation 2462 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2463 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.4" [minkowski_net.cpp:287]   --->   Operation 2463 'br' 'br_ln287' <Predicate = (icmp_ln273_3)> <Delay = 0.38>

State 161 <SV = 118> <Delay = 4.38>
ST_161 : Operation 2464 [1/1] (4.38ns)   --->   "%gmem_write_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_4" [minkowski_net.cpp:276]   --->   Operation 2464 'read' 'gmem_write_addr_4_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 119> <Delay = 1.20>
ST_162 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln273_3 = zext i11 %ic_7" [minkowski_net.cpp:273]   --->   Operation 2465 'zext' 'zext_ln273_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2466 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2466 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2467 [1/1] (0.00ns)   --->   "%bitcast_ln276_3 = bitcast i32 %gmem_write_addr_4_read" [minkowski_net.cpp:276]   --->   Operation 2467 'bitcast' 'bitcast_ln276_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2468 [1/1] (0.00ns)   --->   "%neighbor_features_addr_7 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_3" [minkowski_net.cpp:276]   --->   Operation 2468 'getelementptr' 'neighbor_features_addr_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2469 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_3, i10 %neighbor_features_addr_7" [minkowski_net.cpp:276]   --->   Operation 2469 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 2470 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.4" [minkowski_net.cpp:273]   --->   Operation 2470 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 163 <SV = 118> <Delay = 4.24>
ST_163 : Operation 2471 [1/1] (0.00ns)   --->   "%indvar_flatten62 = phi i21 %add_ln287_31, void %new.latch.for.inc84.4.split, i21 0, void %for.inc84.4.preheader" [minkowski_net.cpp:287]   --->   Operation 2471 'phi' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2472 [1/1] (0.00ns)   --->   "%oc_4 = phi i11 %select_ln287_9, void %new.latch.for.inc84.4.split, i11 0, void %for.inc84.4.preheader" [minkowski_net.cpp:287]   --->   Operation 2472 'phi' 'oc_4' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2473 [1/1] (0.00ns)   --->   "%ic_8 = phi i11 %add_ln288_4, void %new.latch.for.inc84.4.split, i11 0, void %for.inc84.4.preheader" [minkowski_net.cpp:288]   --->   Operation 2473 'phi' 'ic_8' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2474 [1/1] (0.00ns)   --->   "%add26_4 = phi i32 %add_4, void %new.latch.for.inc84.4.split, i32 <undef>, void %for.inc84.4.preheader" [minkowski_net.cpp:290]   --->   Operation 2474 'phi' 'add26_4' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln287_31 = zext i21 %indvar_flatten62" [minkowski_net.cpp:287]   --->   Operation 2475 'zext' 'zext_ln287_31' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2476 [1/1] (0.82ns)   --->   "%icmp_ln287_4 = icmp_eq  i22 %zext_ln287_31, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2476 'icmp' 'icmp_ln287_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2477 [1/1] (0.81ns)   --->   "%add_ln287_31 = add i21 %indvar_flatten62, i21 1" [minkowski_net.cpp:287]   --->   Operation 2477 'add' 'add_ln287_31' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2478 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_4, void %for.cond69.for.inc87_crit_edge.4.split, void %for.inc90.4.loopexit" [minkowski_net.cpp:287]   --->   Operation 2478 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2479 [1/1] (0.73ns)   --->   "%add_ln287_4 = add i11 %oc_4, i11 1" [minkowski_net.cpp:287]   --->   Operation 2479 'add' 'add_ln287_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2480 [1/1] (0.73ns)   --->   "%icmp_ln288_8 = icmp_eq  i11 %ic_8, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2480 'icmp' 'icmp_ln288_8' <Predicate = (!icmp_ln287_4)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2481 [1/1] (0.30ns)   --->   "%select_ln287_8 = select i1 %icmp_ln288_8, i11 0, i11 %ic_8" [minkowski_net.cpp:287]   --->   Operation 2481 'select' 'select_ln287_8' <Predicate = (!icmp_ln287_4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 2482 [1/1] (0.30ns)   --->   "%select_ln287_9 = select i1 %icmp_ln288_8, i11 %add_ln287_4, i11 %oc_4" [minkowski_net.cpp:287]   --->   Operation 2482 'select' 'select_ln287_9' <Predicate = (!icmp_ln287_4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln290_17 = zext i11 %select_ln287_9" [minkowski_net.cpp:290]   --->   Operation 2483 'zext' 'zext_ln290_17' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln288_4 = zext i11 %select_ln287_8" [minkowski_net.cpp:288]   --->   Operation 2484 'zext' 'zext_ln288_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln290_3 = zext i11 %select_ln287_8" [minkowski_net.cpp:290]   --->   Operation 2485 'zext' 'zext_ln290_3' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_89_cast = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i12.i10, i1 1, i12 %zext_ln290_3, i10 0" [minkowski_net.cpp:290]   --->   Operation 2486 'bitconcatenate' 'tmp_89_cast' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln290_19 = zext i23 %tmp_89_cast" [minkowski_net.cpp:290]   --->   Operation 2487 'zext' 'zext_ln290_19' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2488 [1/1] (0.82ns)   --->   "%add_ln290_6 = add i24 %zext_ln290_19, i24 %zext_ln290_17" [minkowski_net.cpp:290]   --->   Operation 2488 'add' 'add_ln290_6' <Predicate = (!icmp_ln287_4)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln290_20 = zext i24 %add_ln290_6" [minkowski_net.cpp:290]   --->   Operation 2489 'zext' 'zext_ln290_20' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2490 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_4 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_20" [minkowski_net.cpp:290]   --->   Operation 2490 'getelementptr' 'layer_weights_12_addr_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2491 [1/1] (0.00ns)   --->   "%neighbor_features_addr_8 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_4" [minkowski_net.cpp:290]   --->   Operation 2491 'getelementptr' 'neighbor_features_addr_8' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_163 : Operation 2492 [2/2] (1.20ns)   --->   "%neighbor_features_load_4 = load i10 %neighbor_features_addr_8" [minkowski_net.cpp:290]   --->   Operation 2492 'load' 'neighbor_features_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 2493 [2/2] (1.24ns)   --->   "%layer_weights_12_load_4 = load i25 %layer_weights_12_addr_4" [minkowski_net.cpp:290]   --->   Operation 2493 'load' 'layer_weights_12_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_163 : Operation 2494 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.4" [minkowski_net.cpp:288]   --->   Operation 2494 'br' 'br_ln288' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>

State 164 <SV = 119> <Delay = 1.24>
ST_164 : Operation 2495 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_4 = load i10 %neighbor_features_addr_8" [minkowski_net.cpp:290]   --->   Operation 2495 'load' 'neighbor_features_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 2496 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_4 = load i25 %layer_weights_12_addr_4" [minkowski_net.cpp:290]   --->   Operation 2496 'load' 'layer_weights_12_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 165 <SV = 120> <Delay = 4.08>
ST_165 : Operation 2497 [1/1] (0.73ns)   --->   "%first_iter_4 = icmp_eq  i11 %select_ln287_8, i11 0" [minkowski_net.cpp:287]   --->   Operation 2497 'icmp' 'first_iter_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2498 [1/1] (0.00ns)   --->   "%bitcast_ln290_13 = bitcast i32 %layer_weights_12_load_4" [minkowski_net.cpp:290]   --->   Operation 2498 'bitcast' 'bitcast_ln290_13' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_165 : Operation 2499 [3/3] (4.08ns)   --->   "%mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13" [minkowski_net.cpp:290]   --->   Operation 2499 'fmul' 'mul_4' <Predicate = (!icmp_ln287_4)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2500 [1/1] (0.73ns)   --->   "%add_ln288_4 = add i11 %select_ln287_8, i11 1" [minkowski_net.cpp:288]   --->   Operation 2500 'add' 'add_ln288_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2501 [1/1] (0.73ns)   --->   "%icmp_ln288_9 = icmp_eq  i11 %add_ln288_4, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2501 'icmp' 'icmp_ln288_9' <Predicate = (!icmp_ln287_4)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2502 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_9, void %new.latch.for.inc84.4.split, void %last.iter.for.inc84.4.split" [minkowski_net.cpp:288]   --->   Operation 2502 'br' 'br_ln288' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>

State 166 <SV = 121> <Delay = 4.08>
ST_166 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln287_4 = zext i11 %select_ln287_9" [minkowski_net.cpp:287]   --->   Operation 2503 'zext' 'zext_ln287_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_166 : Operation 2504 [1/1] (0.00ns)   --->   "%output_features_addr_4 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_4" [minkowski_net.cpp:290]   --->   Operation 2504 'getelementptr' 'output_features_addr_4' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_166 : Operation 2505 [2/2] (1.20ns)   --->   "%output_features_load_4 = load i10 %output_features_addr_4" [minkowski_net.cpp:290]   --->   Operation 2505 'load' 'output_features_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 2506 [2/3] (4.08ns)   --->   "%mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13" [minkowski_net.cpp:290]   --->   Operation 2506 'fmul' 'mul_4' <Predicate = (!icmp_ln287_4)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 122> <Delay = 4.08>
ST_167 : Operation 2507 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_4 = load i10 %output_features_addr_4" [minkowski_net.cpp:290]   --->   Operation 2507 'load' 'output_features_load_4' <Predicate = (!icmp_ln287_4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 2508 [1/1] (0.00ns)   --->   "%bitcast_ln290_12 = bitcast i32 %output_features_load_4" [minkowski_net.cpp:290]   --->   Operation 2508 'bitcast' 'bitcast_ln290_12' <Predicate = (!icmp_ln287_4 & first_iter_4)> <Delay = 0.00>
ST_167 : Operation 2509 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.4.split" [minkowski_net.cpp:288]   --->   Operation 2509 'br' 'br_ln288' <Predicate = (!icmp_ln287_4 & first_iter_4)> <Delay = 0.38>
ST_167 : Operation 2510 [1/3] (4.08ns)   --->   "%mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13" [minkowski_net.cpp:290]   --->   Operation 2510 'fmul' 'mul_4' <Predicate = (!icmp_ln287_4)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 123> <Delay = 4.24>
ST_168 : Operation 2511 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2511 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_168 : Operation 2512 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2512 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_168 : Operation 2513 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_4, void %for.inc84.4.split, void %for.first.iter.for.inc84.4" [minkowski_net.cpp:288]   --->   Operation 2513 'br' 'br_ln288' <Predicate = (!icmp_ln287_4)> <Delay = 0.38>
ST_168 : Operation 2514 [1/1] (0.00ns)   --->   "%bitcast_ln290_1213 = phi i32 %add26_4, void %for.cond69.for.inc87_crit_edge.4.split, i32 %bitcast_ln290_12, void %for.first.iter.for.inc84.4" [minkowski_net.cpp:290]   --->   Operation 2514 'phi' 'bitcast_ln290_1213' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_168 : Operation 2515 [4/4] (3.86ns)   --->   "%add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4" [minkowski_net.cpp:290]   --->   Operation 2515 'fadd' 'add_4' <Predicate = (!icmp_ln287_4)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 124> <Delay = 3.86>
ST_169 : Operation 2516 [3/4] (3.86ns)   --->   "%add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4" [minkowski_net.cpp:290]   --->   Operation 2516 'fadd' 'add_4' <Predicate = (!icmp_ln287_4)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 125> <Delay = 3.86>
ST_170 : Operation 2517 [2/4] (3.86ns)   --->   "%add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4" [minkowski_net.cpp:290]   --->   Operation 2517 'fadd' 'add_4' <Predicate = (!icmp_ln287_4)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 126> <Delay = 8.49>
ST_171 : Operation 2518 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2518 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>
ST_171 : Operation 2519 [1/4] (3.86ns)   --->   "%add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4" [minkowski_net.cpp:290]   --->   Operation 2519 'fadd' 'add_4' <Predicate = (!icmp_ln287_4)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2520 [1/1] (0.00ns)   --->   "%bitcast_ln290_14 = bitcast i32 %add_4" [minkowski_net.cpp:290]   --->   Operation 2520 'bitcast' 'bitcast_ln290_14' <Predicate = (!icmp_ln287_4)> <Delay = 0.00>

State 172 <SV = 127> <Delay = 1.20>
ST_172 : Operation 2521 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_14, i10 %output_features_addr_4" [minkowski_net.cpp:290]   --->   Operation 2521 'store' 'store_ln290' <Predicate = (icmp_ln288_9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 2522 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.4.split" [minkowski_net.cpp:288]   --->   Operation 2522 'br' 'br_ln288' <Predicate = (icmp_ln288_9)> <Delay = 0.00>

State 173 <SV = 119> <Delay = 4.38>
ST_173 : Operation 2523 [8/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2523 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 120> <Delay = 4.38>
ST_174 : Operation 2524 [7/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2524 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 121> <Delay = 4.38>
ST_175 : Operation 2525 [6/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2525 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 122> <Delay = 4.38>
ST_176 : Operation 2526 [5/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2526 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 123> <Delay = 4.38>
ST_177 : Operation 2527 [4/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2527 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 124> <Delay = 4.38>
ST_178 : Operation 2528 [3/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2528 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 125> <Delay = 4.38>
ST_179 : Operation 2529 [2/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2529 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 126> <Delay = 4.38>
ST_180 : Operation 2530 [1/8] (4.38ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2530 'readreq' 'empty_64' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2531 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.5" [minkowski_net.cpp:273]   --->   Operation 2531 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 181 <SV = 127> <Delay = 1.12>
ST_181 : Operation 2532 [1/1] (0.00ns)   --->   "%ic_9 = phi i11 %add_ln273_4, void %for.inc48.5.split, i11 0, void %for.inc90.4.loopexit" [minkowski_net.cpp:273]   --->   Operation 2532 'phi' 'ic_9' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2533 [1/1] (0.73ns)   --->   "%icmp_ln273_4 = icmp_eq  i11 %ic_9, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2533 'icmp' 'icmp_ln273_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2534 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2534 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2535 [1/1] (0.73ns)   --->   "%add_ln273_4 = add i11 %ic_9, i11 1" [minkowski_net.cpp:273]   --->   Operation 2535 'add' 'add_ln273_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2536 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_4, void %for.inc48.5.split, void %for.inc84.5.preheader" [minkowski_net.cpp:273]   --->   Operation 2536 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2537 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.5" [minkowski_net.cpp:287]   --->   Operation 2537 'br' 'br_ln287' <Predicate = (icmp_ln273_4)> <Delay = 0.38>

State 182 <SV = 128> <Delay = 4.38>
ST_182 : Operation 2538 [1/1] (4.38ns)   --->   "%gmem_write_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_5" [minkowski_net.cpp:276]   --->   Operation 2538 'read' 'gmem_write_addr_5_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 129> <Delay = 1.20>
ST_183 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln273_4 = zext i11 %ic_9" [minkowski_net.cpp:273]   --->   Operation 2539 'zext' 'zext_ln273_4' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2540 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2540 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2541 [1/1] (0.00ns)   --->   "%bitcast_ln276_4 = bitcast i32 %gmem_write_addr_5_read" [minkowski_net.cpp:276]   --->   Operation 2541 'bitcast' 'bitcast_ln276_4' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2542 [1/1] (0.00ns)   --->   "%neighbor_features_addr_9 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_4" [minkowski_net.cpp:276]   --->   Operation 2542 'getelementptr' 'neighbor_features_addr_9' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2543 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_4, i10 %neighbor_features_addr_9" [minkowski_net.cpp:276]   --->   Operation 2543 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 2544 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.5" [minkowski_net.cpp:273]   --->   Operation 2544 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 184 <SV = 128> <Delay = 4.24>
ST_184 : Operation 2545 [1/1] (0.00ns)   --->   "%indvar_flatten69 = phi i21 %add_ln287_32, void %new.latch.for.inc84.5.split, i21 0, void %for.inc84.5.preheader" [minkowski_net.cpp:287]   --->   Operation 2545 'phi' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2546 [1/1] (0.00ns)   --->   "%oc_5 = phi i11 %select_ln287_11, void %new.latch.for.inc84.5.split, i11 0, void %for.inc84.5.preheader" [minkowski_net.cpp:287]   --->   Operation 2546 'phi' 'oc_5' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2547 [1/1] (0.00ns)   --->   "%ic_10 = phi i11 %add_ln288_5, void %new.latch.for.inc84.5.split, i11 0, void %for.inc84.5.preheader" [minkowski_net.cpp:288]   --->   Operation 2547 'phi' 'ic_10' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2548 [1/1] (0.00ns)   --->   "%add26_5 = phi i32 %add_5, void %new.latch.for.inc84.5.split, i32 <undef>, void %for.inc84.5.preheader" [minkowski_net.cpp:290]   --->   Operation 2548 'phi' 'add26_5' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln287_32 = zext i21 %indvar_flatten69" [minkowski_net.cpp:287]   --->   Operation 2549 'zext' 'zext_ln287_32' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2550 [1/1] (0.82ns)   --->   "%icmp_ln287_5 = icmp_eq  i22 %zext_ln287_32, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2550 'icmp' 'icmp_ln287_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2551 [1/1] (0.81ns)   --->   "%add_ln287_32 = add i21 %indvar_flatten69, i21 1" [minkowski_net.cpp:287]   --->   Operation 2551 'add' 'add_ln287_32' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2552 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_5, void %for.cond69.for.inc87_crit_edge.5.split, void %for.inc90.5.loopexit" [minkowski_net.cpp:287]   --->   Operation 2552 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2553 [1/1] (0.73ns)   --->   "%add_ln287_5 = add i11 %oc_5, i11 1" [minkowski_net.cpp:287]   --->   Operation 2553 'add' 'add_ln287_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2554 [1/1] (0.73ns)   --->   "%icmp_ln288_10 = icmp_eq  i11 %ic_10, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2554 'icmp' 'icmp_ln288_10' <Predicate = (!icmp_ln287_5)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2555 [1/1] (0.30ns)   --->   "%select_ln287_10 = select i1 %icmp_ln288_10, i11 0, i11 %ic_10" [minkowski_net.cpp:287]   --->   Operation 2555 'select' 'select_ln287_10' <Predicate = (!icmp_ln287_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 2556 [1/1] (0.30ns)   --->   "%select_ln287_11 = select i1 %icmp_ln288_10, i11 %add_ln287_5, i11 %oc_5" [minkowski_net.cpp:287]   --->   Operation 2556 'select' 'select_ln287_11' <Predicate = (!icmp_ln287_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln290_21 = zext i11 %select_ln287_11" [minkowski_net.cpp:290]   --->   Operation 2557 'zext' 'zext_ln290_21' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln288_5 = zext i11 %select_ln287_10" [minkowski_net.cpp:288]   --->   Operation 2558 'zext' 'zext_ln288_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_10, i10 0" [minkowski_net.cpp:290]   --->   Operation 2559 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln290_22 = zext i21 %tmp_63" [minkowski_net.cpp:290]   --->   Operation 2560 'zext' 'zext_ln290_22' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_7 = add i23 %zext_ln290_22, i23 5242880" [minkowski_net.cpp:290]   --->   Operation 2561 'add' 'add_ln290_7' <Predicate = (!icmp_ln287_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2562 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln290_8 = add i23 %add_ln290_7, i23 %zext_ln290_21" [minkowski_net.cpp:290]   --->   Operation 2562 'add' 'add_ln290_8' <Predicate = (!icmp_ln287_5)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln290_23 = zext i23 %add_ln290_8" [minkowski_net.cpp:290]   --->   Operation 2563 'zext' 'zext_ln290_23' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2564 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_5 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_23" [minkowski_net.cpp:290]   --->   Operation 2564 'getelementptr' 'layer_weights_12_addr_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2565 [1/1] (0.00ns)   --->   "%neighbor_features_addr_10 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_5" [minkowski_net.cpp:290]   --->   Operation 2565 'getelementptr' 'neighbor_features_addr_10' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_184 : Operation 2566 [2/2] (1.20ns)   --->   "%neighbor_features_load_5 = load i10 %neighbor_features_addr_10" [minkowski_net.cpp:290]   --->   Operation 2566 'load' 'neighbor_features_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 2567 [2/2] (1.24ns)   --->   "%layer_weights_12_load_5 = load i25 %layer_weights_12_addr_5" [minkowski_net.cpp:290]   --->   Operation 2567 'load' 'layer_weights_12_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_184 : Operation 2568 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.5" [minkowski_net.cpp:288]   --->   Operation 2568 'br' 'br_ln288' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>

State 185 <SV = 129> <Delay = 1.24>
ST_185 : Operation 2569 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_5 = load i10 %neighbor_features_addr_10" [minkowski_net.cpp:290]   --->   Operation 2569 'load' 'neighbor_features_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 2570 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_5 = load i25 %layer_weights_12_addr_5" [minkowski_net.cpp:290]   --->   Operation 2570 'load' 'layer_weights_12_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 186 <SV = 130> <Delay = 4.08>
ST_186 : Operation 2571 [1/1] (0.73ns)   --->   "%first_iter_5 = icmp_eq  i11 %select_ln287_10, i11 0" [minkowski_net.cpp:287]   --->   Operation 2571 'icmp' 'first_iter_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2572 [1/1] (0.00ns)   --->   "%bitcast_ln290_16 = bitcast i32 %layer_weights_12_load_5" [minkowski_net.cpp:290]   --->   Operation 2572 'bitcast' 'bitcast_ln290_16' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_186 : Operation 2573 [3/3] (4.08ns)   --->   "%mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16" [minkowski_net.cpp:290]   --->   Operation 2573 'fmul' 'mul_5' <Predicate = (!icmp_ln287_5)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2574 [1/1] (0.73ns)   --->   "%add_ln288_5 = add i11 %select_ln287_10, i11 1" [minkowski_net.cpp:288]   --->   Operation 2574 'add' 'add_ln288_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2575 [1/1] (0.73ns)   --->   "%icmp_ln288_11 = icmp_eq  i11 %add_ln288_5, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2575 'icmp' 'icmp_ln288_11' <Predicate = (!icmp_ln287_5)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2576 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_11, void %new.latch.for.inc84.5.split, void %last.iter.for.inc84.5.split" [minkowski_net.cpp:288]   --->   Operation 2576 'br' 'br_ln288' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>

State 187 <SV = 131> <Delay = 4.08>
ST_187 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln287_5 = zext i11 %select_ln287_11" [minkowski_net.cpp:287]   --->   Operation 2577 'zext' 'zext_ln287_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_187 : Operation 2578 [1/1] (0.00ns)   --->   "%output_features_addr_5 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_5" [minkowski_net.cpp:290]   --->   Operation 2578 'getelementptr' 'output_features_addr_5' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_187 : Operation 2579 [2/2] (1.20ns)   --->   "%output_features_load_5 = load i10 %output_features_addr_5" [minkowski_net.cpp:290]   --->   Operation 2579 'load' 'output_features_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 2580 [2/3] (4.08ns)   --->   "%mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16" [minkowski_net.cpp:290]   --->   Operation 2580 'fmul' 'mul_5' <Predicate = (!icmp_ln287_5)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 132> <Delay = 4.08>
ST_188 : Operation 2581 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_5 = load i10 %output_features_addr_5" [minkowski_net.cpp:290]   --->   Operation 2581 'load' 'output_features_load_5' <Predicate = (!icmp_ln287_5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 2582 [1/1] (0.00ns)   --->   "%bitcast_ln290_15 = bitcast i32 %output_features_load_5" [minkowski_net.cpp:290]   --->   Operation 2582 'bitcast' 'bitcast_ln290_15' <Predicate = (!icmp_ln287_5 & first_iter_5)> <Delay = 0.00>
ST_188 : Operation 2583 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.5.split" [minkowski_net.cpp:288]   --->   Operation 2583 'br' 'br_ln288' <Predicate = (!icmp_ln287_5 & first_iter_5)> <Delay = 0.38>
ST_188 : Operation 2584 [1/3] (4.08ns)   --->   "%mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16" [minkowski_net.cpp:290]   --->   Operation 2584 'fmul' 'mul_5' <Predicate = (!icmp_ln287_5)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 133> <Delay = 4.24>
ST_189 : Operation 2585 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2585 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_189 : Operation 2586 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2586 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_189 : Operation 2587 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_5, void %for.inc84.5.split, void %for.first.iter.for.inc84.5" [minkowski_net.cpp:288]   --->   Operation 2587 'br' 'br_ln288' <Predicate = (!icmp_ln287_5)> <Delay = 0.38>
ST_189 : Operation 2588 [1/1] (0.00ns)   --->   "%bitcast_ln290_1514 = phi i32 %add26_5, void %for.cond69.for.inc87_crit_edge.5.split, i32 %bitcast_ln290_15, void %for.first.iter.for.inc84.5" [minkowski_net.cpp:290]   --->   Operation 2588 'phi' 'bitcast_ln290_1514' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_189 : Operation 2589 [4/4] (3.86ns)   --->   "%add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5" [minkowski_net.cpp:290]   --->   Operation 2589 'fadd' 'add_5' <Predicate = (!icmp_ln287_5)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 134> <Delay = 3.86>
ST_190 : Operation 2590 [3/4] (3.86ns)   --->   "%add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5" [minkowski_net.cpp:290]   --->   Operation 2590 'fadd' 'add_5' <Predicate = (!icmp_ln287_5)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 135> <Delay = 3.86>
ST_191 : Operation 2591 [2/4] (3.86ns)   --->   "%add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5" [minkowski_net.cpp:290]   --->   Operation 2591 'fadd' 'add_5' <Predicate = (!icmp_ln287_5)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 136> <Delay = 8.49>
ST_192 : Operation 2592 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2592 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>
ST_192 : Operation 2593 [1/4] (3.86ns)   --->   "%add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5" [minkowski_net.cpp:290]   --->   Operation 2593 'fadd' 'add_5' <Predicate = (!icmp_ln287_5)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2594 [1/1] (0.00ns)   --->   "%bitcast_ln290_17 = bitcast i32 %add_5" [minkowski_net.cpp:290]   --->   Operation 2594 'bitcast' 'bitcast_ln290_17' <Predicate = (!icmp_ln287_5)> <Delay = 0.00>

State 193 <SV = 137> <Delay = 1.20>
ST_193 : Operation 2595 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_17, i10 %output_features_addr_5" [minkowski_net.cpp:290]   --->   Operation 2595 'store' 'store_ln290' <Predicate = (icmp_ln288_11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 2596 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.5.split" [minkowski_net.cpp:288]   --->   Operation 2596 'br' 'br_ln288' <Predicate = (icmp_ln288_11)> <Delay = 0.00>

State 194 <SV = 129> <Delay = 4.38>
ST_194 : Operation 2597 [8/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2597 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 130> <Delay = 4.38>
ST_195 : Operation 2598 [7/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2598 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 131> <Delay = 4.38>
ST_196 : Operation 2599 [6/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2599 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 132> <Delay = 4.38>
ST_197 : Operation 2600 [5/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2600 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 133> <Delay = 4.38>
ST_198 : Operation 2601 [4/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2601 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 134> <Delay = 4.38>
ST_199 : Operation 2602 [3/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2602 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 135> <Delay = 4.38>
ST_200 : Operation 2603 [2/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2603 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 136> <Delay = 4.38>
ST_201 : Operation 2604 [1/8] (4.38ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2604 'readreq' 'empty_65' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 2605 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.6" [minkowski_net.cpp:273]   --->   Operation 2605 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 202 <SV = 137> <Delay = 1.12>
ST_202 : Operation 2606 [1/1] (0.00ns)   --->   "%ic_11 = phi i11 %add_ln273_5, void %for.inc48.6.split, i11 0, void %for.inc90.5.loopexit" [minkowski_net.cpp:273]   --->   Operation 2606 'phi' 'ic_11' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2607 [1/1] (0.73ns)   --->   "%icmp_ln273_5 = icmp_eq  i11 %ic_11, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2607 'icmp' 'icmp_ln273_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2608 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2608 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2609 [1/1] (0.73ns)   --->   "%add_ln273_5 = add i11 %ic_11, i11 1" [minkowski_net.cpp:273]   --->   Operation 2609 'add' 'add_ln273_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2610 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_5, void %for.inc48.6.split, void %for.inc84.6.preheader" [minkowski_net.cpp:273]   --->   Operation 2610 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2611 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.6" [minkowski_net.cpp:287]   --->   Operation 2611 'br' 'br_ln287' <Predicate = (icmp_ln273_5)> <Delay = 0.38>

State 203 <SV = 138> <Delay = 4.38>
ST_203 : Operation 2612 [1/1] (4.38ns)   --->   "%gmem_write_addr_6_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_6" [minkowski_net.cpp:276]   --->   Operation 2612 'read' 'gmem_write_addr_6_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 139> <Delay = 1.20>
ST_204 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln273_5 = zext i11 %ic_11" [minkowski_net.cpp:273]   --->   Operation 2613 'zext' 'zext_ln273_5' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2614 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2614 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2615 [1/1] (0.00ns)   --->   "%bitcast_ln276_5 = bitcast i32 %gmem_write_addr_6_read" [minkowski_net.cpp:276]   --->   Operation 2615 'bitcast' 'bitcast_ln276_5' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2616 [1/1] (0.00ns)   --->   "%neighbor_features_addr_11 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_5" [minkowski_net.cpp:276]   --->   Operation 2616 'getelementptr' 'neighbor_features_addr_11' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2617 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_5, i10 %neighbor_features_addr_11" [minkowski_net.cpp:276]   --->   Operation 2617 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 2618 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.6" [minkowski_net.cpp:273]   --->   Operation 2618 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 205 <SV = 138> <Delay = 4.24>
ST_205 : Operation 2619 [1/1] (0.00ns)   --->   "%indvar_flatten76 = phi i21 %add_ln287_33, void %new.latch.for.inc84.6.split, i21 0, void %for.inc84.6.preheader" [minkowski_net.cpp:287]   --->   Operation 2619 'phi' 'indvar_flatten76' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2620 [1/1] (0.00ns)   --->   "%oc_6 = phi i11 %select_ln287_13, void %new.latch.for.inc84.6.split, i11 0, void %for.inc84.6.preheader" [minkowski_net.cpp:287]   --->   Operation 2620 'phi' 'oc_6' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2621 [1/1] (0.00ns)   --->   "%ic_12 = phi i11 %add_ln288_6, void %new.latch.for.inc84.6.split, i11 0, void %for.inc84.6.preheader" [minkowski_net.cpp:288]   --->   Operation 2621 'phi' 'ic_12' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2622 [1/1] (0.00ns)   --->   "%add26_6 = phi i32 %add_6, void %new.latch.for.inc84.6.split, i32 <undef>, void %for.inc84.6.preheader" [minkowski_net.cpp:290]   --->   Operation 2622 'phi' 'add26_6' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln287_33 = zext i21 %indvar_flatten76" [minkowski_net.cpp:287]   --->   Operation 2623 'zext' 'zext_ln287_33' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2624 [1/1] (0.82ns)   --->   "%icmp_ln287_6 = icmp_eq  i22 %zext_ln287_33, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2624 'icmp' 'icmp_ln287_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2625 [1/1] (0.81ns)   --->   "%add_ln287_33 = add i21 %indvar_flatten76, i21 1" [minkowski_net.cpp:287]   --->   Operation 2625 'add' 'add_ln287_33' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2626 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_6, void %for.cond69.for.inc87_crit_edge.6.split, void %for.inc90.6.loopexit" [minkowski_net.cpp:287]   --->   Operation 2626 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2627 [1/1] (0.73ns)   --->   "%add_ln287_6 = add i11 %oc_6, i11 1" [minkowski_net.cpp:287]   --->   Operation 2627 'add' 'add_ln287_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2628 [1/1] (0.73ns)   --->   "%icmp_ln288_12 = icmp_eq  i11 %ic_12, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2628 'icmp' 'icmp_ln288_12' <Predicate = (!icmp_ln287_6)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2629 [1/1] (0.30ns)   --->   "%select_ln287_12 = select i1 %icmp_ln288_12, i11 0, i11 %ic_12" [minkowski_net.cpp:287]   --->   Operation 2629 'select' 'select_ln287_12' <Predicate = (!icmp_ln287_6)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 2630 [1/1] (0.30ns)   --->   "%select_ln287_13 = select i1 %icmp_ln288_12, i11 %add_ln287_6, i11 %oc_6" [minkowski_net.cpp:287]   --->   Operation 2630 'select' 'select_ln287_13' <Predicate = (!icmp_ln287_6)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln290_24 = zext i11 %select_ln287_13" [minkowski_net.cpp:290]   --->   Operation 2631 'zext' 'zext_ln290_24' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln288_6 = zext i11 %select_ln287_12" [minkowski_net.cpp:288]   --->   Operation 2632 'zext' 'zext_ln288_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_12, i10 0" [minkowski_net.cpp:290]   --->   Operation 2633 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i22 %tmp_64" [minkowski_net.cpp:290]   --->   Operation 2634 'sext' 'sext_ln290' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln290_25 = zext i23 %sext_ln290" [minkowski_net.cpp:290]   --->   Operation 2635 'zext' 'zext_ln290_25' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2636 [1/1] (0.82ns)   --->   "%add_ln290_9 = add i24 %zext_ln290_25, i24 %zext_ln290_24" [minkowski_net.cpp:290]   --->   Operation 2636 'add' 'add_ln290_9' <Predicate = (!icmp_ln287_6)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln290_26 = zext i24 %add_ln290_9" [minkowski_net.cpp:290]   --->   Operation 2637 'zext' 'zext_ln290_26' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2638 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_6 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_26" [minkowski_net.cpp:290]   --->   Operation 2638 'getelementptr' 'layer_weights_12_addr_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2639 [1/1] (0.00ns)   --->   "%neighbor_features_addr_12 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_6" [minkowski_net.cpp:290]   --->   Operation 2639 'getelementptr' 'neighbor_features_addr_12' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_205 : Operation 2640 [2/2] (1.20ns)   --->   "%neighbor_features_load_6 = load i10 %neighbor_features_addr_12" [minkowski_net.cpp:290]   --->   Operation 2640 'load' 'neighbor_features_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 2641 [2/2] (1.24ns)   --->   "%layer_weights_12_load_6 = load i25 %layer_weights_12_addr_6" [minkowski_net.cpp:290]   --->   Operation 2641 'load' 'layer_weights_12_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_205 : Operation 2642 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.6" [minkowski_net.cpp:288]   --->   Operation 2642 'br' 'br_ln288' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>

State 206 <SV = 139> <Delay = 1.24>
ST_206 : Operation 2643 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_6 = load i10 %neighbor_features_addr_12" [minkowski_net.cpp:290]   --->   Operation 2643 'load' 'neighbor_features_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 2644 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_6 = load i25 %layer_weights_12_addr_6" [minkowski_net.cpp:290]   --->   Operation 2644 'load' 'layer_weights_12_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 207 <SV = 140> <Delay = 4.08>
ST_207 : Operation 2645 [1/1] (0.73ns)   --->   "%first_iter_6 = icmp_eq  i11 %select_ln287_12, i11 0" [minkowski_net.cpp:287]   --->   Operation 2645 'icmp' 'first_iter_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2646 [1/1] (0.00ns)   --->   "%bitcast_ln290_19 = bitcast i32 %layer_weights_12_load_6" [minkowski_net.cpp:290]   --->   Operation 2646 'bitcast' 'bitcast_ln290_19' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_207 : Operation 2647 [3/3] (4.08ns)   --->   "%mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19" [minkowski_net.cpp:290]   --->   Operation 2647 'fmul' 'mul_6' <Predicate = (!icmp_ln287_6)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2648 [1/1] (0.73ns)   --->   "%add_ln288_6 = add i11 %select_ln287_12, i11 1" [minkowski_net.cpp:288]   --->   Operation 2648 'add' 'add_ln288_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2649 [1/1] (0.73ns)   --->   "%icmp_ln288_13 = icmp_eq  i11 %add_ln288_6, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2649 'icmp' 'icmp_ln288_13' <Predicate = (!icmp_ln287_6)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2650 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_13, void %new.latch.for.inc84.6.split, void %last.iter.for.inc84.6.split" [minkowski_net.cpp:288]   --->   Operation 2650 'br' 'br_ln288' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>

State 208 <SV = 141> <Delay = 4.08>
ST_208 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln287_6 = zext i11 %select_ln287_13" [minkowski_net.cpp:287]   --->   Operation 2651 'zext' 'zext_ln287_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_208 : Operation 2652 [1/1] (0.00ns)   --->   "%output_features_addr_6 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_6" [minkowski_net.cpp:290]   --->   Operation 2652 'getelementptr' 'output_features_addr_6' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_208 : Operation 2653 [2/2] (1.20ns)   --->   "%output_features_load_6 = load i10 %output_features_addr_6" [minkowski_net.cpp:290]   --->   Operation 2653 'load' 'output_features_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 2654 [2/3] (4.08ns)   --->   "%mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19" [minkowski_net.cpp:290]   --->   Operation 2654 'fmul' 'mul_6' <Predicate = (!icmp_ln287_6)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 142> <Delay = 4.08>
ST_209 : Operation 2655 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_6 = load i10 %output_features_addr_6" [minkowski_net.cpp:290]   --->   Operation 2655 'load' 'output_features_load_6' <Predicate = (!icmp_ln287_6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 2656 [1/1] (0.00ns)   --->   "%bitcast_ln290_18 = bitcast i32 %output_features_load_6" [minkowski_net.cpp:290]   --->   Operation 2656 'bitcast' 'bitcast_ln290_18' <Predicate = (!icmp_ln287_6 & first_iter_6)> <Delay = 0.00>
ST_209 : Operation 2657 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.6.split" [minkowski_net.cpp:288]   --->   Operation 2657 'br' 'br_ln288' <Predicate = (!icmp_ln287_6 & first_iter_6)> <Delay = 0.38>
ST_209 : Operation 2658 [1/3] (4.08ns)   --->   "%mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19" [minkowski_net.cpp:290]   --->   Operation 2658 'fmul' 'mul_6' <Predicate = (!icmp_ln287_6)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 143> <Delay = 4.24>
ST_210 : Operation 2659 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2659 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_210 : Operation 2660 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2660 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_210 : Operation 2661 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_6, void %for.inc84.6.split, void %for.first.iter.for.inc84.6" [minkowski_net.cpp:288]   --->   Operation 2661 'br' 'br_ln288' <Predicate = (!icmp_ln287_6)> <Delay = 0.38>
ST_210 : Operation 2662 [1/1] (0.00ns)   --->   "%bitcast_ln290_1815 = phi i32 %add26_6, void %for.cond69.for.inc87_crit_edge.6.split, i32 %bitcast_ln290_18, void %for.first.iter.for.inc84.6" [minkowski_net.cpp:290]   --->   Operation 2662 'phi' 'bitcast_ln290_1815' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_210 : Operation 2663 [4/4] (3.86ns)   --->   "%add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6" [minkowski_net.cpp:290]   --->   Operation 2663 'fadd' 'add_6' <Predicate = (!icmp_ln287_6)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 144> <Delay = 3.86>
ST_211 : Operation 2664 [3/4] (3.86ns)   --->   "%add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6" [minkowski_net.cpp:290]   --->   Operation 2664 'fadd' 'add_6' <Predicate = (!icmp_ln287_6)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 145> <Delay = 3.86>
ST_212 : Operation 2665 [2/4] (3.86ns)   --->   "%add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6" [minkowski_net.cpp:290]   --->   Operation 2665 'fadd' 'add_6' <Predicate = (!icmp_ln287_6)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 146> <Delay = 8.49>
ST_213 : Operation 2666 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2666 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>
ST_213 : Operation 2667 [1/4] (3.86ns)   --->   "%add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6" [minkowski_net.cpp:290]   --->   Operation 2667 'fadd' 'add_6' <Predicate = (!icmp_ln287_6)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2668 [1/1] (0.00ns)   --->   "%bitcast_ln290_20 = bitcast i32 %add_6" [minkowski_net.cpp:290]   --->   Operation 2668 'bitcast' 'bitcast_ln290_20' <Predicate = (!icmp_ln287_6)> <Delay = 0.00>

State 214 <SV = 147> <Delay = 1.20>
ST_214 : Operation 2669 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_20, i10 %output_features_addr_6" [minkowski_net.cpp:290]   --->   Operation 2669 'store' 'store_ln290' <Predicate = (icmp_ln288_13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 2670 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.6.split" [minkowski_net.cpp:288]   --->   Operation 2670 'br' 'br_ln288' <Predicate = (icmp_ln288_13)> <Delay = 0.00>

State 215 <SV = 139> <Delay = 4.38>
ST_215 : Operation 2671 [8/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2671 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 140> <Delay = 4.38>
ST_216 : Operation 2672 [7/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2672 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 141> <Delay = 4.38>
ST_217 : Operation 2673 [6/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2673 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 142> <Delay = 4.38>
ST_218 : Operation 2674 [5/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2674 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 143> <Delay = 4.38>
ST_219 : Operation 2675 [4/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2675 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 144> <Delay = 4.38>
ST_220 : Operation 2676 [3/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2676 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 145> <Delay = 4.38>
ST_221 : Operation 2677 [2/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2677 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 146> <Delay = 4.38>
ST_222 : Operation 2678 [1/8] (4.38ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2678 'readreq' 'empty_66' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 2679 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.7" [minkowski_net.cpp:273]   --->   Operation 2679 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 223 <SV = 147> <Delay = 1.12>
ST_223 : Operation 2680 [1/1] (0.00ns)   --->   "%ic_13 = phi i11 %add_ln273_6, void %for.inc48.7.split, i11 0, void %for.inc90.6.loopexit" [minkowski_net.cpp:273]   --->   Operation 2680 'phi' 'ic_13' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2681 [1/1] (0.73ns)   --->   "%icmp_ln273_6 = icmp_eq  i11 %ic_13, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2681 'icmp' 'icmp_ln273_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2682 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2682 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2683 [1/1] (0.73ns)   --->   "%add_ln273_6 = add i11 %ic_13, i11 1" [minkowski_net.cpp:273]   --->   Operation 2683 'add' 'add_ln273_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2684 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_6, void %for.inc48.7.split, void %for.inc84.7.preheader" [minkowski_net.cpp:273]   --->   Operation 2684 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2685 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.7" [minkowski_net.cpp:287]   --->   Operation 2685 'br' 'br_ln287' <Predicate = (icmp_ln273_6)> <Delay = 0.38>

State 224 <SV = 148> <Delay = 4.38>
ST_224 : Operation 2686 [1/1] (4.38ns)   --->   "%gmem_write_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_7" [minkowski_net.cpp:276]   --->   Operation 2686 'read' 'gmem_write_addr_7_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 149> <Delay = 1.20>
ST_225 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln273_6 = zext i11 %ic_13" [minkowski_net.cpp:273]   --->   Operation 2687 'zext' 'zext_ln273_6' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2688 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2688 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2689 [1/1] (0.00ns)   --->   "%bitcast_ln276_6 = bitcast i32 %gmem_write_addr_7_read" [minkowski_net.cpp:276]   --->   Operation 2689 'bitcast' 'bitcast_ln276_6' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2690 [1/1] (0.00ns)   --->   "%neighbor_features_addr_13 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_6" [minkowski_net.cpp:276]   --->   Operation 2690 'getelementptr' 'neighbor_features_addr_13' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2691 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_6, i10 %neighbor_features_addr_13" [minkowski_net.cpp:276]   --->   Operation 2691 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 2692 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.7" [minkowski_net.cpp:273]   --->   Operation 2692 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 226 <SV = 148> <Delay = 4.24>
ST_226 : Operation 2693 [1/1] (0.00ns)   --->   "%indvar_flatten83 = phi i21 %add_ln287_34, void %new.latch.for.inc84.7.split, i21 0, void %for.inc84.7.preheader" [minkowski_net.cpp:287]   --->   Operation 2693 'phi' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2694 [1/1] (0.00ns)   --->   "%oc_7 = phi i11 %select_ln287_15, void %new.latch.for.inc84.7.split, i11 0, void %for.inc84.7.preheader" [minkowski_net.cpp:287]   --->   Operation 2694 'phi' 'oc_7' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2695 [1/1] (0.00ns)   --->   "%ic_14 = phi i11 %add_ln288_7, void %new.latch.for.inc84.7.split, i11 0, void %for.inc84.7.preheader" [minkowski_net.cpp:288]   --->   Operation 2695 'phi' 'ic_14' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2696 [1/1] (0.00ns)   --->   "%add26_7 = phi i32 %add_7, void %new.latch.for.inc84.7.split, i32 <undef>, void %for.inc84.7.preheader" [minkowski_net.cpp:290]   --->   Operation 2696 'phi' 'add26_7' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln287_34 = zext i21 %indvar_flatten83" [minkowski_net.cpp:287]   --->   Operation 2697 'zext' 'zext_ln287_34' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2698 [1/1] (0.82ns)   --->   "%icmp_ln287_7 = icmp_eq  i22 %zext_ln287_34, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2698 'icmp' 'icmp_ln287_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2699 [1/1] (0.81ns)   --->   "%add_ln287_34 = add i21 %indvar_flatten83, i21 1" [minkowski_net.cpp:287]   --->   Operation 2699 'add' 'add_ln287_34' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2700 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_7, void %for.cond69.for.inc87_crit_edge.7.split, void %for.inc90.7.loopexit" [minkowski_net.cpp:287]   --->   Operation 2700 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2701 [1/1] (0.73ns)   --->   "%add_ln287_7 = add i11 %oc_7, i11 1" [minkowski_net.cpp:287]   --->   Operation 2701 'add' 'add_ln287_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2702 [1/1] (0.73ns)   --->   "%icmp_ln288_14 = icmp_eq  i11 %ic_14, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2702 'icmp' 'icmp_ln288_14' <Predicate = (!icmp_ln287_7)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2703 [1/1] (0.30ns)   --->   "%select_ln287_14 = select i1 %icmp_ln288_14, i11 0, i11 %ic_14" [minkowski_net.cpp:287]   --->   Operation 2703 'select' 'select_ln287_14' <Predicate = (!icmp_ln287_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2704 [1/1] (0.30ns)   --->   "%select_ln287_15 = select i1 %icmp_ln288_14, i11 %add_ln287_7, i11 %oc_7" [minkowski_net.cpp:287]   --->   Operation 2704 'select' 'select_ln287_15' <Predicate = (!icmp_ln287_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln290_27 = zext i11 %select_ln287_15" [minkowski_net.cpp:290]   --->   Operation 2705 'zext' 'zext_ln290_27' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln288_7 = zext i11 %select_ln287_14" [minkowski_net.cpp:288]   --->   Operation 2706 'zext' 'zext_ln288_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_14, i10 0" [minkowski_net.cpp:290]   --->   Operation 2707 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln290_28 = zext i21 %tmp_66" [minkowski_net.cpp:290]   --->   Operation 2708 'zext' 'zext_ln290_28' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_10 = add i24 %zext_ln290_28, i24 7340032" [minkowski_net.cpp:290]   --->   Operation 2709 'add' 'add_ln290_10' <Predicate = (!icmp_ln287_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2710 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_11 = add i24 %add_ln290_10, i24 %zext_ln290_27" [minkowski_net.cpp:290]   --->   Operation 2710 'add' 'add_ln290_11' <Predicate = (!icmp_ln287_7)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln290_29 = zext i24 %add_ln290_11" [minkowski_net.cpp:290]   --->   Operation 2711 'zext' 'zext_ln290_29' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2712 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_7 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_29" [minkowski_net.cpp:290]   --->   Operation 2712 'getelementptr' 'layer_weights_12_addr_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2713 [1/1] (0.00ns)   --->   "%neighbor_features_addr_14 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_7" [minkowski_net.cpp:290]   --->   Operation 2713 'getelementptr' 'neighbor_features_addr_14' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_226 : Operation 2714 [2/2] (1.20ns)   --->   "%neighbor_features_load_7 = load i10 %neighbor_features_addr_14" [minkowski_net.cpp:290]   --->   Operation 2714 'load' 'neighbor_features_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 2715 [2/2] (1.24ns)   --->   "%layer_weights_12_load_7 = load i25 %layer_weights_12_addr_7" [minkowski_net.cpp:290]   --->   Operation 2715 'load' 'layer_weights_12_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_226 : Operation 2716 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.7" [minkowski_net.cpp:288]   --->   Operation 2716 'br' 'br_ln288' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>

State 227 <SV = 149> <Delay = 1.24>
ST_227 : Operation 2717 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_7 = load i10 %neighbor_features_addr_14" [minkowski_net.cpp:290]   --->   Operation 2717 'load' 'neighbor_features_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 2718 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_7 = load i25 %layer_weights_12_addr_7" [minkowski_net.cpp:290]   --->   Operation 2718 'load' 'layer_weights_12_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 228 <SV = 150> <Delay = 4.08>
ST_228 : Operation 2719 [1/1] (0.73ns)   --->   "%first_iter_7 = icmp_eq  i11 %select_ln287_14, i11 0" [minkowski_net.cpp:287]   --->   Operation 2719 'icmp' 'first_iter_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2720 [1/1] (0.00ns)   --->   "%bitcast_ln290_22 = bitcast i32 %layer_weights_12_load_7" [minkowski_net.cpp:290]   --->   Operation 2720 'bitcast' 'bitcast_ln290_22' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_228 : Operation 2721 [3/3] (4.08ns)   --->   "%mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22" [minkowski_net.cpp:290]   --->   Operation 2721 'fmul' 'mul_7' <Predicate = (!icmp_ln287_7)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2722 [1/1] (0.73ns)   --->   "%add_ln288_7 = add i11 %select_ln287_14, i11 1" [minkowski_net.cpp:288]   --->   Operation 2722 'add' 'add_ln288_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2723 [1/1] (0.73ns)   --->   "%icmp_ln288_15 = icmp_eq  i11 %add_ln288_7, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2723 'icmp' 'icmp_ln288_15' <Predicate = (!icmp_ln287_7)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2724 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_15, void %new.latch.for.inc84.7.split, void %last.iter.for.inc84.7.split" [minkowski_net.cpp:288]   --->   Operation 2724 'br' 'br_ln288' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>

State 229 <SV = 151> <Delay = 4.08>
ST_229 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln287_7 = zext i11 %select_ln287_15" [minkowski_net.cpp:287]   --->   Operation 2725 'zext' 'zext_ln287_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_229 : Operation 2726 [1/1] (0.00ns)   --->   "%output_features_addr_7 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_7" [minkowski_net.cpp:290]   --->   Operation 2726 'getelementptr' 'output_features_addr_7' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_229 : Operation 2727 [2/2] (1.20ns)   --->   "%output_features_load_7 = load i10 %output_features_addr_7" [minkowski_net.cpp:290]   --->   Operation 2727 'load' 'output_features_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 2728 [2/3] (4.08ns)   --->   "%mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22" [minkowski_net.cpp:290]   --->   Operation 2728 'fmul' 'mul_7' <Predicate = (!icmp_ln287_7)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 152> <Delay = 4.08>
ST_230 : Operation 2729 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_7 = load i10 %output_features_addr_7" [minkowski_net.cpp:290]   --->   Operation 2729 'load' 'output_features_load_7' <Predicate = (!icmp_ln287_7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 2730 [1/1] (0.00ns)   --->   "%bitcast_ln290_21 = bitcast i32 %output_features_load_7" [minkowski_net.cpp:290]   --->   Operation 2730 'bitcast' 'bitcast_ln290_21' <Predicate = (!icmp_ln287_7 & first_iter_7)> <Delay = 0.00>
ST_230 : Operation 2731 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.7.split" [minkowski_net.cpp:288]   --->   Operation 2731 'br' 'br_ln288' <Predicate = (!icmp_ln287_7 & first_iter_7)> <Delay = 0.38>
ST_230 : Operation 2732 [1/3] (4.08ns)   --->   "%mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22" [minkowski_net.cpp:290]   --->   Operation 2732 'fmul' 'mul_7' <Predicate = (!icmp_ln287_7)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 153> <Delay = 4.24>
ST_231 : Operation 2733 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2733 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_231 : Operation 2734 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2734 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_231 : Operation 2735 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_7, void %for.inc84.7.split, void %for.first.iter.for.inc84.7" [minkowski_net.cpp:288]   --->   Operation 2735 'br' 'br_ln288' <Predicate = (!icmp_ln287_7)> <Delay = 0.38>
ST_231 : Operation 2736 [1/1] (0.00ns)   --->   "%bitcast_ln290_2116 = phi i32 %add26_7, void %for.cond69.for.inc87_crit_edge.7.split, i32 %bitcast_ln290_21, void %for.first.iter.for.inc84.7" [minkowski_net.cpp:290]   --->   Operation 2736 'phi' 'bitcast_ln290_2116' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_231 : Operation 2737 [4/4] (3.86ns)   --->   "%add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7" [minkowski_net.cpp:290]   --->   Operation 2737 'fadd' 'add_7' <Predicate = (!icmp_ln287_7)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 154> <Delay = 3.86>
ST_232 : Operation 2738 [3/4] (3.86ns)   --->   "%add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7" [minkowski_net.cpp:290]   --->   Operation 2738 'fadd' 'add_7' <Predicate = (!icmp_ln287_7)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 155> <Delay = 3.86>
ST_233 : Operation 2739 [2/4] (3.86ns)   --->   "%add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7" [minkowski_net.cpp:290]   --->   Operation 2739 'fadd' 'add_7' <Predicate = (!icmp_ln287_7)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 156> <Delay = 8.49>
ST_234 : Operation 2740 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2740 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>
ST_234 : Operation 2741 [1/4] (3.86ns)   --->   "%add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7" [minkowski_net.cpp:290]   --->   Operation 2741 'fadd' 'add_7' <Predicate = (!icmp_ln287_7)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2742 [1/1] (0.00ns)   --->   "%bitcast_ln290_23 = bitcast i32 %add_7" [minkowski_net.cpp:290]   --->   Operation 2742 'bitcast' 'bitcast_ln290_23' <Predicate = (!icmp_ln287_7)> <Delay = 0.00>

State 235 <SV = 157> <Delay = 1.20>
ST_235 : Operation 2743 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_23, i10 %output_features_addr_7" [minkowski_net.cpp:290]   --->   Operation 2743 'store' 'store_ln290' <Predicate = (icmp_ln288_15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 2744 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.7.split" [minkowski_net.cpp:288]   --->   Operation 2744 'br' 'br_ln288' <Predicate = (icmp_ln288_15)> <Delay = 0.00>

State 236 <SV = 149> <Delay = 4.38>
ST_236 : Operation 2745 [8/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2745 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 150> <Delay = 4.38>
ST_237 : Operation 2746 [7/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2746 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 151> <Delay = 4.38>
ST_238 : Operation 2747 [6/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2747 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 152> <Delay = 4.38>
ST_239 : Operation 2748 [5/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2748 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 153> <Delay = 4.38>
ST_240 : Operation 2749 [4/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2749 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 154> <Delay = 4.38>
ST_241 : Operation 2750 [3/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2750 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 155> <Delay = 4.38>
ST_242 : Operation 2751 [2/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2751 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 156> <Delay = 4.38>
ST_243 : Operation 2752 [1/8] (4.38ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2752 'readreq' 'empty_67' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 2753 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.8" [minkowski_net.cpp:273]   --->   Operation 2753 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 244 <SV = 157> <Delay = 1.12>
ST_244 : Operation 2754 [1/1] (0.00ns)   --->   "%ic_15 = phi i11 %add_ln273_7, void %for.inc48.8.split, i11 0, void %for.inc90.7.loopexit" [minkowski_net.cpp:273]   --->   Operation 2754 'phi' 'ic_15' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2755 [1/1] (0.73ns)   --->   "%icmp_ln273_7 = icmp_eq  i11 %ic_15, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2755 'icmp' 'icmp_ln273_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2756 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2756 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2757 [1/1] (0.73ns)   --->   "%add_ln273_7 = add i11 %ic_15, i11 1" [minkowski_net.cpp:273]   --->   Operation 2757 'add' 'add_ln273_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2758 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_7, void %for.inc48.8.split, void %for.inc84.8.preheader" [minkowski_net.cpp:273]   --->   Operation 2758 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2759 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.8" [minkowski_net.cpp:287]   --->   Operation 2759 'br' 'br_ln287' <Predicate = (icmp_ln273_7)> <Delay = 0.38>

State 245 <SV = 158> <Delay = 4.38>
ST_245 : Operation 2760 [1/1] (4.38ns)   --->   "%gmem_write_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_8" [minkowski_net.cpp:276]   --->   Operation 2760 'read' 'gmem_write_addr_8_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 159> <Delay = 1.20>
ST_246 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln273_7 = zext i11 %ic_15" [minkowski_net.cpp:273]   --->   Operation 2761 'zext' 'zext_ln273_7' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2762 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2762 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln276_7 = bitcast i32 %gmem_write_addr_8_read" [minkowski_net.cpp:276]   --->   Operation 2763 'bitcast' 'bitcast_ln276_7' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2764 [1/1] (0.00ns)   --->   "%neighbor_features_addr_15 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_7" [minkowski_net.cpp:276]   --->   Operation 2764 'getelementptr' 'neighbor_features_addr_15' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2765 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_7, i10 %neighbor_features_addr_15" [minkowski_net.cpp:276]   --->   Operation 2765 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 2766 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.8" [minkowski_net.cpp:273]   --->   Operation 2766 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 247 <SV = 158> <Delay = 4.24>
ST_247 : Operation 2767 [1/1] (0.00ns)   --->   "%indvar_flatten90 = phi i21 %add_ln287_35, void %new.latch.for.inc84.8.split, i21 0, void %for.inc84.8.preheader" [minkowski_net.cpp:287]   --->   Operation 2767 'phi' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2768 [1/1] (0.00ns)   --->   "%oc_8 = phi i11 %select_ln287_17, void %new.latch.for.inc84.8.split, i11 0, void %for.inc84.8.preheader" [minkowski_net.cpp:287]   --->   Operation 2768 'phi' 'oc_8' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2769 [1/1] (0.00ns)   --->   "%ic_16 = phi i11 %add_ln288_8, void %new.latch.for.inc84.8.split, i11 0, void %for.inc84.8.preheader" [minkowski_net.cpp:288]   --->   Operation 2769 'phi' 'ic_16' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2770 [1/1] (0.00ns)   --->   "%add26_8 = phi i32 %add_8, void %new.latch.for.inc84.8.split, i32 <undef>, void %for.inc84.8.preheader" [minkowski_net.cpp:290]   --->   Operation 2770 'phi' 'add26_8' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln287_35 = zext i21 %indvar_flatten90" [minkowski_net.cpp:287]   --->   Operation 2771 'zext' 'zext_ln287_35' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2772 [1/1] (0.82ns)   --->   "%icmp_ln287_8 = icmp_eq  i22 %zext_ln287_35, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2772 'icmp' 'icmp_ln287_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2773 [1/1] (0.81ns)   --->   "%add_ln287_35 = add i21 %indvar_flatten90, i21 1" [minkowski_net.cpp:287]   --->   Operation 2773 'add' 'add_ln287_35' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2774 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_8, void %for.cond69.for.inc87_crit_edge.8.split, void %for.inc90.8.loopexit" [minkowski_net.cpp:287]   --->   Operation 2774 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2775 [1/1] (0.73ns)   --->   "%add_ln287_8 = add i11 %oc_8, i11 1" [minkowski_net.cpp:287]   --->   Operation 2775 'add' 'add_ln287_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2776 [1/1] (0.73ns)   --->   "%icmp_ln288_16 = icmp_eq  i11 %ic_16, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2776 'icmp' 'icmp_ln288_16' <Predicate = (!icmp_ln287_8)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2777 [1/1] (0.30ns)   --->   "%select_ln287_16 = select i1 %icmp_ln288_16, i11 0, i11 %ic_16" [minkowski_net.cpp:287]   --->   Operation 2777 'select' 'select_ln287_16' <Predicate = (!icmp_ln287_8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_247 : Operation 2778 [1/1] (0.30ns)   --->   "%select_ln287_17 = select i1 %icmp_ln288_16, i11 %add_ln287_8, i11 %oc_8" [minkowski_net.cpp:287]   --->   Operation 2778 'select' 'select_ln287_17' <Predicate = (!icmp_ln287_8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_247 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln290_30 = zext i11 %select_ln287_17" [minkowski_net.cpp:290]   --->   Operation 2779 'zext' 'zext_ln290_30' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln288_8 = zext i11 %select_ln287_16" [minkowski_net.cpp:288]   --->   Operation 2780 'zext' 'zext_ln288_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln290_6 = zext i11 %select_ln287_16" [minkowski_net.cpp:290]   --->   Operation 2781 'zext' 'zext_ln290_6' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2782 [1/1] (0.00ns)   --->   "%tmp_93_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i13.i10, i1 1, i13 %zext_ln290_6, i10 0" [minkowski_net.cpp:290]   --->   Operation 2782 'bitconcatenate' 'tmp_93_cast' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln290_31 = zext i24 %tmp_93_cast" [minkowski_net.cpp:290]   --->   Operation 2783 'zext' 'zext_ln290_31' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2784 [1/1] (0.83ns)   --->   "%add_ln290_12 = add i25 %zext_ln290_31, i25 %zext_ln290_30" [minkowski_net.cpp:290]   --->   Operation 2784 'add' 'add_ln290_12' <Predicate = (!icmp_ln287_8)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln290_32 = zext i25 %add_ln290_12" [minkowski_net.cpp:290]   --->   Operation 2785 'zext' 'zext_ln290_32' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2786 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_8 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_32" [minkowski_net.cpp:290]   --->   Operation 2786 'getelementptr' 'layer_weights_12_addr_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2787 [1/1] (0.00ns)   --->   "%neighbor_features_addr_16 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_8" [minkowski_net.cpp:290]   --->   Operation 2787 'getelementptr' 'neighbor_features_addr_16' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_247 : Operation 2788 [2/2] (1.20ns)   --->   "%neighbor_features_load_8 = load i10 %neighbor_features_addr_16" [minkowski_net.cpp:290]   --->   Operation 2788 'load' 'neighbor_features_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 2789 [2/2] (1.24ns)   --->   "%layer_weights_12_load_8 = load i25 %layer_weights_12_addr_8" [minkowski_net.cpp:290]   --->   Operation 2789 'load' 'layer_weights_12_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_247 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.8" [minkowski_net.cpp:288]   --->   Operation 2790 'br' 'br_ln288' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>

State 248 <SV = 159> <Delay = 1.24>
ST_248 : Operation 2791 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_8 = load i10 %neighbor_features_addr_16" [minkowski_net.cpp:290]   --->   Operation 2791 'load' 'neighbor_features_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 2792 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_8 = load i25 %layer_weights_12_addr_8" [minkowski_net.cpp:290]   --->   Operation 2792 'load' 'layer_weights_12_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 249 <SV = 160> <Delay = 4.08>
ST_249 : Operation 2793 [1/1] (0.73ns)   --->   "%first_iter_8 = icmp_eq  i11 %select_ln287_16, i11 0" [minkowski_net.cpp:287]   --->   Operation 2793 'icmp' 'first_iter_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2794 [1/1] (0.00ns)   --->   "%bitcast_ln290_25 = bitcast i32 %layer_weights_12_load_8" [minkowski_net.cpp:290]   --->   Operation 2794 'bitcast' 'bitcast_ln290_25' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_249 : Operation 2795 [3/3] (4.08ns)   --->   "%mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25" [minkowski_net.cpp:290]   --->   Operation 2795 'fmul' 'mul_8' <Predicate = (!icmp_ln287_8)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2796 [1/1] (0.73ns)   --->   "%add_ln288_8 = add i11 %select_ln287_16, i11 1" [minkowski_net.cpp:288]   --->   Operation 2796 'add' 'add_ln288_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2797 [1/1] (0.73ns)   --->   "%icmp_ln288_17 = icmp_eq  i11 %add_ln288_8, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2797 'icmp' 'icmp_ln288_17' <Predicate = (!icmp_ln287_8)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2798 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_17, void %new.latch.for.inc84.8.split, void %last.iter.for.inc84.8.split" [minkowski_net.cpp:288]   --->   Operation 2798 'br' 'br_ln288' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>

State 250 <SV = 161> <Delay = 4.08>
ST_250 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln287_8 = zext i11 %select_ln287_17" [minkowski_net.cpp:287]   --->   Operation 2799 'zext' 'zext_ln287_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_250 : Operation 2800 [1/1] (0.00ns)   --->   "%output_features_addr_8 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_8" [minkowski_net.cpp:290]   --->   Operation 2800 'getelementptr' 'output_features_addr_8' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_250 : Operation 2801 [2/2] (1.20ns)   --->   "%output_features_load_8 = load i10 %output_features_addr_8" [minkowski_net.cpp:290]   --->   Operation 2801 'load' 'output_features_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 2802 [2/3] (4.08ns)   --->   "%mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25" [minkowski_net.cpp:290]   --->   Operation 2802 'fmul' 'mul_8' <Predicate = (!icmp_ln287_8)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 162> <Delay = 4.08>
ST_251 : Operation 2803 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_8 = load i10 %output_features_addr_8" [minkowski_net.cpp:290]   --->   Operation 2803 'load' 'output_features_load_8' <Predicate = (!icmp_ln287_8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 2804 [1/1] (0.00ns)   --->   "%bitcast_ln290_24 = bitcast i32 %output_features_load_8" [minkowski_net.cpp:290]   --->   Operation 2804 'bitcast' 'bitcast_ln290_24' <Predicate = (!icmp_ln287_8 & first_iter_8)> <Delay = 0.00>
ST_251 : Operation 2805 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.8.split" [minkowski_net.cpp:288]   --->   Operation 2805 'br' 'br_ln288' <Predicate = (!icmp_ln287_8 & first_iter_8)> <Delay = 0.38>
ST_251 : Operation 2806 [1/3] (4.08ns)   --->   "%mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25" [minkowski_net.cpp:290]   --->   Operation 2806 'fmul' 'mul_8' <Predicate = (!icmp_ln287_8)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 163> <Delay = 4.24>
ST_252 : Operation 2807 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2807 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_252 : Operation 2808 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2808 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_252 : Operation 2809 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_8, void %for.inc84.8.split, void %for.first.iter.for.inc84.8" [minkowski_net.cpp:288]   --->   Operation 2809 'br' 'br_ln288' <Predicate = (!icmp_ln287_8)> <Delay = 0.38>
ST_252 : Operation 2810 [1/1] (0.00ns)   --->   "%bitcast_ln290_2417 = phi i32 %add26_8, void %for.cond69.for.inc87_crit_edge.8.split, i32 %bitcast_ln290_24, void %for.first.iter.for.inc84.8" [minkowski_net.cpp:290]   --->   Operation 2810 'phi' 'bitcast_ln290_2417' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_252 : Operation 2811 [4/4] (3.86ns)   --->   "%add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8" [minkowski_net.cpp:290]   --->   Operation 2811 'fadd' 'add_8' <Predicate = (!icmp_ln287_8)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 164> <Delay = 3.86>
ST_253 : Operation 2812 [3/4] (3.86ns)   --->   "%add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8" [minkowski_net.cpp:290]   --->   Operation 2812 'fadd' 'add_8' <Predicate = (!icmp_ln287_8)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 165> <Delay = 3.86>
ST_254 : Operation 2813 [2/4] (3.86ns)   --->   "%add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8" [minkowski_net.cpp:290]   --->   Operation 2813 'fadd' 'add_8' <Predicate = (!icmp_ln287_8)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 166> <Delay = 8.49>
ST_255 : Operation 2814 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2814 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>
ST_255 : Operation 2815 [1/4] (3.86ns)   --->   "%add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8" [minkowski_net.cpp:290]   --->   Operation 2815 'fadd' 'add_8' <Predicate = (!icmp_ln287_8)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2816 [1/1] (0.00ns)   --->   "%bitcast_ln290_26 = bitcast i32 %add_8" [minkowski_net.cpp:290]   --->   Operation 2816 'bitcast' 'bitcast_ln290_26' <Predicate = (!icmp_ln287_8)> <Delay = 0.00>

State 256 <SV = 167> <Delay = 1.20>
ST_256 : Operation 2817 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_26, i10 %output_features_addr_8" [minkowski_net.cpp:290]   --->   Operation 2817 'store' 'store_ln290' <Predicate = (icmp_ln288_17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 2818 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.8.split" [minkowski_net.cpp:288]   --->   Operation 2818 'br' 'br_ln288' <Predicate = (icmp_ln288_17)> <Delay = 0.00>

State 257 <SV = 159> <Delay = 4.38>
ST_257 : Operation 2819 [8/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2819 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 160> <Delay = 4.38>
ST_258 : Operation 2820 [7/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2820 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 161> <Delay = 4.38>
ST_259 : Operation 2821 [6/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2821 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 162> <Delay = 4.38>
ST_260 : Operation 2822 [5/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2822 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 163> <Delay = 4.38>
ST_261 : Operation 2823 [4/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2823 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 164> <Delay = 4.38>
ST_262 : Operation 2824 [3/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2824 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 165> <Delay = 4.38>
ST_263 : Operation 2825 [2/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2825 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 166> <Delay = 4.38>
ST_264 : Operation 2826 [1/8] (4.38ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2826 'readreq' 'empty_68' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 2827 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.9" [minkowski_net.cpp:273]   --->   Operation 2827 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 265 <SV = 167> <Delay = 1.12>
ST_265 : Operation 2828 [1/1] (0.00ns)   --->   "%ic_17 = phi i11 %add_ln273_8, void %for.inc48.9.split, i11 0, void %for.inc90.8.loopexit" [minkowski_net.cpp:273]   --->   Operation 2828 'phi' 'ic_17' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2829 [1/1] (0.73ns)   --->   "%icmp_ln273_8 = icmp_eq  i11 %ic_17, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2829 'icmp' 'icmp_ln273_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2830 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2830 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2831 [1/1] (0.73ns)   --->   "%add_ln273_8 = add i11 %ic_17, i11 1" [minkowski_net.cpp:273]   --->   Operation 2831 'add' 'add_ln273_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2832 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_8, void %for.inc48.9.split, void %for.inc84.9.preheader" [minkowski_net.cpp:273]   --->   Operation 2832 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2833 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.9" [minkowski_net.cpp:287]   --->   Operation 2833 'br' 'br_ln287' <Predicate = (icmp_ln273_8)> <Delay = 0.38>

State 266 <SV = 168> <Delay = 4.38>
ST_266 : Operation 2834 [1/1] (4.38ns)   --->   "%gmem_write_addr_9_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_9" [minkowski_net.cpp:276]   --->   Operation 2834 'read' 'gmem_write_addr_9_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 169> <Delay = 1.20>
ST_267 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln273_8 = zext i11 %ic_17" [minkowski_net.cpp:273]   --->   Operation 2835 'zext' 'zext_ln273_8' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2836 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2836 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2837 [1/1] (0.00ns)   --->   "%bitcast_ln276_8 = bitcast i32 %gmem_write_addr_9_read" [minkowski_net.cpp:276]   --->   Operation 2837 'bitcast' 'bitcast_ln276_8' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2838 [1/1] (0.00ns)   --->   "%neighbor_features_addr_17 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_8" [minkowski_net.cpp:276]   --->   Operation 2838 'getelementptr' 'neighbor_features_addr_17' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2839 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_8, i10 %neighbor_features_addr_17" [minkowski_net.cpp:276]   --->   Operation 2839 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 2840 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.9" [minkowski_net.cpp:273]   --->   Operation 2840 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 268 <SV = 168> <Delay = 4.24>
ST_268 : Operation 2841 [1/1] (0.00ns)   --->   "%indvar_flatten97 = phi i21 %add_ln287_36, void %new.latch.for.inc84.9.split, i21 0, void %for.inc84.9.preheader" [minkowski_net.cpp:287]   --->   Operation 2841 'phi' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2842 [1/1] (0.00ns)   --->   "%oc_9 = phi i11 %select_ln287_19, void %new.latch.for.inc84.9.split, i11 0, void %for.inc84.9.preheader" [minkowski_net.cpp:287]   --->   Operation 2842 'phi' 'oc_9' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2843 [1/1] (0.00ns)   --->   "%ic_18 = phi i11 %add_ln288_9, void %new.latch.for.inc84.9.split, i11 0, void %for.inc84.9.preheader" [minkowski_net.cpp:288]   --->   Operation 2843 'phi' 'ic_18' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2844 [1/1] (0.00ns)   --->   "%add26_9 = phi i32 %add_9, void %new.latch.for.inc84.9.split, i32 <undef>, void %for.inc84.9.preheader" [minkowski_net.cpp:290]   --->   Operation 2844 'phi' 'add26_9' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln287_36 = zext i21 %indvar_flatten97" [minkowski_net.cpp:287]   --->   Operation 2845 'zext' 'zext_ln287_36' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2846 [1/1] (0.82ns)   --->   "%icmp_ln287_9 = icmp_eq  i22 %zext_ln287_36, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2846 'icmp' 'icmp_ln287_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2847 [1/1] (0.81ns)   --->   "%add_ln287_36 = add i21 %indvar_flatten97, i21 1" [minkowski_net.cpp:287]   --->   Operation 2847 'add' 'add_ln287_36' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2848 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_9, void %for.cond69.for.inc87_crit_edge.9.split, void %for.inc90.9.loopexit" [minkowski_net.cpp:287]   --->   Operation 2848 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2849 [1/1] (0.73ns)   --->   "%add_ln287_9 = add i11 %oc_9, i11 1" [minkowski_net.cpp:287]   --->   Operation 2849 'add' 'add_ln287_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2850 [1/1] (0.73ns)   --->   "%icmp_ln288_18 = icmp_eq  i11 %ic_18, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2850 'icmp' 'icmp_ln288_18' <Predicate = (!icmp_ln287_9)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2851 [1/1] (0.30ns)   --->   "%select_ln287_18 = select i1 %icmp_ln288_18, i11 0, i11 %ic_18" [minkowski_net.cpp:287]   --->   Operation 2851 'select' 'select_ln287_18' <Predicate = (!icmp_ln287_9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_268 : Operation 2852 [1/1] (0.30ns)   --->   "%select_ln287_19 = select i1 %icmp_ln288_18, i11 %add_ln287_9, i11 %oc_9" [minkowski_net.cpp:287]   --->   Operation 2852 'select' 'select_ln287_19' <Predicate = (!icmp_ln287_9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_268 : Operation 2853 [1/1] (0.00ns)   --->   "%zext_ln290_33 = zext i11 %select_ln287_19" [minkowski_net.cpp:290]   --->   Operation 2853 'zext' 'zext_ln290_33' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2854 [1/1] (0.00ns)   --->   "%zext_ln288_9 = zext i11 %select_ln287_18" [minkowski_net.cpp:288]   --->   Operation 2854 'zext' 'zext_ln288_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_18, i10 0" [minkowski_net.cpp:290]   --->   Operation 2855 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln290_34 = zext i21 %tmp_67" [minkowski_net.cpp:290]   --->   Operation 2856 'zext' 'zext_ln290_34' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_13 = add i24 %zext_ln290_34, i24 9437184" [minkowski_net.cpp:290]   --->   Operation 2857 'add' 'add_ln290_13' <Predicate = (!icmp_ln287_9)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2858 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_14 = add i24 %add_ln290_13, i24 %zext_ln290_33" [minkowski_net.cpp:290]   --->   Operation 2858 'add' 'add_ln290_14' <Predicate = (!icmp_ln287_9)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln290_35 = zext i24 %add_ln290_14" [minkowski_net.cpp:290]   --->   Operation 2859 'zext' 'zext_ln290_35' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2860 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_9 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_35" [minkowski_net.cpp:290]   --->   Operation 2860 'getelementptr' 'layer_weights_12_addr_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2861 [1/1] (0.00ns)   --->   "%neighbor_features_addr_18 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_9" [minkowski_net.cpp:290]   --->   Operation 2861 'getelementptr' 'neighbor_features_addr_18' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_268 : Operation 2862 [2/2] (1.20ns)   --->   "%neighbor_features_load_9 = load i10 %neighbor_features_addr_18" [minkowski_net.cpp:290]   --->   Operation 2862 'load' 'neighbor_features_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 2863 [2/2] (1.24ns)   --->   "%layer_weights_12_load_9 = load i25 %layer_weights_12_addr_9" [minkowski_net.cpp:290]   --->   Operation 2863 'load' 'layer_weights_12_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_268 : Operation 2864 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.9" [minkowski_net.cpp:288]   --->   Operation 2864 'br' 'br_ln288' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>

State 269 <SV = 169> <Delay = 1.24>
ST_269 : Operation 2865 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_9 = load i10 %neighbor_features_addr_18" [minkowski_net.cpp:290]   --->   Operation 2865 'load' 'neighbor_features_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 2866 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_9 = load i25 %layer_weights_12_addr_9" [minkowski_net.cpp:290]   --->   Operation 2866 'load' 'layer_weights_12_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 270 <SV = 170> <Delay = 4.08>
ST_270 : Operation 2867 [1/1] (0.73ns)   --->   "%first_iter_9 = icmp_eq  i11 %select_ln287_18, i11 0" [minkowski_net.cpp:287]   --->   Operation 2867 'icmp' 'first_iter_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2868 [1/1] (0.00ns)   --->   "%bitcast_ln290_28 = bitcast i32 %layer_weights_12_load_9" [minkowski_net.cpp:290]   --->   Operation 2868 'bitcast' 'bitcast_ln290_28' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_270 : Operation 2869 [3/3] (4.08ns)   --->   "%mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28" [minkowski_net.cpp:290]   --->   Operation 2869 'fmul' 'mul_9' <Predicate = (!icmp_ln287_9)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2870 [1/1] (0.73ns)   --->   "%add_ln288_9 = add i11 %select_ln287_18, i11 1" [minkowski_net.cpp:288]   --->   Operation 2870 'add' 'add_ln288_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2871 [1/1] (0.73ns)   --->   "%icmp_ln288_19 = icmp_eq  i11 %add_ln288_9, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2871 'icmp' 'icmp_ln288_19' <Predicate = (!icmp_ln287_9)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2872 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_19, void %new.latch.for.inc84.9.split, void %last.iter.for.inc84.9.split" [minkowski_net.cpp:288]   --->   Operation 2872 'br' 'br_ln288' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>

State 271 <SV = 171> <Delay = 4.08>
ST_271 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln287_9 = zext i11 %select_ln287_19" [minkowski_net.cpp:287]   --->   Operation 2873 'zext' 'zext_ln287_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_271 : Operation 2874 [1/1] (0.00ns)   --->   "%output_features_addr_9 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_9" [minkowski_net.cpp:290]   --->   Operation 2874 'getelementptr' 'output_features_addr_9' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_271 : Operation 2875 [2/2] (1.20ns)   --->   "%output_features_load_9 = load i10 %output_features_addr_9" [minkowski_net.cpp:290]   --->   Operation 2875 'load' 'output_features_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 2876 [2/3] (4.08ns)   --->   "%mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28" [minkowski_net.cpp:290]   --->   Operation 2876 'fmul' 'mul_9' <Predicate = (!icmp_ln287_9)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 172> <Delay = 4.08>
ST_272 : Operation 2877 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_9 = load i10 %output_features_addr_9" [minkowski_net.cpp:290]   --->   Operation 2877 'load' 'output_features_load_9' <Predicate = (!icmp_ln287_9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 2878 [1/1] (0.00ns)   --->   "%bitcast_ln290_27 = bitcast i32 %output_features_load_9" [minkowski_net.cpp:290]   --->   Operation 2878 'bitcast' 'bitcast_ln290_27' <Predicate = (!icmp_ln287_9 & first_iter_9)> <Delay = 0.00>
ST_272 : Operation 2879 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.9.split" [minkowski_net.cpp:288]   --->   Operation 2879 'br' 'br_ln288' <Predicate = (!icmp_ln287_9 & first_iter_9)> <Delay = 0.38>
ST_272 : Operation 2880 [1/3] (4.08ns)   --->   "%mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28" [minkowski_net.cpp:290]   --->   Operation 2880 'fmul' 'mul_9' <Predicate = (!icmp_ln287_9)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 173> <Delay = 4.24>
ST_273 : Operation 2881 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2881 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_273 : Operation 2882 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2882 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_273 : Operation 2883 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_9, void %for.inc84.9.split, void %for.first.iter.for.inc84.9" [minkowski_net.cpp:288]   --->   Operation 2883 'br' 'br_ln288' <Predicate = (!icmp_ln287_9)> <Delay = 0.38>
ST_273 : Operation 2884 [1/1] (0.00ns)   --->   "%bitcast_ln290_2718 = phi i32 %add26_9, void %for.cond69.for.inc87_crit_edge.9.split, i32 %bitcast_ln290_27, void %for.first.iter.for.inc84.9" [minkowski_net.cpp:290]   --->   Operation 2884 'phi' 'bitcast_ln290_2718' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_273 : Operation 2885 [4/4] (3.86ns)   --->   "%add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9" [minkowski_net.cpp:290]   --->   Operation 2885 'fadd' 'add_9' <Predicate = (!icmp_ln287_9)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 174> <Delay = 3.86>
ST_274 : Operation 2886 [3/4] (3.86ns)   --->   "%add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9" [minkowski_net.cpp:290]   --->   Operation 2886 'fadd' 'add_9' <Predicate = (!icmp_ln287_9)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 175> <Delay = 3.86>
ST_275 : Operation 2887 [2/4] (3.86ns)   --->   "%add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9" [minkowski_net.cpp:290]   --->   Operation 2887 'fadd' 'add_9' <Predicate = (!icmp_ln287_9)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 176> <Delay = 8.49>
ST_276 : Operation 2888 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2888 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>
ST_276 : Operation 2889 [1/4] (3.86ns)   --->   "%add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9" [minkowski_net.cpp:290]   --->   Operation 2889 'fadd' 'add_9' <Predicate = (!icmp_ln287_9)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2890 [1/1] (0.00ns)   --->   "%bitcast_ln290_29 = bitcast i32 %add_9" [minkowski_net.cpp:290]   --->   Operation 2890 'bitcast' 'bitcast_ln290_29' <Predicate = (!icmp_ln287_9)> <Delay = 0.00>

State 277 <SV = 177> <Delay = 1.20>
ST_277 : Operation 2891 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_29, i10 %output_features_addr_9" [minkowski_net.cpp:290]   --->   Operation 2891 'store' 'store_ln290' <Predicate = (icmp_ln288_19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 2892 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.9.split" [minkowski_net.cpp:288]   --->   Operation 2892 'br' 'br_ln288' <Predicate = (icmp_ln288_19)> <Delay = 0.00>

State 278 <SV = 169> <Delay = 4.38>
ST_278 : Operation 2893 [8/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2893 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 170> <Delay = 4.38>
ST_279 : Operation 2894 [7/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2894 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 171> <Delay = 4.38>
ST_280 : Operation 2895 [6/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2895 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 172> <Delay = 4.38>
ST_281 : Operation 2896 [5/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2896 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 173> <Delay = 4.38>
ST_282 : Operation 2897 [4/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2897 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 174> <Delay = 4.38>
ST_283 : Operation 2898 [3/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2898 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 175> <Delay = 4.38>
ST_284 : Operation 2899 [2/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2899 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 176> <Delay = 4.38>
ST_285 : Operation 2900 [1/8] (4.38ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2900 'readreq' 'empty_69' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 2901 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.10" [minkowski_net.cpp:273]   --->   Operation 2901 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 286 <SV = 177> <Delay = 1.12>
ST_286 : Operation 2902 [1/1] (0.00ns)   --->   "%ic_19 = phi i11 %add_ln273_9, void %for.inc48.10.split, i11 0, void %for.inc90.9.loopexit" [minkowski_net.cpp:273]   --->   Operation 2902 'phi' 'ic_19' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2903 [1/1] (0.73ns)   --->   "%icmp_ln273_9 = icmp_eq  i11 %ic_19, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2903 'icmp' 'icmp_ln273_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2904 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2904 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2905 [1/1] (0.73ns)   --->   "%add_ln273_9 = add i11 %ic_19, i11 1" [minkowski_net.cpp:273]   --->   Operation 2905 'add' 'add_ln273_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2906 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_9, void %for.inc48.10.split, void %for.inc84.10.preheader" [minkowski_net.cpp:273]   --->   Operation 2906 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2907 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.10" [minkowski_net.cpp:287]   --->   Operation 2907 'br' 'br_ln287' <Predicate = (icmp_ln273_9)> <Delay = 0.38>

State 287 <SV = 178> <Delay = 4.38>
ST_287 : Operation 2908 [1/1] (4.38ns)   --->   "%gmem_write_addr_10_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_10" [minkowski_net.cpp:276]   --->   Operation 2908 'read' 'gmem_write_addr_10_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 179> <Delay = 1.20>
ST_288 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln273_9 = zext i11 %ic_19" [minkowski_net.cpp:273]   --->   Operation 2909 'zext' 'zext_ln273_9' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2910 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2910 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2911 [1/1] (0.00ns)   --->   "%bitcast_ln276_9 = bitcast i32 %gmem_write_addr_10_read" [minkowski_net.cpp:276]   --->   Operation 2911 'bitcast' 'bitcast_ln276_9' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2912 [1/1] (0.00ns)   --->   "%neighbor_features_addr_19 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_9" [minkowski_net.cpp:276]   --->   Operation 2912 'getelementptr' 'neighbor_features_addr_19' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2913 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_9, i10 %neighbor_features_addr_19" [minkowski_net.cpp:276]   --->   Operation 2913 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 2914 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.10" [minkowski_net.cpp:273]   --->   Operation 2914 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 289 <SV = 178> <Delay = 4.24>
ST_289 : Operation 2915 [1/1] (0.00ns)   --->   "%indvar_flatten104 = phi i21 %add_ln287_37, void %new.latch.for.inc84.10.split, i21 0, void %for.inc84.10.preheader" [minkowski_net.cpp:287]   --->   Operation 2915 'phi' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2916 [1/1] (0.00ns)   --->   "%oc_10 = phi i11 %select_ln287_21, void %new.latch.for.inc84.10.split, i11 0, void %for.inc84.10.preheader" [minkowski_net.cpp:287]   --->   Operation 2916 'phi' 'oc_10' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2917 [1/1] (0.00ns)   --->   "%ic_20 = phi i11 %add_ln288_10, void %new.latch.for.inc84.10.split, i11 0, void %for.inc84.10.preheader" [minkowski_net.cpp:288]   --->   Operation 2917 'phi' 'ic_20' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2918 [1/1] (0.00ns)   --->   "%add26_10 = phi i32 %add_s, void %new.latch.for.inc84.10.split, i32 <undef>, void %for.inc84.10.preheader" [minkowski_net.cpp:290]   --->   Operation 2918 'phi' 'add26_10' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln287_37 = zext i21 %indvar_flatten104" [minkowski_net.cpp:287]   --->   Operation 2919 'zext' 'zext_ln287_37' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2920 [1/1] (0.82ns)   --->   "%icmp_ln287_10 = icmp_eq  i22 %zext_ln287_37, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2920 'icmp' 'icmp_ln287_10' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2921 [1/1] (0.81ns)   --->   "%add_ln287_37 = add i21 %indvar_flatten104, i21 1" [minkowski_net.cpp:287]   --->   Operation 2921 'add' 'add_ln287_37' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2922 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_10, void %for.cond69.for.inc87_crit_edge.10.split, void %for.inc90.10.loopexit" [minkowski_net.cpp:287]   --->   Operation 2922 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2923 [1/1] (0.73ns)   --->   "%add_ln287_10 = add i11 %oc_10, i11 1" [minkowski_net.cpp:287]   --->   Operation 2923 'add' 'add_ln287_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2924 [1/1] (0.73ns)   --->   "%icmp_ln288_20 = icmp_eq  i11 %ic_20, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2924 'icmp' 'icmp_ln288_20' <Predicate = (!icmp_ln287_10)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2925 [1/1] (0.30ns)   --->   "%select_ln287_20 = select i1 %icmp_ln288_20, i11 0, i11 %ic_20" [minkowski_net.cpp:287]   --->   Operation 2925 'select' 'select_ln287_20' <Predicate = (!icmp_ln287_10)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 2926 [1/1] (0.30ns)   --->   "%select_ln287_21 = select i1 %icmp_ln288_20, i11 %add_ln287_10, i11 %oc_10" [minkowski_net.cpp:287]   --->   Operation 2926 'select' 'select_ln287_21' <Predicate = (!icmp_ln287_10)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln290_36 = zext i11 %select_ln287_21" [minkowski_net.cpp:290]   --->   Operation 2927 'zext' 'zext_ln290_36' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln288_10 = zext i11 %select_ln287_20" [minkowski_net.cpp:288]   --->   Operation 2928 'zext' 'zext_ln288_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_95_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i11.i10, i3 5, i11 %select_ln287_20, i10 0" [minkowski_net.cpp:290]   --->   Operation 2929 'bitconcatenate' 'tmp_95_cast' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln290_37 = zext i24 %tmp_95_cast" [minkowski_net.cpp:290]   --->   Operation 2930 'zext' 'zext_ln290_37' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2931 [1/1] (0.83ns)   --->   "%add_ln290_15 = add i25 %zext_ln290_37, i25 %zext_ln290_36" [minkowski_net.cpp:290]   --->   Operation 2931 'add' 'add_ln290_15' <Predicate = (!icmp_ln287_10)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln290_38 = zext i25 %add_ln290_15" [minkowski_net.cpp:290]   --->   Operation 2932 'zext' 'zext_ln290_38' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2933 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_10 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_38" [minkowski_net.cpp:290]   --->   Operation 2933 'getelementptr' 'layer_weights_12_addr_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2934 [1/1] (0.00ns)   --->   "%neighbor_features_addr_20 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_10" [minkowski_net.cpp:290]   --->   Operation 2934 'getelementptr' 'neighbor_features_addr_20' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_289 : Operation 2935 [2/2] (1.20ns)   --->   "%neighbor_features_load_10 = load i10 %neighbor_features_addr_20" [minkowski_net.cpp:290]   --->   Operation 2935 'load' 'neighbor_features_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 2936 [2/2] (1.24ns)   --->   "%layer_weights_12_load_10 = load i25 %layer_weights_12_addr_10" [minkowski_net.cpp:290]   --->   Operation 2936 'load' 'layer_weights_12_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_289 : Operation 2937 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.10" [minkowski_net.cpp:288]   --->   Operation 2937 'br' 'br_ln288' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>

State 290 <SV = 179> <Delay = 1.24>
ST_290 : Operation 2938 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_10 = load i10 %neighbor_features_addr_20" [minkowski_net.cpp:290]   --->   Operation 2938 'load' 'neighbor_features_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 2939 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_10 = load i25 %layer_weights_12_addr_10" [minkowski_net.cpp:290]   --->   Operation 2939 'load' 'layer_weights_12_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 291 <SV = 180> <Delay = 4.08>
ST_291 : Operation 2940 [1/1] (0.73ns)   --->   "%first_iter_10 = icmp_eq  i11 %select_ln287_20, i11 0" [minkowski_net.cpp:287]   --->   Operation 2940 'icmp' 'first_iter_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2941 [1/1] (0.00ns)   --->   "%bitcast_ln290_31 = bitcast i32 %layer_weights_12_load_10" [minkowski_net.cpp:290]   --->   Operation 2941 'bitcast' 'bitcast_ln290_31' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_291 : Operation 2942 [3/3] (4.08ns)   --->   "%mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31" [minkowski_net.cpp:290]   --->   Operation 2942 'fmul' 'mul_s' <Predicate = (!icmp_ln287_10)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2943 [1/1] (0.73ns)   --->   "%add_ln288_10 = add i11 %select_ln287_20, i11 1" [minkowski_net.cpp:288]   --->   Operation 2943 'add' 'add_ln288_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2944 [1/1] (0.73ns)   --->   "%icmp_ln288_21 = icmp_eq  i11 %add_ln288_10, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2944 'icmp' 'icmp_ln288_21' <Predicate = (!icmp_ln287_10)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2945 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_21, void %new.latch.for.inc84.10.split, void %last.iter.for.inc84.10.split" [minkowski_net.cpp:288]   --->   Operation 2945 'br' 'br_ln288' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>

State 292 <SV = 181> <Delay = 4.08>
ST_292 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln287_10 = zext i11 %select_ln287_21" [minkowski_net.cpp:287]   --->   Operation 2946 'zext' 'zext_ln287_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_292 : Operation 2947 [1/1] (0.00ns)   --->   "%output_features_addr_10 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_10" [minkowski_net.cpp:290]   --->   Operation 2947 'getelementptr' 'output_features_addr_10' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_292 : Operation 2948 [2/2] (1.20ns)   --->   "%output_features_load_10 = load i10 %output_features_addr_10" [minkowski_net.cpp:290]   --->   Operation 2948 'load' 'output_features_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 2949 [2/3] (4.08ns)   --->   "%mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31" [minkowski_net.cpp:290]   --->   Operation 2949 'fmul' 'mul_s' <Predicate = (!icmp_ln287_10)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 182> <Delay = 4.08>
ST_293 : Operation 2950 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_10 = load i10 %output_features_addr_10" [minkowski_net.cpp:290]   --->   Operation 2950 'load' 'output_features_load_10' <Predicate = (!icmp_ln287_10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 2951 [1/1] (0.00ns)   --->   "%bitcast_ln290_30 = bitcast i32 %output_features_load_10" [minkowski_net.cpp:290]   --->   Operation 2951 'bitcast' 'bitcast_ln290_30' <Predicate = (!icmp_ln287_10 & first_iter_10)> <Delay = 0.00>
ST_293 : Operation 2952 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.10.split" [minkowski_net.cpp:288]   --->   Operation 2952 'br' 'br_ln288' <Predicate = (!icmp_ln287_10 & first_iter_10)> <Delay = 0.38>
ST_293 : Operation 2953 [1/3] (4.08ns)   --->   "%mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31" [minkowski_net.cpp:290]   --->   Operation 2953 'fmul' 'mul_s' <Predicate = (!icmp_ln287_10)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 183> <Delay = 4.24>
ST_294 : Operation 2954 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 2954 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_294 : Operation 2955 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 2955 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_294 : Operation 2956 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_10, void %for.inc84.10.split, void %for.first.iter.for.inc84.10" [minkowski_net.cpp:288]   --->   Operation 2956 'br' 'br_ln288' <Predicate = (!icmp_ln287_10)> <Delay = 0.38>
ST_294 : Operation 2957 [1/1] (0.00ns)   --->   "%bitcast_ln290_3019 = phi i32 %add26_10, void %for.cond69.for.inc87_crit_edge.10.split, i32 %bitcast_ln290_30, void %for.first.iter.for.inc84.10" [minkowski_net.cpp:290]   --->   Operation 2957 'phi' 'bitcast_ln290_3019' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_294 : Operation 2958 [4/4] (3.86ns)   --->   "%add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s" [minkowski_net.cpp:290]   --->   Operation 2958 'fadd' 'add_s' <Predicate = (!icmp_ln287_10)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 184> <Delay = 3.86>
ST_295 : Operation 2959 [3/4] (3.86ns)   --->   "%add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s" [minkowski_net.cpp:290]   --->   Operation 2959 'fadd' 'add_s' <Predicate = (!icmp_ln287_10)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 185> <Delay = 3.86>
ST_296 : Operation 2960 [2/4] (3.86ns)   --->   "%add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s" [minkowski_net.cpp:290]   --->   Operation 2960 'fadd' 'add_s' <Predicate = (!icmp_ln287_10)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 186> <Delay = 8.49>
ST_297 : Operation 2961 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 2961 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>
ST_297 : Operation 2962 [1/4] (3.86ns)   --->   "%add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s" [minkowski_net.cpp:290]   --->   Operation 2962 'fadd' 'add_s' <Predicate = (!icmp_ln287_10)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2963 [1/1] (0.00ns)   --->   "%bitcast_ln290_32 = bitcast i32 %add_s" [minkowski_net.cpp:290]   --->   Operation 2963 'bitcast' 'bitcast_ln290_32' <Predicate = (!icmp_ln287_10)> <Delay = 0.00>

State 298 <SV = 187> <Delay = 1.20>
ST_298 : Operation 2964 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_32, i10 %output_features_addr_10" [minkowski_net.cpp:290]   --->   Operation 2964 'store' 'store_ln290' <Predicate = (icmp_ln288_21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 2965 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.10.split" [minkowski_net.cpp:288]   --->   Operation 2965 'br' 'br_ln288' <Predicate = (icmp_ln288_21)> <Delay = 0.00>

State 299 <SV = 179> <Delay = 4.38>
ST_299 : Operation 2966 [8/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2966 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 180> <Delay = 4.38>
ST_300 : Operation 2967 [7/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2967 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 181> <Delay = 4.38>
ST_301 : Operation 2968 [6/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2968 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 182> <Delay = 4.38>
ST_302 : Operation 2969 [5/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2969 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 183> <Delay = 4.38>
ST_303 : Operation 2970 [4/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2970 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 184> <Delay = 4.38>
ST_304 : Operation 2971 [3/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2971 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 185> <Delay = 4.38>
ST_305 : Operation 2972 [2/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2972 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 186> <Delay = 4.38>
ST_306 : Operation 2973 [1/8] (4.38ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 2973 'readreq' 'empty_70' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 2974 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.11" [minkowski_net.cpp:273]   --->   Operation 2974 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 307 <SV = 187> <Delay = 1.12>
ST_307 : Operation 2975 [1/1] (0.00ns)   --->   "%ic_21 = phi i11 %add_ln273_10, void %for.inc48.11.split, i11 0, void %for.inc90.10.loopexit" [minkowski_net.cpp:273]   --->   Operation 2975 'phi' 'ic_21' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2976 [1/1] (0.73ns)   --->   "%icmp_ln273_10 = icmp_eq  i11 %ic_21, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 2976 'icmp' 'icmp_ln273_10' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2977 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 2977 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2978 [1/1] (0.73ns)   --->   "%add_ln273_10 = add i11 %ic_21, i11 1" [minkowski_net.cpp:273]   --->   Operation 2978 'add' 'add_ln273_10' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2979 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_10, void %for.inc48.11.split, void %for.inc84.11.preheader" [minkowski_net.cpp:273]   --->   Operation 2979 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2980 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.11" [minkowski_net.cpp:287]   --->   Operation 2980 'br' 'br_ln287' <Predicate = (icmp_ln273_10)> <Delay = 0.38>

State 308 <SV = 188> <Delay = 4.38>
ST_308 : Operation 2981 [1/1] (4.38ns)   --->   "%gmem_write_addr_11_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_11" [minkowski_net.cpp:276]   --->   Operation 2981 'read' 'gmem_write_addr_11_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 189> <Delay = 1.20>
ST_309 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln273_10 = zext i11 %ic_21" [minkowski_net.cpp:273]   --->   Operation 2982 'zext' 'zext_ln273_10' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2983 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 2983 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2984 [1/1] (0.00ns)   --->   "%bitcast_ln276_10 = bitcast i32 %gmem_write_addr_11_read" [minkowski_net.cpp:276]   --->   Operation 2984 'bitcast' 'bitcast_ln276_10' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2985 [1/1] (0.00ns)   --->   "%neighbor_features_addr_21 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_10" [minkowski_net.cpp:276]   --->   Operation 2985 'getelementptr' 'neighbor_features_addr_21' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2986 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_10, i10 %neighbor_features_addr_21" [minkowski_net.cpp:276]   --->   Operation 2986 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 2987 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.11" [minkowski_net.cpp:273]   --->   Operation 2987 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 310 <SV = 188> <Delay = 4.24>
ST_310 : Operation 2988 [1/1] (0.00ns)   --->   "%indvar_flatten111 = phi i21 %add_ln287_38, void %new.latch.for.inc84.11.split, i21 0, void %for.inc84.11.preheader" [minkowski_net.cpp:287]   --->   Operation 2988 'phi' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2989 [1/1] (0.00ns)   --->   "%oc_11 = phi i11 %select_ln287_23, void %new.latch.for.inc84.11.split, i11 0, void %for.inc84.11.preheader" [minkowski_net.cpp:287]   --->   Operation 2989 'phi' 'oc_11' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2990 [1/1] (0.00ns)   --->   "%ic_22 = phi i11 %add_ln288_11, void %new.latch.for.inc84.11.split, i11 0, void %for.inc84.11.preheader" [minkowski_net.cpp:288]   --->   Operation 2990 'phi' 'ic_22' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2991 [1/1] (0.00ns)   --->   "%add26_11 = phi i32 %add_10, void %new.latch.for.inc84.11.split, i32 <undef>, void %for.inc84.11.preheader" [minkowski_net.cpp:290]   --->   Operation 2991 'phi' 'add26_11' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln287_38 = zext i21 %indvar_flatten111" [minkowski_net.cpp:287]   --->   Operation 2992 'zext' 'zext_ln287_38' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2993 [1/1] (0.82ns)   --->   "%icmp_ln287_11 = icmp_eq  i22 %zext_ln287_38, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 2993 'icmp' 'icmp_ln287_11' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2994 [1/1] (0.81ns)   --->   "%add_ln287_38 = add i21 %indvar_flatten111, i21 1" [minkowski_net.cpp:287]   --->   Operation 2994 'add' 'add_ln287_38' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2995 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_11, void %for.cond69.for.inc87_crit_edge.11.split, void %for.inc90.11.loopexit" [minkowski_net.cpp:287]   --->   Operation 2995 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2996 [1/1] (0.73ns)   --->   "%add_ln287_11 = add i11 %oc_11, i11 1" [minkowski_net.cpp:287]   --->   Operation 2996 'add' 'add_ln287_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2997 [1/1] (0.73ns)   --->   "%icmp_ln288_22 = icmp_eq  i11 %ic_22, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 2997 'icmp' 'icmp_ln288_22' <Predicate = (!icmp_ln287_11)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2998 [1/1] (0.30ns)   --->   "%select_ln287_22 = select i1 %icmp_ln288_22, i11 0, i11 %ic_22" [minkowski_net.cpp:287]   --->   Operation 2998 'select' 'select_ln287_22' <Predicate = (!icmp_ln287_11)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_310 : Operation 2999 [1/1] (0.30ns)   --->   "%select_ln287_23 = select i1 %icmp_ln288_22, i11 %add_ln287_11, i11 %oc_11" [minkowski_net.cpp:287]   --->   Operation 2999 'select' 'select_ln287_23' <Predicate = (!icmp_ln287_11)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_310 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln290_39 = zext i11 %select_ln287_23" [minkowski_net.cpp:290]   --->   Operation 3000 'zext' 'zext_ln290_39' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln288_11 = zext i11 %select_ln287_22" [minkowski_net.cpp:288]   --->   Operation 3001 'zext' 'zext_ln288_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3002 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_22, i10 0" [minkowski_net.cpp:290]   --->   Operation 3002 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln290_40 = zext i21 %tmp_68" [minkowski_net.cpp:290]   --->   Operation 3003 'zext' 'zext_ln290_40' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_16 = add i24 %zext_ln290_40, i24 11534336" [minkowski_net.cpp:290]   --->   Operation 3004 'add' 'add_ln290_16' <Predicate = (!icmp_ln287_11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_310 : Operation 3005 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_17 = add i24 %add_ln290_16, i24 %zext_ln290_39" [minkowski_net.cpp:290]   --->   Operation 3005 'add' 'add_ln290_17' <Predicate = (!icmp_ln287_11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_310 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln290_41 = zext i24 %add_ln290_17" [minkowski_net.cpp:290]   --->   Operation 3006 'zext' 'zext_ln290_41' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3007 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_11 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_41" [minkowski_net.cpp:290]   --->   Operation 3007 'getelementptr' 'layer_weights_12_addr_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3008 [1/1] (0.00ns)   --->   "%neighbor_features_addr_22 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_11" [minkowski_net.cpp:290]   --->   Operation 3008 'getelementptr' 'neighbor_features_addr_22' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_310 : Operation 3009 [2/2] (1.20ns)   --->   "%neighbor_features_load_11 = load i10 %neighbor_features_addr_22" [minkowski_net.cpp:290]   --->   Operation 3009 'load' 'neighbor_features_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 3010 [2/2] (1.24ns)   --->   "%layer_weights_12_load_11 = load i25 %layer_weights_12_addr_11" [minkowski_net.cpp:290]   --->   Operation 3010 'load' 'layer_weights_12_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_310 : Operation 3011 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.11" [minkowski_net.cpp:288]   --->   Operation 3011 'br' 'br_ln288' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>

State 311 <SV = 189> <Delay = 1.24>
ST_311 : Operation 3012 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_11 = load i10 %neighbor_features_addr_22" [minkowski_net.cpp:290]   --->   Operation 3012 'load' 'neighbor_features_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 3013 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_11 = load i25 %layer_weights_12_addr_11" [minkowski_net.cpp:290]   --->   Operation 3013 'load' 'layer_weights_12_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 312 <SV = 190> <Delay = 4.08>
ST_312 : Operation 3014 [1/1] (0.73ns)   --->   "%first_iter_11 = icmp_eq  i11 %select_ln287_22, i11 0" [minkowski_net.cpp:287]   --->   Operation 3014 'icmp' 'first_iter_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3015 [1/1] (0.00ns)   --->   "%bitcast_ln290_34 = bitcast i32 %layer_weights_12_load_11" [minkowski_net.cpp:290]   --->   Operation 3015 'bitcast' 'bitcast_ln290_34' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_312 : Operation 3016 [3/3] (4.08ns)   --->   "%mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34" [minkowski_net.cpp:290]   --->   Operation 3016 'fmul' 'mul_10' <Predicate = (!icmp_ln287_11)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3017 [1/1] (0.73ns)   --->   "%add_ln288_11 = add i11 %select_ln287_22, i11 1" [minkowski_net.cpp:288]   --->   Operation 3017 'add' 'add_ln288_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3018 [1/1] (0.73ns)   --->   "%icmp_ln288_23 = icmp_eq  i11 %add_ln288_11, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3018 'icmp' 'icmp_ln288_23' <Predicate = (!icmp_ln287_11)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3019 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_23, void %new.latch.for.inc84.11.split, void %last.iter.for.inc84.11.split" [minkowski_net.cpp:288]   --->   Operation 3019 'br' 'br_ln288' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>

State 313 <SV = 191> <Delay = 4.08>
ST_313 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln287_11 = zext i11 %select_ln287_23" [minkowski_net.cpp:287]   --->   Operation 3020 'zext' 'zext_ln287_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_313 : Operation 3021 [1/1] (0.00ns)   --->   "%output_features_addr_11 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_11" [minkowski_net.cpp:290]   --->   Operation 3021 'getelementptr' 'output_features_addr_11' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_313 : Operation 3022 [2/2] (1.20ns)   --->   "%output_features_load_11 = load i10 %output_features_addr_11" [minkowski_net.cpp:290]   --->   Operation 3022 'load' 'output_features_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 3023 [2/3] (4.08ns)   --->   "%mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34" [minkowski_net.cpp:290]   --->   Operation 3023 'fmul' 'mul_10' <Predicate = (!icmp_ln287_11)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 192> <Delay = 4.08>
ST_314 : Operation 3024 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_11 = load i10 %output_features_addr_11" [minkowski_net.cpp:290]   --->   Operation 3024 'load' 'output_features_load_11' <Predicate = (!icmp_ln287_11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 3025 [1/1] (0.00ns)   --->   "%bitcast_ln290_33 = bitcast i32 %output_features_load_11" [minkowski_net.cpp:290]   --->   Operation 3025 'bitcast' 'bitcast_ln290_33' <Predicate = (!icmp_ln287_11 & first_iter_11)> <Delay = 0.00>
ST_314 : Operation 3026 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.11.split" [minkowski_net.cpp:288]   --->   Operation 3026 'br' 'br_ln288' <Predicate = (!icmp_ln287_11 & first_iter_11)> <Delay = 0.38>
ST_314 : Operation 3027 [1/3] (4.08ns)   --->   "%mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34" [minkowski_net.cpp:290]   --->   Operation 3027 'fmul' 'mul_10' <Predicate = (!icmp_ln287_11)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 193> <Delay = 4.24>
ST_315 : Operation 3028 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3028 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_315 : Operation 3029 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3029 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_315 : Operation 3030 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_11, void %for.inc84.11.split, void %for.first.iter.for.inc84.11" [minkowski_net.cpp:288]   --->   Operation 3030 'br' 'br_ln288' <Predicate = (!icmp_ln287_11)> <Delay = 0.38>
ST_315 : Operation 3031 [1/1] (0.00ns)   --->   "%bitcast_ln290_3320 = phi i32 %add26_11, void %for.cond69.for.inc87_crit_edge.11.split, i32 %bitcast_ln290_33, void %for.first.iter.for.inc84.11" [minkowski_net.cpp:290]   --->   Operation 3031 'phi' 'bitcast_ln290_3320' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_315 : Operation 3032 [4/4] (3.86ns)   --->   "%add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10" [minkowski_net.cpp:290]   --->   Operation 3032 'fadd' 'add_10' <Predicate = (!icmp_ln287_11)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 194> <Delay = 3.86>
ST_316 : Operation 3033 [3/4] (3.86ns)   --->   "%add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10" [minkowski_net.cpp:290]   --->   Operation 3033 'fadd' 'add_10' <Predicate = (!icmp_ln287_11)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 195> <Delay = 3.86>
ST_317 : Operation 3034 [2/4] (3.86ns)   --->   "%add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10" [minkowski_net.cpp:290]   --->   Operation 3034 'fadd' 'add_10' <Predicate = (!icmp_ln287_11)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 196> <Delay = 8.49>
ST_318 : Operation 3035 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3035 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>
ST_318 : Operation 3036 [1/4] (3.86ns)   --->   "%add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10" [minkowski_net.cpp:290]   --->   Operation 3036 'fadd' 'add_10' <Predicate = (!icmp_ln287_11)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3037 [1/1] (0.00ns)   --->   "%bitcast_ln290_35 = bitcast i32 %add_10" [minkowski_net.cpp:290]   --->   Operation 3037 'bitcast' 'bitcast_ln290_35' <Predicate = (!icmp_ln287_11)> <Delay = 0.00>

State 319 <SV = 197> <Delay = 1.20>
ST_319 : Operation 3038 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_35, i10 %output_features_addr_11" [minkowski_net.cpp:290]   --->   Operation 3038 'store' 'store_ln290' <Predicate = (icmp_ln288_23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 3039 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.11.split" [minkowski_net.cpp:288]   --->   Operation 3039 'br' 'br_ln288' <Predicate = (icmp_ln288_23)> <Delay = 0.00>

State 320 <SV = 189> <Delay = 4.38>
ST_320 : Operation 3040 [8/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3040 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 190> <Delay = 4.38>
ST_321 : Operation 3041 [7/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3041 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 191> <Delay = 4.38>
ST_322 : Operation 3042 [6/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3042 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 192> <Delay = 4.38>
ST_323 : Operation 3043 [5/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3043 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 193> <Delay = 4.38>
ST_324 : Operation 3044 [4/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3044 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 194> <Delay = 4.38>
ST_325 : Operation 3045 [3/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3045 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 195> <Delay = 4.38>
ST_326 : Operation 3046 [2/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3046 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 196> <Delay = 4.38>
ST_327 : Operation 3047 [1/8] (4.38ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3047 'readreq' 'empty_71' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 3048 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.12" [minkowski_net.cpp:273]   --->   Operation 3048 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 328 <SV = 197> <Delay = 1.12>
ST_328 : Operation 3049 [1/1] (0.00ns)   --->   "%ic_23 = phi i11 %add_ln273_11, void %for.inc48.12.split, i11 0, void %for.inc90.11.loopexit" [minkowski_net.cpp:273]   --->   Operation 3049 'phi' 'ic_23' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3050 [1/1] (0.73ns)   --->   "%icmp_ln273_11 = icmp_eq  i11 %ic_23, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3050 'icmp' 'icmp_ln273_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3051 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3051 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3052 [1/1] (0.73ns)   --->   "%add_ln273_11 = add i11 %ic_23, i11 1" [minkowski_net.cpp:273]   --->   Operation 3052 'add' 'add_ln273_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3053 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_11, void %for.inc48.12.split, void %for.inc84.12.preheader" [minkowski_net.cpp:273]   --->   Operation 3053 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3054 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.12" [minkowski_net.cpp:287]   --->   Operation 3054 'br' 'br_ln287' <Predicate = (icmp_ln273_11)> <Delay = 0.38>

State 329 <SV = 198> <Delay = 4.38>
ST_329 : Operation 3055 [1/1] (4.38ns)   --->   "%gmem_write_addr_12_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_12" [minkowski_net.cpp:276]   --->   Operation 3055 'read' 'gmem_write_addr_12_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 199> <Delay = 1.20>
ST_330 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln273_11 = zext i11 %ic_23" [minkowski_net.cpp:273]   --->   Operation 3056 'zext' 'zext_ln273_11' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3057 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3057 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3058 [1/1] (0.00ns)   --->   "%bitcast_ln276_11 = bitcast i32 %gmem_write_addr_12_read" [minkowski_net.cpp:276]   --->   Operation 3058 'bitcast' 'bitcast_ln276_11' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3059 [1/1] (0.00ns)   --->   "%neighbor_features_addr_23 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_11" [minkowski_net.cpp:276]   --->   Operation 3059 'getelementptr' 'neighbor_features_addr_23' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3060 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_11, i10 %neighbor_features_addr_23" [minkowski_net.cpp:276]   --->   Operation 3060 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 3061 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.12" [minkowski_net.cpp:273]   --->   Operation 3061 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 331 <SV = 198> <Delay = 4.24>
ST_331 : Operation 3062 [1/1] (0.00ns)   --->   "%indvar_flatten118 = phi i21 %add_ln287_39, void %new.latch.for.inc84.12.split, i21 0, void %for.inc84.12.preheader" [minkowski_net.cpp:287]   --->   Operation 3062 'phi' 'indvar_flatten118' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3063 [1/1] (0.00ns)   --->   "%oc_12 = phi i11 %select_ln287_25, void %new.latch.for.inc84.12.split, i11 0, void %for.inc84.12.preheader" [minkowski_net.cpp:287]   --->   Operation 3063 'phi' 'oc_12' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3064 [1/1] (0.00ns)   --->   "%ic_24 = phi i11 %add_ln288_12, void %new.latch.for.inc84.12.split, i11 0, void %for.inc84.12.preheader" [minkowski_net.cpp:288]   --->   Operation 3064 'phi' 'ic_24' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3065 [1/1] (0.00ns)   --->   "%add26_12 = phi i32 %add_11, void %new.latch.for.inc84.12.split, i32 <undef>, void %for.inc84.12.preheader" [minkowski_net.cpp:290]   --->   Operation 3065 'phi' 'add26_12' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln287_39 = zext i21 %indvar_flatten118" [minkowski_net.cpp:287]   --->   Operation 3066 'zext' 'zext_ln287_39' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3067 [1/1] (0.82ns)   --->   "%icmp_ln287_12 = icmp_eq  i22 %zext_ln287_39, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3067 'icmp' 'icmp_ln287_12' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3068 [1/1] (0.81ns)   --->   "%add_ln287_39 = add i21 %indvar_flatten118, i21 1" [minkowski_net.cpp:287]   --->   Operation 3068 'add' 'add_ln287_39' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3069 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_12, void %for.cond69.for.inc87_crit_edge.12.split, void %for.inc90.12.loopexit" [minkowski_net.cpp:287]   --->   Operation 3069 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3070 [1/1] (0.73ns)   --->   "%add_ln287_12 = add i11 %oc_12, i11 1" [minkowski_net.cpp:287]   --->   Operation 3070 'add' 'add_ln287_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3071 [1/1] (0.73ns)   --->   "%icmp_ln288_24 = icmp_eq  i11 %ic_24, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3071 'icmp' 'icmp_ln288_24' <Predicate = (!icmp_ln287_12)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3072 [1/1] (0.30ns)   --->   "%select_ln287_24 = select i1 %icmp_ln288_24, i11 0, i11 %ic_24" [minkowski_net.cpp:287]   --->   Operation 3072 'select' 'select_ln287_24' <Predicate = (!icmp_ln287_12)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 3073 [1/1] (0.30ns)   --->   "%select_ln287_25 = select i1 %icmp_ln288_24, i11 %add_ln287_12, i11 %oc_12" [minkowski_net.cpp:287]   --->   Operation 3073 'select' 'select_ln287_25' <Predicate = (!icmp_ln287_12)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln290_42 = zext i11 %select_ln287_25" [minkowski_net.cpp:290]   --->   Operation 3074 'zext' 'zext_ln290_42' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln288_12 = zext i11 %select_ln287_24" [minkowski_net.cpp:288]   --->   Operation 3075 'zext' 'zext_ln288_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln290_9 = zext i11 %select_ln287_24" [minkowski_net.cpp:290]   --->   Operation 3076 'zext' 'zext_ln290_9' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i12.i10, i1 1, i12 %zext_ln290_9, i10 0" [minkowski_net.cpp:290]   --->   Operation 3077 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln290_1 = sext i23 %tmp_69" [minkowski_net.cpp:290]   --->   Operation 3078 'sext' 'sext_ln290_1' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln290_43 = zext i24 %sext_ln290_1" [minkowski_net.cpp:290]   --->   Operation 3079 'zext' 'zext_ln290_43' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3080 [1/1] (0.83ns)   --->   "%add_ln290_18 = add i25 %zext_ln290_43, i25 %zext_ln290_42" [minkowski_net.cpp:290]   --->   Operation 3080 'add' 'add_ln290_18' <Predicate = (!icmp_ln287_12)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln290_44 = zext i25 %add_ln290_18" [minkowski_net.cpp:290]   --->   Operation 3081 'zext' 'zext_ln290_44' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3082 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_12 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_44" [minkowski_net.cpp:290]   --->   Operation 3082 'getelementptr' 'layer_weights_12_addr_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3083 [1/1] (0.00ns)   --->   "%neighbor_features_addr_24 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_12" [minkowski_net.cpp:290]   --->   Operation 3083 'getelementptr' 'neighbor_features_addr_24' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_331 : Operation 3084 [2/2] (1.20ns)   --->   "%neighbor_features_load_12 = load i10 %neighbor_features_addr_24" [minkowski_net.cpp:290]   --->   Operation 3084 'load' 'neighbor_features_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 3085 [2/2] (1.24ns)   --->   "%layer_weights_12_load_12 = load i25 %layer_weights_12_addr_12" [minkowski_net.cpp:290]   --->   Operation 3085 'load' 'layer_weights_12_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_331 : Operation 3086 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.12" [minkowski_net.cpp:288]   --->   Operation 3086 'br' 'br_ln288' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>

State 332 <SV = 199> <Delay = 1.24>
ST_332 : Operation 3087 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_12 = load i10 %neighbor_features_addr_24" [minkowski_net.cpp:290]   --->   Operation 3087 'load' 'neighbor_features_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 3088 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_12 = load i25 %layer_weights_12_addr_12" [minkowski_net.cpp:290]   --->   Operation 3088 'load' 'layer_weights_12_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 333 <SV = 200> <Delay = 4.08>
ST_333 : Operation 3089 [1/1] (0.73ns)   --->   "%first_iter_12 = icmp_eq  i11 %select_ln287_24, i11 0" [minkowski_net.cpp:287]   --->   Operation 3089 'icmp' 'first_iter_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3090 [1/1] (0.00ns)   --->   "%bitcast_ln290_37 = bitcast i32 %layer_weights_12_load_12" [minkowski_net.cpp:290]   --->   Operation 3090 'bitcast' 'bitcast_ln290_37' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_333 : Operation 3091 [3/3] (4.08ns)   --->   "%mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37" [minkowski_net.cpp:290]   --->   Operation 3091 'fmul' 'mul_11' <Predicate = (!icmp_ln287_12)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3092 [1/1] (0.73ns)   --->   "%add_ln288_12 = add i11 %select_ln287_24, i11 1" [minkowski_net.cpp:288]   --->   Operation 3092 'add' 'add_ln288_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3093 [1/1] (0.73ns)   --->   "%icmp_ln288_25 = icmp_eq  i11 %add_ln288_12, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3093 'icmp' 'icmp_ln288_25' <Predicate = (!icmp_ln287_12)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3094 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_25, void %new.latch.for.inc84.12.split, void %last.iter.for.inc84.12.split" [minkowski_net.cpp:288]   --->   Operation 3094 'br' 'br_ln288' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>

State 334 <SV = 201> <Delay = 4.08>
ST_334 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln287_12 = zext i11 %select_ln287_25" [minkowski_net.cpp:287]   --->   Operation 3095 'zext' 'zext_ln287_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_334 : Operation 3096 [1/1] (0.00ns)   --->   "%output_features_addr_12 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_12" [minkowski_net.cpp:290]   --->   Operation 3096 'getelementptr' 'output_features_addr_12' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_334 : Operation 3097 [2/2] (1.20ns)   --->   "%output_features_load_12 = load i10 %output_features_addr_12" [minkowski_net.cpp:290]   --->   Operation 3097 'load' 'output_features_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 3098 [2/3] (4.08ns)   --->   "%mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37" [minkowski_net.cpp:290]   --->   Operation 3098 'fmul' 'mul_11' <Predicate = (!icmp_ln287_12)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 202> <Delay = 4.08>
ST_335 : Operation 3099 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_12 = load i10 %output_features_addr_12" [minkowski_net.cpp:290]   --->   Operation 3099 'load' 'output_features_load_12' <Predicate = (!icmp_ln287_12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 3100 [1/1] (0.00ns)   --->   "%bitcast_ln290_36 = bitcast i32 %output_features_load_12" [minkowski_net.cpp:290]   --->   Operation 3100 'bitcast' 'bitcast_ln290_36' <Predicate = (!icmp_ln287_12 & first_iter_12)> <Delay = 0.00>
ST_335 : Operation 3101 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.12.split" [minkowski_net.cpp:288]   --->   Operation 3101 'br' 'br_ln288' <Predicate = (!icmp_ln287_12 & first_iter_12)> <Delay = 0.38>
ST_335 : Operation 3102 [1/3] (4.08ns)   --->   "%mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37" [minkowski_net.cpp:290]   --->   Operation 3102 'fmul' 'mul_11' <Predicate = (!icmp_ln287_12)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 203> <Delay = 4.24>
ST_336 : Operation 3103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3103 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_336 : Operation 3104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_336 : Operation 3105 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_12, void %for.inc84.12.split, void %for.first.iter.for.inc84.12" [minkowski_net.cpp:288]   --->   Operation 3105 'br' 'br_ln288' <Predicate = (!icmp_ln287_12)> <Delay = 0.38>
ST_336 : Operation 3106 [1/1] (0.00ns)   --->   "%bitcast_ln290_3621 = phi i32 %add26_12, void %for.cond69.for.inc87_crit_edge.12.split, i32 %bitcast_ln290_36, void %for.first.iter.for.inc84.12" [minkowski_net.cpp:290]   --->   Operation 3106 'phi' 'bitcast_ln290_3621' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_336 : Operation 3107 [4/4] (3.86ns)   --->   "%add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11" [minkowski_net.cpp:290]   --->   Operation 3107 'fadd' 'add_11' <Predicate = (!icmp_ln287_12)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 204> <Delay = 3.86>
ST_337 : Operation 3108 [3/4] (3.86ns)   --->   "%add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11" [minkowski_net.cpp:290]   --->   Operation 3108 'fadd' 'add_11' <Predicate = (!icmp_ln287_12)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 205> <Delay = 3.86>
ST_338 : Operation 3109 [2/4] (3.86ns)   --->   "%add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11" [minkowski_net.cpp:290]   --->   Operation 3109 'fadd' 'add_11' <Predicate = (!icmp_ln287_12)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 206> <Delay = 8.49>
ST_339 : Operation 3110 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3110 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>
ST_339 : Operation 3111 [1/4] (3.86ns)   --->   "%add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11" [minkowski_net.cpp:290]   --->   Operation 3111 'fadd' 'add_11' <Predicate = (!icmp_ln287_12)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 3112 [1/1] (0.00ns)   --->   "%bitcast_ln290_38 = bitcast i32 %add_11" [minkowski_net.cpp:290]   --->   Operation 3112 'bitcast' 'bitcast_ln290_38' <Predicate = (!icmp_ln287_12)> <Delay = 0.00>

State 340 <SV = 207> <Delay = 1.20>
ST_340 : Operation 3113 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_38, i10 %output_features_addr_12" [minkowski_net.cpp:290]   --->   Operation 3113 'store' 'store_ln290' <Predicate = (icmp_ln288_25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 3114 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.12.split" [minkowski_net.cpp:288]   --->   Operation 3114 'br' 'br_ln288' <Predicate = (icmp_ln288_25)> <Delay = 0.00>

State 341 <SV = 199> <Delay = 4.38>
ST_341 : Operation 3115 [8/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3115 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 200> <Delay = 4.38>
ST_342 : Operation 3116 [7/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3116 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 201> <Delay = 4.38>
ST_343 : Operation 3117 [6/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3117 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 202> <Delay = 4.38>
ST_344 : Operation 3118 [5/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3118 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 203> <Delay = 4.38>
ST_345 : Operation 3119 [4/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3119 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 204> <Delay = 4.38>
ST_346 : Operation 3120 [3/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3120 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 205> <Delay = 4.38>
ST_347 : Operation 3121 [2/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3121 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 206> <Delay = 4.38>
ST_348 : Operation 3122 [1/8] (4.38ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3122 'readreq' 'empty_72' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_348 : Operation 3123 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.13" [minkowski_net.cpp:273]   --->   Operation 3123 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 349 <SV = 207> <Delay = 1.12>
ST_349 : Operation 3124 [1/1] (0.00ns)   --->   "%ic_25 = phi i11 %add_ln273_12, void %for.inc48.13.split, i11 0, void %for.inc90.12.loopexit" [minkowski_net.cpp:273]   --->   Operation 3124 'phi' 'ic_25' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3125 [1/1] (0.73ns)   --->   "%icmp_ln273_12 = icmp_eq  i11 %ic_25, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3125 'icmp' 'icmp_ln273_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3127 [1/1] (0.73ns)   --->   "%add_ln273_12 = add i11 %ic_25, i11 1" [minkowski_net.cpp:273]   --->   Operation 3127 'add' 'add_ln273_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3128 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_12, void %for.inc48.13.split, void %for.inc84.13.preheader" [minkowski_net.cpp:273]   --->   Operation 3128 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3129 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.13" [minkowski_net.cpp:287]   --->   Operation 3129 'br' 'br_ln287' <Predicate = (icmp_ln273_12)> <Delay = 0.38>

State 350 <SV = 208> <Delay = 4.38>
ST_350 : Operation 3130 [1/1] (4.38ns)   --->   "%gmem_write_addr_13_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_13" [minkowski_net.cpp:276]   --->   Operation 3130 'read' 'gmem_write_addr_13_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 209> <Delay = 1.20>
ST_351 : Operation 3131 [1/1] (0.00ns)   --->   "%zext_ln273_12 = zext i11 %ic_25" [minkowski_net.cpp:273]   --->   Operation 3131 'zext' 'zext_ln273_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3132 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3132 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3133 [1/1] (0.00ns)   --->   "%bitcast_ln276_12 = bitcast i32 %gmem_write_addr_13_read" [minkowski_net.cpp:276]   --->   Operation 3133 'bitcast' 'bitcast_ln276_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3134 [1/1] (0.00ns)   --->   "%neighbor_features_addr_25 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_12" [minkowski_net.cpp:276]   --->   Operation 3134 'getelementptr' 'neighbor_features_addr_25' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3135 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_12, i10 %neighbor_features_addr_25" [minkowski_net.cpp:276]   --->   Operation 3135 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 3136 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.13" [minkowski_net.cpp:273]   --->   Operation 3136 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 352 <SV = 208> <Delay = 4.24>
ST_352 : Operation 3137 [1/1] (0.00ns)   --->   "%indvar_flatten125 = phi i21 %add_ln287_40, void %new.latch.for.inc84.13.split, i21 0, void %for.inc84.13.preheader" [minkowski_net.cpp:287]   --->   Operation 3137 'phi' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3138 [1/1] (0.00ns)   --->   "%oc_13 = phi i11 %select_ln287_27, void %new.latch.for.inc84.13.split, i11 0, void %for.inc84.13.preheader" [minkowski_net.cpp:287]   --->   Operation 3138 'phi' 'oc_13' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3139 [1/1] (0.00ns)   --->   "%ic_26 = phi i11 %add_ln288_13, void %new.latch.for.inc84.13.split, i11 0, void %for.inc84.13.preheader" [minkowski_net.cpp:288]   --->   Operation 3139 'phi' 'ic_26' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3140 [1/1] (0.00ns)   --->   "%add26_13 = phi i32 %add_12, void %new.latch.for.inc84.13.split, i32 <undef>, void %for.inc84.13.preheader" [minkowski_net.cpp:290]   --->   Operation 3140 'phi' 'add26_13' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln287_40 = zext i21 %indvar_flatten125" [minkowski_net.cpp:287]   --->   Operation 3141 'zext' 'zext_ln287_40' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3142 [1/1] (0.82ns)   --->   "%icmp_ln287_13 = icmp_eq  i22 %zext_ln287_40, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3142 'icmp' 'icmp_ln287_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3143 [1/1] (0.81ns)   --->   "%add_ln287_40 = add i21 %indvar_flatten125, i21 1" [minkowski_net.cpp:287]   --->   Operation 3143 'add' 'add_ln287_40' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3144 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_13, void %for.cond69.for.inc87_crit_edge.13.split, void %for.inc90.13.loopexit" [minkowski_net.cpp:287]   --->   Operation 3144 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3145 [1/1] (0.73ns)   --->   "%add_ln287_13 = add i11 %oc_13, i11 1" [minkowski_net.cpp:287]   --->   Operation 3145 'add' 'add_ln287_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3146 [1/1] (0.73ns)   --->   "%icmp_ln288_26 = icmp_eq  i11 %ic_26, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3146 'icmp' 'icmp_ln288_26' <Predicate = (!icmp_ln287_13)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3147 [1/1] (0.30ns)   --->   "%select_ln287_26 = select i1 %icmp_ln288_26, i11 0, i11 %ic_26" [minkowski_net.cpp:287]   --->   Operation 3147 'select' 'select_ln287_26' <Predicate = (!icmp_ln287_13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_352 : Operation 3148 [1/1] (0.30ns)   --->   "%select_ln287_27 = select i1 %icmp_ln288_26, i11 %add_ln287_13, i11 %oc_13" [minkowski_net.cpp:287]   --->   Operation 3148 'select' 'select_ln287_27' <Predicate = (!icmp_ln287_13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_352 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln290_45 = zext i11 %select_ln287_27" [minkowski_net.cpp:290]   --->   Operation 3149 'zext' 'zext_ln290_45' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln288_13 = zext i11 %select_ln287_26" [minkowski_net.cpp:288]   --->   Operation 3150 'zext' 'zext_ln288_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_26, i10 0" [minkowski_net.cpp:290]   --->   Operation 3151 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln290_46 = zext i21 %tmp_70" [minkowski_net.cpp:290]   --->   Operation 3152 'zext' 'zext_ln290_46' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_19 = add i23 %zext_ln290_46, i23 5242880" [minkowski_net.cpp:290]   --->   Operation 3153 'add' 'add_ln290_19' <Predicate = (!icmp_ln287_13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 3154 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln290_20 = add i23 %add_ln290_19, i23 %zext_ln290_45" [minkowski_net.cpp:290]   --->   Operation 3154 'add' 'add_ln290_20' <Predicate = (!icmp_ln287_13)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln290_2 = sext i23 %add_ln290_20" [minkowski_net.cpp:290]   --->   Operation 3155 'sext' 'sext_ln290_2' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln290_47 = zext i24 %sext_ln290_2" [minkowski_net.cpp:290]   --->   Operation 3156 'zext' 'zext_ln290_47' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3157 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_13 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_47" [minkowski_net.cpp:290]   --->   Operation 3157 'getelementptr' 'layer_weights_12_addr_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3158 [1/1] (0.00ns)   --->   "%neighbor_features_addr_26 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_13" [minkowski_net.cpp:290]   --->   Operation 3158 'getelementptr' 'neighbor_features_addr_26' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_352 : Operation 3159 [2/2] (1.20ns)   --->   "%neighbor_features_load_13 = load i10 %neighbor_features_addr_26" [minkowski_net.cpp:290]   --->   Operation 3159 'load' 'neighbor_features_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 3160 [2/2] (1.24ns)   --->   "%layer_weights_12_load_13 = load i25 %layer_weights_12_addr_13" [minkowski_net.cpp:290]   --->   Operation 3160 'load' 'layer_weights_12_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_352 : Operation 3161 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.13" [minkowski_net.cpp:288]   --->   Operation 3161 'br' 'br_ln288' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>

State 353 <SV = 209> <Delay = 1.24>
ST_353 : Operation 3162 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_13 = load i10 %neighbor_features_addr_26" [minkowski_net.cpp:290]   --->   Operation 3162 'load' 'neighbor_features_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 3163 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_13 = load i25 %layer_weights_12_addr_13" [minkowski_net.cpp:290]   --->   Operation 3163 'load' 'layer_weights_12_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 354 <SV = 210> <Delay = 4.08>
ST_354 : Operation 3164 [1/1] (0.73ns)   --->   "%first_iter_13 = icmp_eq  i11 %select_ln287_26, i11 0" [minkowski_net.cpp:287]   --->   Operation 3164 'icmp' 'first_iter_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3165 [1/1] (0.00ns)   --->   "%bitcast_ln290_40 = bitcast i32 %layer_weights_12_load_13" [minkowski_net.cpp:290]   --->   Operation 3165 'bitcast' 'bitcast_ln290_40' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_354 : Operation 3166 [3/3] (4.08ns)   --->   "%mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40" [minkowski_net.cpp:290]   --->   Operation 3166 'fmul' 'mul_12' <Predicate = (!icmp_ln287_13)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3167 [1/1] (0.73ns)   --->   "%add_ln288_13 = add i11 %select_ln287_26, i11 1" [minkowski_net.cpp:288]   --->   Operation 3167 'add' 'add_ln288_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3168 [1/1] (0.73ns)   --->   "%icmp_ln288_27 = icmp_eq  i11 %add_ln288_13, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3168 'icmp' 'icmp_ln288_27' <Predicate = (!icmp_ln287_13)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3169 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_27, void %new.latch.for.inc84.13.split, void %last.iter.for.inc84.13.split" [minkowski_net.cpp:288]   --->   Operation 3169 'br' 'br_ln288' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>

State 355 <SV = 211> <Delay = 4.08>
ST_355 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln287_13 = zext i11 %select_ln287_27" [minkowski_net.cpp:287]   --->   Operation 3170 'zext' 'zext_ln287_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_355 : Operation 3171 [1/1] (0.00ns)   --->   "%output_features_addr_13 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_13" [minkowski_net.cpp:290]   --->   Operation 3171 'getelementptr' 'output_features_addr_13' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_355 : Operation 3172 [2/2] (1.20ns)   --->   "%output_features_load_13 = load i10 %output_features_addr_13" [minkowski_net.cpp:290]   --->   Operation 3172 'load' 'output_features_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 3173 [2/3] (4.08ns)   --->   "%mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40" [minkowski_net.cpp:290]   --->   Operation 3173 'fmul' 'mul_12' <Predicate = (!icmp_ln287_13)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 212> <Delay = 4.08>
ST_356 : Operation 3174 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_13 = load i10 %output_features_addr_13" [minkowski_net.cpp:290]   --->   Operation 3174 'load' 'output_features_load_13' <Predicate = (!icmp_ln287_13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 3175 [1/1] (0.00ns)   --->   "%bitcast_ln290_39 = bitcast i32 %output_features_load_13" [minkowski_net.cpp:290]   --->   Operation 3175 'bitcast' 'bitcast_ln290_39' <Predicate = (!icmp_ln287_13 & first_iter_13)> <Delay = 0.00>
ST_356 : Operation 3176 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.13.split" [minkowski_net.cpp:288]   --->   Operation 3176 'br' 'br_ln288' <Predicate = (!icmp_ln287_13 & first_iter_13)> <Delay = 0.38>
ST_356 : Operation 3177 [1/3] (4.08ns)   --->   "%mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40" [minkowski_net.cpp:290]   --->   Operation 3177 'fmul' 'mul_12' <Predicate = (!icmp_ln287_13)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 213> <Delay = 4.24>
ST_357 : Operation 3178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_357 : Operation 3179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_357 : Operation 3180 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_13, void %for.inc84.13.split, void %for.first.iter.for.inc84.13" [minkowski_net.cpp:288]   --->   Operation 3180 'br' 'br_ln288' <Predicate = (!icmp_ln287_13)> <Delay = 0.38>
ST_357 : Operation 3181 [1/1] (0.00ns)   --->   "%bitcast_ln290_3922 = phi i32 %add26_13, void %for.cond69.for.inc87_crit_edge.13.split, i32 %bitcast_ln290_39, void %for.first.iter.for.inc84.13" [minkowski_net.cpp:290]   --->   Operation 3181 'phi' 'bitcast_ln290_3922' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_357 : Operation 3182 [4/4] (3.86ns)   --->   "%add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12" [minkowski_net.cpp:290]   --->   Operation 3182 'fadd' 'add_12' <Predicate = (!icmp_ln287_13)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 214> <Delay = 3.86>
ST_358 : Operation 3183 [3/4] (3.86ns)   --->   "%add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12" [minkowski_net.cpp:290]   --->   Operation 3183 'fadd' 'add_12' <Predicate = (!icmp_ln287_13)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 215> <Delay = 3.86>
ST_359 : Operation 3184 [2/4] (3.86ns)   --->   "%add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12" [minkowski_net.cpp:290]   --->   Operation 3184 'fadd' 'add_12' <Predicate = (!icmp_ln287_13)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 216> <Delay = 8.49>
ST_360 : Operation 3185 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3185 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>
ST_360 : Operation 3186 [1/4] (3.86ns)   --->   "%add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12" [minkowski_net.cpp:290]   --->   Operation 3186 'fadd' 'add_12' <Predicate = (!icmp_ln287_13)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3187 [1/1] (0.00ns)   --->   "%bitcast_ln290_41 = bitcast i32 %add_12" [minkowski_net.cpp:290]   --->   Operation 3187 'bitcast' 'bitcast_ln290_41' <Predicate = (!icmp_ln287_13)> <Delay = 0.00>

State 361 <SV = 217> <Delay = 1.20>
ST_361 : Operation 3188 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_41, i10 %output_features_addr_13" [minkowski_net.cpp:290]   --->   Operation 3188 'store' 'store_ln290' <Predicate = (icmp_ln288_27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 3189 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.13.split" [minkowski_net.cpp:288]   --->   Operation 3189 'br' 'br_ln288' <Predicate = (icmp_ln288_27)> <Delay = 0.00>

State 362 <SV = 209> <Delay = 4.38>
ST_362 : Operation 3190 [8/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3190 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 210> <Delay = 4.38>
ST_363 : Operation 3191 [7/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3191 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 211> <Delay = 4.38>
ST_364 : Operation 3192 [6/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3192 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 212> <Delay = 4.38>
ST_365 : Operation 3193 [5/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3193 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 213> <Delay = 4.38>
ST_366 : Operation 3194 [4/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3194 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 214> <Delay = 4.38>
ST_367 : Operation 3195 [3/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3195 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 215> <Delay = 4.38>
ST_368 : Operation 3196 [2/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3196 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 216> <Delay = 4.38>
ST_369 : Operation 3197 [1/8] (4.38ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3197 'readreq' 'empty_73' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_369 : Operation 3198 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.14" [minkowski_net.cpp:273]   --->   Operation 3198 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 370 <SV = 217> <Delay = 1.12>
ST_370 : Operation 3199 [1/1] (0.00ns)   --->   "%ic_27 = phi i11 %add_ln273_13, void %for.inc48.14.split, i11 0, void %for.inc90.13.loopexit" [minkowski_net.cpp:273]   --->   Operation 3199 'phi' 'ic_27' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3200 [1/1] (0.73ns)   --->   "%icmp_ln273_13 = icmp_eq  i11 %ic_27, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3200 'icmp' 'icmp_ln273_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3202 [1/1] (0.73ns)   --->   "%add_ln273_13 = add i11 %ic_27, i11 1" [minkowski_net.cpp:273]   --->   Operation 3202 'add' 'add_ln273_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3203 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_13, void %for.inc48.14.split, void %for.inc84.14.preheader" [minkowski_net.cpp:273]   --->   Operation 3203 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3204 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.14" [minkowski_net.cpp:287]   --->   Operation 3204 'br' 'br_ln287' <Predicate = (icmp_ln273_13)> <Delay = 0.38>

State 371 <SV = 218> <Delay = 4.38>
ST_371 : Operation 3205 [1/1] (4.38ns)   --->   "%gmem_write_addr_14_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_14" [minkowski_net.cpp:276]   --->   Operation 3205 'read' 'gmem_write_addr_14_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 219> <Delay = 1.20>
ST_372 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln273_13 = zext i11 %ic_27" [minkowski_net.cpp:273]   --->   Operation 3206 'zext' 'zext_ln273_13' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3207 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3207 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3208 [1/1] (0.00ns)   --->   "%bitcast_ln276_13 = bitcast i32 %gmem_write_addr_14_read" [minkowski_net.cpp:276]   --->   Operation 3208 'bitcast' 'bitcast_ln276_13' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3209 [1/1] (0.00ns)   --->   "%neighbor_features_addr_27 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_13" [minkowski_net.cpp:276]   --->   Operation 3209 'getelementptr' 'neighbor_features_addr_27' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3210 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_13, i10 %neighbor_features_addr_27" [minkowski_net.cpp:276]   --->   Operation 3210 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 3211 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.14" [minkowski_net.cpp:273]   --->   Operation 3211 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 373 <SV = 218> <Delay = 4.24>
ST_373 : Operation 3212 [1/1] (0.00ns)   --->   "%indvar_flatten132 = phi i21 %add_ln287_41, void %new.latch.for.inc84.14.split, i21 0, void %for.inc84.14.preheader" [minkowski_net.cpp:287]   --->   Operation 3212 'phi' 'indvar_flatten132' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3213 [1/1] (0.00ns)   --->   "%oc_14 = phi i11 %select_ln287_29, void %new.latch.for.inc84.14.split, i11 0, void %for.inc84.14.preheader" [minkowski_net.cpp:287]   --->   Operation 3213 'phi' 'oc_14' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3214 [1/1] (0.00ns)   --->   "%ic_28 = phi i11 %add_ln288_14, void %new.latch.for.inc84.14.split, i11 0, void %for.inc84.14.preheader" [minkowski_net.cpp:288]   --->   Operation 3214 'phi' 'ic_28' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3215 [1/1] (0.00ns)   --->   "%add26_14 = phi i32 %add_13, void %new.latch.for.inc84.14.split, i32 <undef>, void %for.inc84.14.preheader" [minkowski_net.cpp:290]   --->   Operation 3215 'phi' 'add26_14' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln287_41 = zext i21 %indvar_flatten132" [minkowski_net.cpp:287]   --->   Operation 3216 'zext' 'zext_ln287_41' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3217 [1/1] (0.82ns)   --->   "%icmp_ln287_14 = icmp_eq  i22 %zext_ln287_41, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3217 'icmp' 'icmp_ln287_14' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3218 [1/1] (0.81ns)   --->   "%add_ln287_41 = add i21 %indvar_flatten132, i21 1" [minkowski_net.cpp:287]   --->   Operation 3218 'add' 'add_ln287_41' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3219 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_14, void %for.cond69.for.inc87_crit_edge.14.split, void %for.inc90.14.loopexit" [minkowski_net.cpp:287]   --->   Operation 3219 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3220 [1/1] (0.73ns)   --->   "%add_ln287_14 = add i11 %oc_14, i11 1" [minkowski_net.cpp:287]   --->   Operation 3220 'add' 'add_ln287_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3221 [1/1] (0.73ns)   --->   "%icmp_ln288_28 = icmp_eq  i11 %ic_28, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3221 'icmp' 'icmp_ln288_28' <Predicate = (!icmp_ln287_14)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3222 [1/1] (0.30ns)   --->   "%select_ln287_28 = select i1 %icmp_ln288_28, i11 0, i11 %ic_28" [minkowski_net.cpp:287]   --->   Operation 3222 'select' 'select_ln287_28' <Predicate = (!icmp_ln287_14)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_373 : Operation 3223 [1/1] (0.30ns)   --->   "%select_ln287_29 = select i1 %icmp_ln288_28, i11 %add_ln287_14, i11 %oc_14" [minkowski_net.cpp:287]   --->   Operation 3223 'select' 'select_ln287_29' <Predicate = (!icmp_ln287_14)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_373 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln290_48 = zext i11 %select_ln287_29" [minkowski_net.cpp:290]   --->   Operation 3224 'zext' 'zext_ln290_48' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln288_14 = zext i11 %select_ln287_28" [minkowski_net.cpp:288]   --->   Operation 3225 'zext' 'zext_ln288_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_28, i10 0" [minkowski_net.cpp:290]   --->   Operation 3226 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln290_3 = sext i22 %tmp_71" [minkowski_net.cpp:290]   --->   Operation 3227 'sext' 'sext_ln290_3' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln290_49 = zext i24 %sext_ln290_3" [minkowski_net.cpp:290]   --->   Operation 3228 'zext' 'zext_ln290_49' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3229 [1/1] (0.83ns)   --->   "%add_ln290_21 = add i25 %zext_ln290_49, i25 %zext_ln290_48" [minkowski_net.cpp:290]   --->   Operation 3229 'add' 'add_ln290_21' <Predicate = (!icmp_ln287_14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3230 [1/1] (0.00ns)   --->   "%zext_ln290_50 = zext i25 %add_ln290_21" [minkowski_net.cpp:290]   --->   Operation 3230 'zext' 'zext_ln290_50' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3231 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_14 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_50" [minkowski_net.cpp:290]   --->   Operation 3231 'getelementptr' 'layer_weights_12_addr_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3232 [1/1] (0.00ns)   --->   "%neighbor_features_addr_28 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_14" [minkowski_net.cpp:290]   --->   Operation 3232 'getelementptr' 'neighbor_features_addr_28' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_373 : Operation 3233 [2/2] (1.20ns)   --->   "%neighbor_features_load_14 = load i10 %neighbor_features_addr_28" [minkowski_net.cpp:290]   --->   Operation 3233 'load' 'neighbor_features_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 3234 [2/2] (1.24ns)   --->   "%layer_weights_12_load_14 = load i25 %layer_weights_12_addr_14" [minkowski_net.cpp:290]   --->   Operation 3234 'load' 'layer_weights_12_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_373 : Operation 3235 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.14" [minkowski_net.cpp:288]   --->   Operation 3235 'br' 'br_ln288' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>

State 374 <SV = 219> <Delay = 1.24>
ST_374 : Operation 3236 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_14 = load i10 %neighbor_features_addr_28" [minkowski_net.cpp:290]   --->   Operation 3236 'load' 'neighbor_features_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 3237 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_14 = load i25 %layer_weights_12_addr_14" [minkowski_net.cpp:290]   --->   Operation 3237 'load' 'layer_weights_12_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 375 <SV = 220> <Delay = 4.08>
ST_375 : Operation 3238 [1/1] (0.73ns)   --->   "%first_iter_14 = icmp_eq  i11 %select_ln287_28, i11 0" [minkowski_net.cpp:287]   --->   Operation 3238 'icmp' 'first_iter_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3239 [1/1] (0.00ns)   --->   "%bitcast_ln290_43 = bitcast i32 %layer_weights_12_load_14" [minkowski_net.cpp:290]   --->   Operation 3239 'bitcast' 'bitcast_ln290_43' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_375 : Operation 3240 [3/3] (4.08ns)   --->   "%mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43" [minkowski_net.cpp:290]   --->   Operation 3240 'fmul' 'mul_13' <Predicate = (!icmp_ln287_14)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3241 [1/1] (0.73ns)   --->   "%add_ln288_14 = add i11 %select_ln287_28, i11 1" [minkowski_net.cpp:288]   --->   Operation 3241 'add' 'add_ln288_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3242 [1/1] (0.73ns)   --->   "%icmp_ln288_29 = icmp_eq  i11 %add_ln288_14, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3242 'icmp' 'icmp_ln288_29' <Predicate = (!icmp_ln287_14)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3243 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_29, void %new.latch.for.inc84.14.split, void %last.iter.for.inc84.14.split" [minkowski_net.cpp:288]   --->   Operation 3243 'br' 'br_ln288' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>

State 376 <SV = 221> <Delay = 4.08>
ST_376 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln287_14 = zext i11 %select_ln287_29" [minkowski_net.cpp:287]   --->   Operation 3244 'zext' 'zext_ln287_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_376 : Operation 3245 [1/1] (0.00ns)   --->   "%output_features_addr_14 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_14" [minkowski_net.cpp:290]   --->   Operation 3245 'getelementptr' 'output_features_addr_14' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_376 : Operation 3246 [2/2] (1.20ns)   --->   "%output_features_load_14 = load i10 %output_features_addr_14" [minkowski_net.cpp:290]   --->   Operation 3246 'load' 'output_features_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 3247 [2/3] (4.08ns)   --->   "%mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43" [minkowski_net.cpp:290]   --->   Operation 3247 'fmul' 'mul_13' <Predicate = (!icmp_ln287_14)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 222> <Delay = 4.08>
ST_377 : Operation 3248 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_14 = load i10 %output_features_addr_14" [minkowski_net.cpp:290]   --->   Operation 3248 'load' 'output_features_load_14' <Predicate = (!icmp_ln287_14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 3249 [1/1] (0.00ns)   --->   "%bitcast_ln290_42 = bitcast i32 %output_features_load_14" [minkowski_net.cpp:290]   --->   Operation 3249 'bitcast' 'bitcast_ln290_42' <Predicate = (!icmp_ln287_14 & first_iter_14)> <Delay = 0.00>
ST_377 : Operation 3250 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.14.split" [minkowski_net.cpp:288]   --->   Operation 3250 'br' 'br_ln288' <Predicate = (!icmp_ln287_14 & first_iter_14)> <Delay = 0.38>
ST_377 : Operation 3251 [1/3] (4.08ns)   --->   "%mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43" [minkowski_net.cpp:290]   --->   Operation 3251 'fmul' 'mul_13' <Predicate = (!icmp_ln287_14)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 223> <Delay = 4.24>
ST_378 : Operation 3252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3252 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_378 : Operation 3253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3253 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_378 : Operation 3254 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_14, void %for.inc84.14.split, void %for.first.iter.for.inc84.14" [minkowski_net.cpp:288]   --->   Operation 3254 'br' 'br_ln288' <Predicate = (!icmp_ln287_14)> <Delay = 0.38>
ST_378 : Operation 3255 [1/1] (0.00ns)   --->   "%bitcast_ln290_4223 = phi i32 %add26_14, void %for.cond69.for.inc87_crit_edge.14.split, i32 %bitcast_ln290_42, void %for.first.iter.for.inc84.14" [minkowski_net.cpp:290]   --->   Operation 3255 'phi' 'bitcast_ln290_4223' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_378 : Operation 3256 [4/4] (3.86ns)   --->   "%add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13" [minkowski_net.cpp:290]   --->   Operation 3256 'fadd' 'add_13' <Predicate = (!icmp_ln287_14)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 224> <Delay = 3.86>
ST_379 : Operation 3257 [3/4] (3.86ns)   --->   "%add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13" [minkowski_net.cpp:290]   --->   Operation 3257 'fadd' 'add_13' <Predicate = (!icmp_ln287_14)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 225> <Delay = 3.86>
ST_380 : Operation 3258 [2/4] (3.86ns)   --->   "%add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13" [minkowski_net.cpp:290]   --->   Operation 3258 'fadd' 'add_13' <Predicate = (!icmp_ln287_14)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 226> <Delay = 8.49>
ST_381 : Operation 3259 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3259 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>
ST_381 : Operation 3260 [1/4] (3.86ns)   --->   "%add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13" [minkowski_net.cpp:290]   --->   Operation 3260 'fadd' 'add_13' <Predicate = (!icmp_ln287_14)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3261 [1/1] (0.00ns)   --->   "%bitcast_ln290_44 = bitcast i32 %add_13" [minkowski_net.cpp:290]   --->   Operation 3261 'bitcast' 'bitcast_ln290_44' <Predicate = (!icmp_ln287_14)> <Delay = 0.00>

State 382 <SV = 227> <Delay = 1.20>
ST_382 : Operation 3262 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_44, i10 %output_features_addr_14" [minkowski_net.cpp:290]   --->   Operation 3262 'store' 'store_ln290' <Predicate = (icmp_ln288_29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 3263 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.14.split" [minkowski_net.cpp:288]   --->   Operation 3263 'br' 'br_ln288' <Predicate = (icmp_ln288_29)> <Delay = 0.00>

State 383 <SV = 219> <Delay = 4.38>
ST_383 : Operation 3264 [8/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3264 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 220> <Delay = 4.38>
ST_384 : Operation 3265 [7/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3265 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 221> <Delay = 4.38>
ST_385 : Operation 3266 [6/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3266 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 222> <Delay = 4.38>
ST_386 : Operation 3267 [5/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3267 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 223> <Delay = 4.38>
ST_387 : Operation 3268 [4/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3268 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 224> <Delay = 4.38>
ST_388 : Operation 3269 [3/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3269 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 225> <Delay = 4.38>
ST_389 : Operation 3270 [2/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3270 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 226> <Delay = 4.38>
ST_390 : Operation 3271 [1/8] (4.38ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3271 'readreq' 'empty_74' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_390 : Operation 3272 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.15" [minkowski_net.cpp:273]   --->   Operation 3272 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 391 <SV = 227> <Delay = 1.12>
ST_391 : Operation 3273 [1/1] (0.00ns)   --->   "%ic_29 = phi i11 %add_ln273_14, void %for.inc48.15.split, i11 0, void %for.inc90.14.loopexit" [minkowski_net.cpp:273]   --->   Operation 3273 'phi' 'ic_29' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3274 [1/1] (0.73ns)   --->   "%icmp_ln273_14 = icmp_eq  i11 %ic_29, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3274 'icmp' 'icmp_ln273_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3275 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3275 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3276 [1/1] (0.73ns)   --->   "%add_ln273_14 = add i11 %ic_29, i11 1" [minkowski_net.cpp:273]   --->   Operation 3276 'add' 'add_ln273_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3277 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_14, void %for.inc48.15.split, void %for.inc84.15.preheader" [minkowski_net.cpp:273]   --->   Operation 3277 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3278 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.15" [minkowski_net.cpp:287]   --->   Operation 3278 'br' 'br_ln287' <Predicate = (icmp_ln273_14)> <Delay = 0.38>

State 392 <SV = 228> <Delay = 4.38>
ST_392 : Operation 3279 [1/1] (4.38ns)   --->   "%gmem_write_addr_15_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_15" [minkowski_net.cpp:276]   --->   Operation 3279 'read' 'gmem_write_addr_15_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 229> <Delay = 1.20>
ST_393 : Operation 3280 [1/1] (0.00ns)   --->   "%zext_ln273_14 = zext i11 %ic_29" [minkowski_net.cpp:273]   --->   Operation 3280 'zext' 'zext_ln273_14' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3281 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3281 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3282 [1/1] (0.00ns)   --->   "%bitcast_ln276_14 = bitcast i32 %gmem_write_addr_15_read" [minkowski_net.cpp:276]   --->   Operation 3282 'bitcast' 'bitcast_ln276_14' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3283 [1/1] (0.00ns)   --->   "%neighbor_features_addr_29 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_14" [minkowski_net.cpp:276]   --->   Operation 3283 'getelementptr' 'neighbor_features_addr_29' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3284 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_14, i10 %neighbor_features_addr_29" [minkowski_net.cpp:276]   --->   Operation 3284 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 3285 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.15" [minkowski_net.cpp:273]   --->   Operation 3285 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 394 <SV = 228> <Delay = 4.24>
ST_394 : Operation 3286 [1/1] (0.00ns)   --->   "%indvar_flatten139 = phi i21 %add_ln287_42, void %new.latch.for.inc84.15.split, i21 0, void %for.inc84.15.preheader" [minkowski_net.cpp:287]   --->   Operation 3286 'phi' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3287 [1/1] (0.00ns)   --->   "%oc_15 = phi i11 %select_ln287_31, void %new.latch.for.inc84.15.split, i11 0, void %for.inc84.15.preheader" [minkowski_net.cpp:287]   --->   Operation 3287 'phi' 'oc_15' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3288 [1/1] (0.00ns)   --->   "%ic_30 = phi i11 %add_ln288_15, void %new.latch.for.inc84.15.split, i11 0, void %for.inc84.15.preheader" [minkowski_net.cpp:288]   --->   Operation 3288 'phi' 'ic_30' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3289 [1/1] (0.00ns)   --->   "%add26_15 = phi i32 %add_14, void %new.latch.for.inc84.15.split, i32 <undef>, void %for.inc84.15.preheader" [minkowski_net.cpp:290]   --->   Operation 3289 'phi' 'add26_15' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3290 [1/1] (0.00ns)   --->   "%zext_ln287_42 = zext i21 %indvar_flatten139" [minkowski_net.cpp:287]   --->   Operation 3290 'zext' 'zext_ln287_42' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3291 [1/1] (0.82ns)   --->   "%icmp_ln287_15 = icmp_eq  i22 %zext_ln287_42, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3291 'icmp' 'icmp_ln287_15' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3292 [1/1] (0.81ns)   --->   "%add_ln287_42 = add i21 %indvar_flatten139, i21 1" [minkowski_net.cpp:287]   --->   Operation 3292 'add' 'add_ln287_42' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3293 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_15, void %for.cond69.for.inc87_crit_edge.15.split, void %for.inc90.15.loopexit" [minkowski_net.cpp:287]   --->   Operation 3293 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3294 [1/1] (0.73ns)   --->   "%add_ln287_15 = add i11 %oc_15, i11 1" [minkowski_net.cpp:287]   --->   Operation 3294 'add' 'add_ln287_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3295 [1/1] (0.73ns)   --->   "%icmp_ln288_30 = icmp_eq  i11 %ic_30, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3295 'icmp' 'icmp_ln288_30' <Predicate = (!icmp_ln287_15)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3296 [1/1] (0.30ns)   --->   "%select_ln287_30 = select i1 %icmp_ln288_30, i11 0, i11 %ic_30" [minkowski_net.cpp:287]   --->   Operation 3296 'select' 'select_ln287_30' <Predicate = (!icmp_ln287_15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_394 : Operation 3297 [1/1] (0.30ns)   --->   "%select_ln287_31 = select i1 %icmp_ln288_30, i11 %add_ln287_15, i11 %oc_15" [minkowski_net.cpp:287]   --->   Operation 3297 'select' 'select_ln287_31' <Predicate = (!icmp_ln287_15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_394 : Operation 3298 [1/1] (0.00ns)   --->   "%zext_ln290_51 = zext i11 %select_ln287_31" [minkowski_net.cpp:290]   --->   Operation 3298 'zext' 'zext_ln290_51' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3299 [1/1] (0.00ns)   --->   "%zext_ln288_15 = zext i11 %select_ln287_30" [minkowski_net.cpp:288]   --->   Operation 3299 'zext' 'zext_ln288_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_30, i10 0" [minkowski_net.cpp:290]   --->   Operation 3300 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln290_52 = zext i21 %tmp_72" [minkowski_net.cpp:290]   --->   Operation 3301 'zext' 'zext_ln290_52' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_22 = add i25 %zext_ln290_52, i25 15728640" [minkowski_net.cpp:290]   --->   Operation 3302 'add' 'add_ln290_22' <Predicate = (!icmp_ln287_15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_394 : Operation 3303 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_23 = add i25 %add_ln290_22, i25 %zext_ln290_51" [minkowski_net.cpp:290]   --->   Operation 3303 'add' 'add_ln290_23' <Predicate = (!icmp_ln287_15)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_394 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln290_53 = zext i25 %add_ln290_23" [minkowski_net.cpp:290]   --->   Operation 3304 'zext' 'zext_ln290_53' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3305 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_15 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_53" [minkowski_net.cpp:290]   --->   Operation 3305 'getelementptr' 'layer_weights_12_addr_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3306 [1/1] (0.00ns)   --->   "%neighbor_features_addr_30 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_15" [minkowski_net.cpp:290]   --->   Operation 3306 'getelementptr' 'neighbor_features_addr_30' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_394 : Operation 3307 [2/2] (1.20ns)   --->   "%neighbor_features_load_15 = load i10 %neighbor_features_addr_30" [minkowski_net.cpp:290]   --->   Operation 3307 'load' 'neighbor_features_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 3308 [2/2] (1.24ns)   --->   "%layer_weights_12_load_15 = load i25 %layer_weights_12_addr_15" [minkowski_net.cpp:290]   --->   Operation 3308 'load' 'layer_weights_12_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_394 : Operation 3309 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.15" [minkowski_net.cpp:288]   --->   Operation 3309 'br' 'br_ln288' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>

State 395 <SV = 229> <Delay = 1.24>
ST_395 : Operation 3310 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_15 = load i10 %neighbor_features_addr_30" [minkowski_net.cpp:290]   --->   Operation 3310 'load' 'neighbor_features_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 3311 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_15 = load i25 %layer_weights_12_addr_15" [minkowski_net.cpp:290]   --->   Operation 3311 'load' 'layer_weights_12_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 396 <SV = 230> <Delay = 4.08>
ST_396 : Operation 3312 [1/1] (0.73ns)   --->   "%first_iter_15 = icmp_eq  i11 %select_ln287_30, i11 0" [minkowski_net.cpp:287]   --->   Operation 3312 'icmp' 'first_iter_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3313 [1/1] (0.00ns)   --->   "%bitcast_ln290_46 = bitcast i32 %layer_weights_12_load_15" [minkowski_net.cpp:290]   --->   Operation 3313 'bitcast' 'bitcast_ln290_46' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_396 : Operation 3314 [3/3] (4.08ns)   --->   "%mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46" [minkowski_net.cpp:290]   --->   Operation 3314 'fmul' 'mul_14' <Predicate = (!icmp_ln287_15)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3315 [1/1] (0.73ns)   --->   "%add_ln288_15 = add i11 %select_ln287_30, i11 1" [minkowski_net.cpp:288]   --->   Operation 3315 'add' 'add_ln288_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3316 [1/1] (0.73ns)   --->   "%icmp_ln288_31 = icmp_eq  i11 %add_ln288_15, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3316 'icmp' 'icmp_ln288_31' <Predicate = (!icmp_ln287_15)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3317 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_31, void %new.latch.for.inc84.15.split, void %last.iter.for.inc84.15.split" [minkowski_net.cpp:288]   --->   Operation 3317 'br' 'br_ln288' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>

State 397 <SV = 231> <Delay = 4.08>
ST_397 : Operation 3318 [1/1] (0.00ns)   --->   "%zext_ln287_15 = zext i11 %select_ln287_31" [minkowski_net.cpp:287]   --->   Operation 3318 'zext' 'zext_ln287_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_397 : Operation 3319 [1/1] (0.00ns)   --->   "%output_features_addr_15 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_15" [minkowski_net.cpp:290]   --->   Operation 3319 'getelementptr' 'output_features_addr_15' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_397 : Operation 3320 [2/2] (1.20ns)   --->   "%output_features_load_15 = load i10 %output_features_addr_15" [minkowski_net.cpp:290]   --->   Operation 3320 'load' 'output_features_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 3321 [2/3] (4.08ns)   --->   "%mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46" [minkowski_net.cpp:290]   --->   Operation 3321 'fmul' 'mul_14' <Predicate = (!icmp_ln287_15)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 232> <Delay = 4.08>
ST_398 : Operation 3322 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_15 = load i10 %output_features_addr_15" [minkowski_net.cpp:290]   --->   Operation 3322 'load' 'output_features_load_15' <Predicate = (!icmp_ln287_15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 3323 [1/1] (0.00ns)   --->   "%bitcast_ln290_45 = bitcast i32 %output_features_load_15" [minkowski_net.cpp:290]   --->   Operation 3323 'bitcast' 'bitcast_ln290_45' <Predicate = (!icmp_ln287_15 & first_iter_15)> <Delay = 0.00>
ST_398 : Operation 3324 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.15.split" [minkowski_net.cpp:288]   --->   Operation 3324 'br' 'br_ln288' <Predicate = (!icmp_ln287_15 & first_iter_15)> <Delay = 0.38>
ST_398 : Operation 3325 [1/3] (4.08ns)   --->   "%mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46" [minkowski_net.cpp:290]   --->   Operation 3325 'fmul' 'mul_14' <Predicate = (!icmp_ln287_15)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 233> <Delay = 4.24>
ST_399 : Operation 3326 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3326 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_399 : Operation 3327 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3327 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_399 : Operation 3328 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_15, void %for.inc84.15.split, void %for.first.iter.for.inc84.15" [minkowski_net.cpp:288]   --->   Operation 3328 'br' 'br_ln288' <Predicate = (!icmp_ln287_15)> <Delay = 0.38>
ST_399 : Operation 3329 [1/1] (0.00ns)   --->   "%bitcast_ln290_4524 = phi i32 %add26_15, void %for.cond69.for.inc87_crit_edge.15.split, i32 %bitcast_ln290_45, void %for.first.iter.for.inc84.15" [minkowski_net.cpp:290]   --->   Operation 3329 'phi' 'bitcast_ln290_4524' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_399 : Operation 3330 [4/4] (3.86ns)   --->   "%add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14" [minkowski_net.cpp:290]   --->   Operation 3330 'fadd' 'add_14' <Predicate = (!icmp_ln287_15)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 234> <Delay = 3.86>
ST_400 : Operation 3331 [3/4] (3.86ns)   --->   "%add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14" [minkowski_net.cpp:290]   --->   Operation 3331 'fadd' 'add_14' <Predicate = (!icmp_ln287_15)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 235> <Delay = 3.86>
ST_401 : Operation 3332 [2/4] (3.86ns)   --->   "%add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14" [minkowski_net.cpp:290]   --->   Operation 3332 'fadd' 'add_14' <Predicate = (!icmp_ln287_15)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 236> <Delay = 8.49>
ST_402 : Operation 3333 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3333 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>
ST_402 : Operation 3334 [1/4] (3.86ns)   --->   "%add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14" [minkowski_net.cpp:290]   --->   Operation 3334 'fadd' 'add_14' <Predicate = (!icmp_ln287_15)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3335 [1/1] (0.00ns)   --->   "%bitcast_ln290_47 = bitcast i32 %add_14" [minkowski_net.cpp:290]   --->   Operation 3335 'bitcast' 'bitcast_ln290_47' <Predicate = (!icmp_ln287_15)> <Delay = 0.00>

State 403 <SV = 237> <Delay = 1.20>
ST_403 : Operation 3336 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_47, i10 %output_features_addr_15" [minkowski_net.cpp:290]   --->   Operation 3336 'store' 'store_ln290' <Predicate = (icmp_ln288_31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 3337 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.15.split" [minkowski_net.cpp:288]   --->   Operation 3337 'br' 'br_ln288' <Predicate = (icmp_ln288_31)> <Delay = 0.00>

State 404 <SV = 229> <Delay = 4.38>
ST_404 : Operation 3338 [8/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3338 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 230> <Delay = 4.38>
ST_405 : Operation 3339 [7/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3339 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 231> <Delay = 4.38>
ST_406 : Operation 3340 [6/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3340 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 232> <Delay = 4.38>
ST_407 : Operation 3341 [5/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3341 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 233> <Delay = 4.38>
ST_408 : Operation 3342 [4/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3342 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 234> <Delay = 4.38>
ST_409 : Operation 3343 [3/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3343 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 235> <Delay = 4.38>
ST_410 : Operation 3344 [2/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3344 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 236> <Delay = 4.38>
ST_411 : Operation 3345 [1/8] (4.38ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3345 'readreq' 'empty_75' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_411 : Operation 3346 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.16" [minkowski_net.cpp:273]   --->   Operation 3346 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 412 <SV = 237> <Delay = 1.12>
ST_412 : Operation 3347 [1/1] (0.00ns)   --->   "%ic_31 = phi i11 %add_ln273_15, void %for.inc48.16.split, i11 0, void %for.inc90.15.loopexit" [minkowski_net.cpp:273]   --->   Operation 3347 'phi' 'ic_31' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3348 [1/1] (0.73ns)   --->   "%icmp_ln273_15 = icmp_eq  i11 %ic_31, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3348 'icmp' 'icmp_ln273_15' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 3349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3349 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3350 [1/1] (0.73ns)   --->   "%add_ln273_15 = add i11 %ic_31, i11 1" [minkowski_net.cpp:273]   --->   Operation 3350 'add' 'add_ln273_15' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 3351 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_15, void %for.inc48.16.split, void %for.inc84.16.preheader" [minkowski_net.cpp:273]   --->   Operation 3351 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3352 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.16" [minkowski_net.cpp:287]   --->   Operation 3352 'br' 'br_ln287' <Predicate = (icmp_ln273_15)> <Delay = 0.38>

State 413 <SV = 238> <Delay = 4.38>
ST_413 : Operation 3353 [1/1] (4.38ns)   --->   "%gmem_write_addr_16_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_16" [minkowski_net.cpp:276]   --->   Operation 3353 'read' 'gmem_write_addr_16_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 239> <Delay = 1.20>
ST_414 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln273_15 = zext i11 %ic_31" [minkowski_net.cpp:273]   --->   Operation 3354 'zext' 'zext_ln273_15' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3355 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3355 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3356 [1/1] (0.00ns)   --->   "%bitcast_ln276_15 = bitcast i32 %gmem_write_addr_16_read" [minkowski_net.cpp:276]   --->   Operation 3356 'bitcast' 'bitcast_ln276_15' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3357 [1/1] (0.00ns)   --->   "%neighbor_features_addr_31 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_15" [minkowski_net.cpp:276]   --->   Operation 3357 'getelementptr' 'neighbor_features_addr_31' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3358 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_15, i10 %neighbor_features_addr_31" [minkowski_net.cpp:276]   --->   Operation 3358 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 3359 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.16" [minkowski_net.cpp:273]   --->   Operation 3359 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 415 <SV = 238> <Delay = 4.24>
ST_415 : Operation 3360 [1/1] (0.00ns)   --->   "%indvar_flatten146 = phi i21 %add_ln287_43, void %new.latch.for.inc84.16.split, i21 0, void %for.inc84.16.preheader" [minkowski_net.cpp:287]   --->   Operation 3360 'phi' 'indvar_flatten146' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3361 [1/1] (0.00ns)   --->   "%oc_16 = phi i11 %select_ln287_33, void %new.latch.for.inc84.16.split, i11 0, void %for.inc84.16.preheader" [minkowski_net.cpp:287]   --->   Operation 3361 'phi' 'oc_16' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3362 [1/1] (0.00ns)   --->   "%ic_32 = phi i11 %add_ln288_16, void %new.latch.for.inc84.16.split, i11 0, void %for.inc84.16.preheader" [minkowski_net.cpp:288]   --->   Operation 3362 'phi' 'ic_32' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3363 [1/1] (0.00ns)   --->   "%add26_16 = phi i32 %add_15, void %new.latch.for.inc84.16.split, i32 <undef>, void %for.inc84.16.preheader" [minkowski_net.cpp:290]   --->   Operation 3363 'phi' 'add26_16' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln287_43 = zext i21 %indvar_flatten146" [minkowski_net.cpp:287]   --->   Operation 3364 'zext' 'zext_ln287_43' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3365 [1/1] (0.82ns)   --->   "%icmp_ln287_16 = icmp_eq  i22 %zext_ln287_43, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3365 'icmp' 'icmp_ln287_16' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3366 [1/1] (0.81ns)   --->   "%add_ln287_43 = add i21 %indvar_flatten146, i21 1" [minkowski_net.cpp:287]   --->   Operation 3366 'add' 'add_ln287_43' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3367 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_16, void %for.cond69.for.inc87_crit_edge.16.split, void %for.inc90.16.loopexit" [minkowski_net.cpp:287]   --->   Operation 3367 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3368 [1/1] (0.73ns)   --->   "%add_ln287_16 = add i11 %oc_16, i11 1" [minkowski_net.cpp:287]   --->   Operation 3368 'add' 'add_ln287_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3369 [1/1] (0.73ns)   --->   "%icmp_ln288_32 = icmp_eq  i11 %ic_32, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3369 'icmp' 'icmp_ln288_32' <Predicate = (!icmp_ln287_16)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3370 [1/1] (0.30ns)   --->   "%select_ln287_32 = select i1 %icmp_ln288_32, i11 0, i11 %ic_32" [minkowski_net.cpp:287]   --->   Operation 3370 'select' 'select_ln287_32' <Predicate = (!icmp_ln287_16)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_415 : Operation 3371 [1/1] (0.30ns)   --->   "%select_ln287_33 = select i1 %icmp_ln288_32, i11 %add_ln287_16, i11 %oc_16" [minkowski_net.cpp:287]   --->   Operation 3371 'select' 'select_ln287_33' <Predicate = (!icmp_ln287_16)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_415 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln290_54 = zext i11 %select_ln287_33" [minkowski_net.cpp:290]   --->   Operation 3372 'zext' 'zext_ln290_54' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln288_16 = zext i11 %select_ln287_32" [minkowski_net.cpp:288]   --->   Operation 3373 'zext' 'zext_ln288_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3374 [1/1] (0.00ns)   --->   "%zext_ln290_12 = zext i11 %select_ln287_32" [minkowski_net.cpp:290]   --->   Operation 3374 'zext' 'zext_ln290_12' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i14.i10, i1 1, i14 %zext_ln290_12, i10 0" [minkowski_net.cpp:290]   --->   Operation 3375 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3376 [1/1] (0.83ns)   --->   "%add_ln290_24 = add i25 %tmp_73, i25 %zext_ln290_54" [minkowski_net.cpp:290]   --->   Operation 3376 'add' 'add_ln290_24' <Predicate = (!icmp_ln287_16)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln290_55 = zext i25 %add_ln290_24" [minkowski_net.cpp:290]   --->   Operation 3377 'zext' 'zext_ln290_55' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3378 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_16 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_55" [minkowski_net.cpp:290]   --->   Operation 3378 'getelementptr' 'layer_weights_12_addr_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3379 [1/1] (0.00ns)   --->   "%neighbor_features_addr_32 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_16" [minkowski_net.cpp:290]   --->   Operation 3379 'getelementptr' 'neighbor_features_addr_32' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_415 : Operation 3380 [2/2] (1.20ns)   --->   "%neighbor_features_load_16 = load i10 %neighbor_features_addr_32" [minkowski_net.cpp:290]   --->   Operation 3380 'load' 'neighbor_features_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 3381 [2/2] (1.24ns)   --->   "%layer_weights_12_load_16 = load i25 %layer_weights_12_addr_16" [minkowski_net.cpp:290]   --->   Operation 3381 'load' 'layer_weights_12_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_415 : Operation 3382 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.16" [minkowski_net.cpp:288]   --->   Operation 3382 'br' 'br_ln288' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>

State 416 <SV = 239> <Delay = 1.24>
ST_416 : Operation 3383 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_16 = load i10 %neighbor_features_addr_32" [minkowski_net.cpp:290]   --->   Operation 3383 'load' 'neighbor_features_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 3384 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_16 = load i25 %layer_weights_12_addr_16" [minkowski_net.cpp:290]   --->   Operation 3384 'load' 'layer_weights_12_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 417 <SV = 240> <Delay = 4.08>
ST_417 : Operation 3385 [1/1] (0.73ns)   --->   "%first_iter_16 = icmp_eq  i11 %select_ln287_32, i11 0" [minkowski_net.cpp:287]   --->   Operation 3385 'icmp' 'first_iter_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 3386 [1/1] (0.00ns)   --->   "%bitcast_ln290_49 = bitcast i32 %layer_weights_12_load_16" [minkowski_net.cpp:290]   --->   Operation 3386 'bitcast' 'bitcast_ln290_49' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_417 : Operation 3387 [3/3] (4.08ns)   --->   "%mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49" [minkowski_net.cpp:290]   --->   Operation 3387 'fmul' 'mul_15' <Predicate = (!icmp_ln287_16)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 3388 [1/1] (0.73ns)   --->   "%add_ln288_16 = add i11 %select_ln287_32, i11 1" [minkowski_net.cpp:288]   --->   Operation 3388 'add' 'add_ln288_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 3389 [1/1] (0.73ns)   --->   "%icmp_ln288_33 = icmp_eq  i11 %add_ln288_16, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3389 'icmp' 'icmp_ln288_33' <Predicate = (!icmp_ln287_16)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 3390 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_33, void %new.latch.for.inc84.16.split, void %last.iter.for.inc84.16.split" [minkowski_net.cpp:288]   --->   Operation 3390 'br' 'br_ln288' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>

State 418 <SV = 241> <Delay = 4.08>
ST_418 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln287_16 = zext i11 %select_ln287_33" [minkowski_net.cpp:287]   --->   Operation 3391 'zext' 'zext_ln287_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_418 : Operation 3392 [1/1] (0.00ns)   --->   "%output_features_addr_16 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_16" [minkowski_net.cpp:290]   --->   Operation 3392 'getelementptr' 'output_features_addr_16' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_418 : Operation 3393 [2/2] (1.20ns)   --->   "%output_features_load_16 = load i10 %output_features_addr_16" [minkowski_net.cpp:290]   --->   Operation 3393 'load' 'output_features_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 3394 [2/3] (4.08ns)   --->   "%mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49" [minkowski_net.cpp:290]   --->   Operation 3394 'fmul' 'mul_15' <Predicate = (!icmp_ln287_16)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 242> <Delay = 4.08>
ST_419 : Operation 3395 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_16 = load i10 %output_features_addr_16" [minkowski_net.cpp:290]   --->   Operation 3395 'load' 'output_features_load_16' <Predicate = (!icmp_ln287_16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 3396 [1/1] (0.00ns)   --->   "%bitcast_ln290_48 = bitcast i32 %output_features_load_16" [minkowski_net.cpp:290]   --->   Operation 3396 'bitcast' 'bitcast_ln290_48' <Predicate = (!icmp_ln287_16 & first_iter_16)> <Delay = 0.00>
ST_419 : Operation 3397 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.16.split" [minkowski_net.cpp:288]   --->   Operation 3397 'br' 'br_ln288' <Predicate = (!icmp_ln287_16 & first_iter_16)> <Delay = 0.38>
ST_419 : Operation 3398 [1/3] (4.08ns)   --->   "%mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49" [minkowski_net.cpp:290]   --->   Operation 3398 'fmul' 'mul_15' <Predicate = (!icmp_ln287_16)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 243> <Delay = 4.24>
ST_420 : Operation 3399 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3399 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_420 : Operation 3400 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3400 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_420 : Operation 3401 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_16, void %for.inc84.16.split, void %for.first.iter.for.inc84.16" [minkowski_net.cpp:288]   --->   Operation 3401 'br' 'br_ln288' <Predicate = (!icmp_ln287_16)> <Delay = 0.38>
ST_420 : Operation 3402 [1/1] (0.00ns)   --->   "%bitcast_ln290_4825 = phi i32 %add26_16, void %for.cond69.for.inc87_crit_edge.16.split, i32 %bitcast_ln290_48, void %for.first.iter.for.inc84.16" [minkowski_net.cpp:290]   --->   Operation 3402 'phi' 'bitcast_ln290_4825' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_420 : Operation 3403 [4/4] (3.86ns)   --->   "%add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15" [minkowski_net.cpp:290]   --->   Operation 3403 'fadd' 'add_15' <Predicate = (!icmp_ln287_16)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 244> <Delay = 3.86>
ST_421 : Operation 3404 [3/4] (3.86ns)   --->   "%add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15" [minkowski_net.cpp:290]   --->   Operation 3404 'fadd' 'add_15' <Predicate = (!icmp_ln287_16)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 245> <Delay = 3.86>
ST_422 : Operation 3405 [2/4] (3.86ns)   --->   "%add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15" [minkowski_net.cpp:290]   --->   Operation 3405 'fadd' 'add_15' <Predicate = (!icmp_ln287_16)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 246> <Delay = 8.49>
ST_423 : Operation 3406 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3406 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>
ST_423 : Operation 3407 [1/4] (3.86ns)   --->   "%add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15" [minkowski_net.cpp:290]   --->   Operation 3407 'fadd' 'add_15' <Predicate = (!icmp_ln287_16)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 3408 [1/1] (0.00ns)   --->   "%bitcast_ln290_50 = bitcast i32 %add_15" [minkowski_net.cpp:290]   --->   Operation 3408 'bitcast' 'bitcast_ln290_50' <Predicate = (!icmp_ln287_16)> <Delay = 0.00>

State 424 <SV = 247> <Delay = 1.20>
ST_424 : Operation 3409 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_50, i10 %output_features_addr_16" [minkowski_net.cpp:290]   --->   Operation 3409 'store' 'store_ln290' <Predicate = (icmp_ln288_33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 3410 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.16.split" [minkowski_net.cpp:288]   --->   Operation 3410 'br' 'br_ln288' <Predicate = (icmp_ln288_33)> <Delay = 0.00>

State 425 <SV = 239> <Delay = 4.38>
ST_425 : Operation 3411 [8/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3411 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 240> <Delay = 4.38>
ST_426 : Operation 3412 [7/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3412 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 241> <Delay = 4.38>
ST_427 : Operation 3413 [6/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3413 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 242> <Delay = 4.38>
ST_428 : Operation 3414 [5/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3414 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 243> <Delay = 4.38>
ST_429 : Operation 3415 [4/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3415 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 244> <Delay = 4.38>
ST_430 : Operation 3416 [3/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3416 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 245> <Delay = 4.38>
ST_431 : Operation 3417 [2/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3417 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 246> <Delay = 4.38>
ST_432 : Operation 3418 [1/8] (4.38ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3418 'readreq' 'empty_76' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_432 : Operation 3419 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.17" [minkowski_net.cpp:273]   --->   Operation 3419 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 433 <SV = 247> <Delay = 1.12>
ST_433 : Operation 3420 [1/1] (0.00ns)   --->   "%ic_33 = phi i11 %add_ln273_16, void %for.inc48.17.split, i11 0, void %for.inc90.16.loopexit" [minkowski_net.cpp:273]   --->   Operation 3420 'phi' 'ic_33' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 3421 [1/1] (0.73ns)   --->   "%icmp_ln273_16 = icmp_eq  i11 %ic_33, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3421 'icmp' 'icmp_ln273_16' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 3422 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3422 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 3423 [1/1] (0.73ns)   --->   "%add_ln273_16 = add i11 %ic_33, i11 1" [minkowski_net.cpp:273]   --->   Operation 3423 'add' 'add_ln273_16' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 3424 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_16, void %for.inc48.17.split, void %for.inc84.17.preheader" [minkowski_net.cpp:273]   --->   Operation 3424 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 3425 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.17" [minkowski_net.cpp:287]   --->   Operation 3425 'br' 'br_ln287' <Predicate = (icmp_ln273_16)> <Delay = 0.38>

State 434 <SV = 248> <Delay = 4.38>
ST_434 : Operation 3426 [1/1] (4.38ns)   --->   "%gmem_write_addr_17_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_17" [minkowski_net.cpp:276]   --->   Operation 3426 'read' 'gmem_write_addr_17_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 435 <SV = 249> <Delay = 1.20>
ST_435 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln273_16 = zext i11 %ic_33" [minkowski_net.cpp:273]   --->   Operation 3427 'zext' 'zext_ln273_16' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 3428 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3428 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 3429 [1/1] (0.00ns)   --->   "%bitcast_ln276_16 = bitcast i32 %gmem_write_addr_17_read" [minkowski_net.cpp:276]   --->   Operation 3429 'bitcast' 'bitcast_ln276_16' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 3430 [1/1] (0.00ns)   --->   "%neighbor_features_addr_33 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_16" [minkowski_net.cpp:276]   --->   Operation 3430 'getelementptr' 'neighbor_features_addr_33' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 3431 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_16, i10 %neighbor_features_addr_33" [minkowski_net.cpp:276]   --->   Operation 3431 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 3432 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.17" [minkowski_net.cpp:273]   --->   Operation 3432 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 436 <SV = 248> <Delay = 4.24>
ST_436 : Operation 3433 [1/1] (0.00ns)   --->   "%indvar_flatten153 = phi i21 %add_ln287_44, void %new.latch.for.inc84.17.split, i21 0, void %for.inc84.17.preheader" [minkowski_net.cpp:287]   --->   Operation 3433 'phi' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3434 [1/1] (0.00ns)   --->   "%oc_17 = phi i11 %select_ln287_35, void %new.latch.for.inc84.17.split, i11 0, void %for.inc84.17.preheader" [minkowski_net.cpp:287]   --->   Operation 3434 'phi' 'oc_17' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3435 [1/1] (0.00ns)   --->   "%ic_34 = phi i11 %add_ln288_17, void %new.latch.for.inc84.17.split, i11 0, void %for.inc84.17.preheader" [minkowski_net.cpp:288]   --->   Operation 3435 'phi' 'ic_34' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3436 [1/1] (0.00ns)   --->   "%add26_17 = phi i32 %add_16, void %new.latch.for.inc84.17.split, i32 <undef>, void %for.inc84.17.preheader" [minkowski_net.cpp:290]   --->   Operation 3436 'phi' 'add26_17' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln287_44 = zext i21 %indvar_flatten153" [minkowski_net.cpp:287]   --->   Operation 3437 'zext' 'zext_ln287_44' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3438 [1/1] (0.82ns)   --->   "%icmp_ln287_17 = icmp_eq  i22 %zext_ln287_44, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3438 'icmp' 'icmp_ln287_17' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 3439 [1/1] (0.81ns)   --->   "%add_ln287_44 = add i21 %indvar_flatten153, i21 1" [minkowski_net.cpp:287]   --->   Operation 3439 'add' 'add_ln287_44' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 3440 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_17, void %for.cond69.for.inc87_crit_edge.17.split, void %for.inc90.17.loopexit" [minkowski_net.cpp:287]   --->   Operation 3440 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3441 [1/1] (0.73ns)   --->   "%add_ln287_17 = add i11 %oc_17, i11 1" [minkowski_net.cpp:287]   --->   Operation 3441 'add' 'add_ln287_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 3442 [1/1] (0.73ns)   --->   "%icmp_ln288_34 = icmp_eq  i11 %ic_34, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3442 'icmp' 'icmp_ln288_34' <Predicate = (!icmp_ln287_17)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 3443 [1/1] (0.30ns)   --->   "%select_ln287_34 = select i1 %icmp_ln288_34, i11 0, i11 %ic_34" [minkowski_net.cpp:287]   --->   Operation 3443 'select' 'select_ln287_34' <Predicate = (!icmp_ln287_17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_436 : Operation 3444 [1/1] (0.30ns)   --->   "%select_ln287_35 = select i1 %icmp_ln288_34, i11 %add_ln287_17, i11 %oc_17" [minkowski_net.cpp:287]   --->   Operation 3444 'select' 'select_ln287_35' <Predicate = (!icmp_ln287_17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_436 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln290_56 = zext i11 %select_ln287_35" [minkowski_net.cpp:290]   --->   Operation 3445 'zext' 'zext_ln290_56' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln288_17 = zext i11 %select_ln287_34" [minkowski_net.cpp:288]   --->   Operation 3446 'zext' 'zext_ln288_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_34, i10 0" [minkowski_net.cpp:290]   --->   Operation 3447 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln290_57 = zext i21 %tmp_74" [minkowski_net.cpp:290]   --->   Operation 3448 'zext' 'zext_ln290_57' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_25 = add i25 %zext_ln290_57, i25 17825792" [minkowski_net.cpp:290]   --->   Operation 3449 'add' 'add_ln290_25' <Predicate = (!icmp_ln287_17)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_436 : Operation 3450 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_26 = add i25 %add_ln290_25, i25 %zext_ln290_56" [minkowski_net.cpp:290]   --->   Operation 3450 'add' 'add_ln290_26' <Predicate = (!icmp_ln287_17)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_436 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln290_58 = zext i25 %add_ln290_26" [minkowski_net.cpp:290]   --->   Operation 3451 'zext' 'zext_ln290_58' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3452 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_17 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_58" [minkowski_net.cpp:290]   --->   Operation 3452 'getelementptr' 'layer_weights_12_addr_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3453 [1/1] (0.00ns)   --->   "%neighbor_features_addr_34 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_17" [minkowski_net.cpp:290]   --->   Operation 3453 'getelementptr' 'neighbor_features_addr_34' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_436 : Operation 3454 [2/2] (1.20ns)   --->   "%neighbor_features_load_17 = load i10 %neighbor_features_addr_34" [minkowski_net.cpp:290]   --->   Operation 3454 'load' 'neighbor_features_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 3455 [2/2] (1.24ns)   --->   "%layer_weights_12_load_17 = load i25 %layer_weights_12_addr_17" [minkowski_net.cpp:290]   --->   Operation 3455 'load' 'layer_weights_12_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_436 : Operation 3456 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.17" [minkowski_net.cpp:288]   --->   Operation 3456 'br' 'br_ln288' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>

State 437 <SV = 249> <Delay = 1.24>
ST_437 : Operation 3457 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_17 = load i10 %neighbor_features_addr_34" [minkowski_net.cpp:290]   --->   Operation 3457 'load' 'neighbor_features_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 3458 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_17 = load i25 %layer_weights_12_addr_17" [minkowski_net.cpp:290]   --->   Operation 3458 'load' 'layer_weights_12_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 438 <SV = 250> <Delay = 4.08>
ST_438 : Operation 3459 [1/1] (0.73ns)   --->   "%first_iter_17 = icmp_eq  i11 %select_ln287_34, i11 0" [minkowski_net.cpp:287]   --->   Operation 3459 'icmp' 'first_iter_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3460 [1/1] (0.00ns)   --->   "%bitcast_ln290_52 = bitcast i32 %layer_weights_12_load_17" [minkowski_net.cpp:290]   --->   Operation 3460 'bitcast' 'bitcast_ln290_52' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_438 : Operation 3461 [3/3] (4.08ns)   --->   "%mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52" [minkowski_net.cpp:290]   --->   Operation 3461 'fmul' 'mul_16' <Predicate = (!icmp_ln287_17)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3462 [1/1] (0.73ns)   --->   "%add_ln288_17 = add i11 %select_ln287_34, i11 1" [minkowski_net.cpp:288]   --->   Operation 3462 'add' 'add_ln288_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3463 [1/1] (0.73ns)   --->   "%icmp_ln288_35 = icmp_eq  i11 %add_ln288_17, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3463 'icmp' 'icmp_ln288_35' <Predicate = (!icmp_ln287_17)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3464 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_35, void %new.latch.for.inc84.17.split, void %last.iter.for.inc84.17.split" [minkowski_net.cpp:288]   --->   Operation 3464 'br' 'br_ln288' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>

State 439 <SV = 251> <Delay = 4.08>
ST_439 : Operation 3465 [1/1] (0.00ns)   --->   "%zext_ln287_17 = zext i11 %select_ln287_35" [minkowski_net.cpp:287]   --->   Operation 3465 'zext' 'zext_ln287_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_439 : Operation 3466 [1/1] (0.00ns)   --->   "%output_features_addr_17 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_17" [minkowski_net.cpp:290]   --->   Operation 3466 'getelementptr' 'output_features_addr_17' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_439 : Operation 3467 [2/2] (1.20ns)   --->   "%output_features_load_17 = load i10 %output_features_addr_17" [minkowski_net.cpp:290]   --->   Operation 3467 'load' 'output_features_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 3468 [2/3] (4.08ns)   --->   "%mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52" [minkowski_net.cpp:290]   --->   Operation 3468 'fmul' 'mul_16' <Predicate = (!icmp_ln287_17)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 252> <Delay = 4.08>
ST_440 : Operation 3469 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_17 = load i10 %output_features_addr_17" [minkowski_net.cpp:290]   --->   Operation 3469 'load' 'output_features_load_17' <Predicate = (!icmp_ln287_17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 3470 [1/1] (0.00ns)   --->   "%bitcast_ln290_51 = bitcast i32 %output_features_load_17" [minkowski_net.cpp:290]   --->   Operation 3470 'bitcast' 'bitcast_ln290_51' <Predicate = (!icmp_ln287_17 & first_iter_17)> <Delay = 0.00>
ST_440 : Operation 3471 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.17.split" [minkowski_net.cpp:288]   --->   Operation 3471 'br' 'br_ln288' <Predicate = (!icmp_ln287_17 & first_iter_17)> <Delay = 0.38>
ST_440 : Operation 3472 [1/3] (4.08ns)   --->   "%mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52" [minkowski_net.cpp:290]   --->   Operation 3472 'fmul' 'mul_16' <Predicate = (!icmp_ln287_17)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 253> <Delay = 4.24>
ST_441 : Operation 3473 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3473 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_441 : Operation 3474 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3474 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_441 : Operation 3475 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_17, void %for.inc84.17.split, void %for.first.iter.for.inc84.17" [minkowski_net.cpp:288]   --->   Operation 3475 'br' 'br_ln288' <Predicate = (!icmp_ln287_17)> <Delay = 0.38>
ST_441 : Operation 3476 [1/1] (0.00ns)   --->   "%bitcast_ln290_5126 = phi i32 %add26_17, void %for.cond69.for.inc87_crit_edge.17.split, i32 %bitcast_ln290_51, void %for.first.iter.for.inc84.17" [minkowski_net.cpp:290]   --->   Operation 3476 'phi' 'bitcast_ln290_5126' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_441 : Operation 3477 [4/4] (3.86ns)   --->   "%add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16" [minkowski_net.cpp:290]   --->   Operation 3477 'fadd' 'add_16' <Predicate = (!icmp_ln287_17)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 254> <Delay = 3.86>
ST_442 : Operation 3478 [3/4] (3.86ns)   --->   "%add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16" [minkowski_net.cpp:290]   --->   Operation 3478 'fadd' 'add_16' <Predicate = (!icmp_ln287_17)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 255> <Delay = 3.86>
ST_443 : Operation 3479 [2/4] (3.86ns)   --->   "%add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16" [minkowski_net.cpp:290]   --->   Operation 3479 'fadd' 'add_16' <Predicate = (!icmp_ln287_17)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 256> <Delay = 8.49>
ST_444 : Operation 3480 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3480 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>
ST_444 : Operation 3481 [1/4] (3.86ns)   --->   "%add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16" [minkowski_net.cpp:290]   --->   Operation 3481 'fadd' 'add_16' <Predicate = (!icmp_ln287_17)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 3482 [1/1] (0.00ns)   --->   "%bitcast_ln290_53 = bitcast i32 %add_16" [minkowski_net.cpp:290]   --->   Operation 3482 'bitcast' 'bitcast_ln290_53' <Predicate = (!icmp_ln287_17)> <Delay = 0.00>

State 445 <SV = 257> <Delay = 1.20>
ST_445 : Operation 3483 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_53, i10 %output_features_addr_17" [minkowski_net.cpp:290]   --->   Operation 3483 'store' 'store_ln290' <Predicate = (icmp_ln288_35)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 3484 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.17.split" [minkowski_net.cpp:288]   --->   Operation 3484 'br' 'br_ln288' <Predicate = (icmp_ln288_35)> <Delay = 0.00>

State 446 <SV = 249> <Delay = 4.38>
ST_446 : Operation 3485 [8/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3485 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 250> <Delay = 4.38>
ST_447 : Operation 3486 [7/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3486 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 448 <SV = 251> <Delay = 4.38>
ST_448 : Operation 3487 [6/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3487 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 449 <SV = 252> <Delay = 4.38>
ST_449 : Operation 3488 [5/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3488 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 450 <SV = 253> <Delay = 4.38>
ST_450 : Operation 3489 [4/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3489 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 451 <SV = 254> <Delay = 4.38>
ST_451 : Operation 3490 [3/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3490 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 452 <SV = 255> <Delay = 4.38>
ST_452 : Operation 3491 [2/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3491 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 453 <SV = 256> <Delay = 4.38>
ST_453 : Operation 3492 [1/8] (4.38ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3492 'readreq' 'empty_77' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_453 : Operation 3493 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.18" [minkowski_net.cpp:273]   --->   Operation 3493 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 454 <SV = 257> <Delay = 1.12>
ST_454 : Operation 3494 [1/1] (0.00ns)   --->   "%ic_35 = phi i11 %add_ln273_17, void %for.inc48.18.split, i11 0, void %for.inc90.17.loopexit" [minkowski_net.cpp:273]   --->   Operation 3494 'phi' 'ic_35' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3495 [1/1] (0.73ns)   --->   "%icmp_ln273_17 = icmp_eq  i11 %ic_35, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3495 'icmp' 'icmp_ln273_17' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 3496 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3496 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3497 [1/1] (0.73ns)   --->   "%add_ln273_17 = add i11 %ic_35, i11 1" [minkowski_net.cpp:273]   --->   Operation 3497 'add' 'add_ln273_17' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 3498 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_17, void %for.inc48.18.split, void %for.inc84.18.preheader" [minkowski_net.cpp:273]   --->   Operation 3498 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3499 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.18" [minkowski_net.cpp:287]   --->   Operation 3499 'br' 'br_ln287' <Predicate = (icmp_ln273_17)> <Delay = 0.38>

State 455 <SV = 258> <Delay = 4.38>
ST_455 : Operation 3500 [1/1] (4.38ns)   --->   "%gmem_write_addr_18_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_18" [minkowski_net.cpp:276]   --->   Operation 3500 'read' 'gmem_write_addr_18_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 259> <Delay = 1.20>
ST_456 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln273_17 = zext i11 %ic_35" [minkowski_net.cpp:273]   --->   Operation 3501 'zext' 'zext_ln273_17' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 3502 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3502 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 3503 [1/1] (0.00ns)   --->   "%bitcast_ln276_17 = bitcast i32 %gmem_write_addr_18_read" [minkowski_net.cpp:276]   --->   Operation 3503 'bitcast' 'bitcast_ln276_17' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 3504 [1/1] (0.00ns)   --->   "%neighbor_features_addr_35 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_17" [minkowski_net.cpp:276]   --->   Operation 3504 'getelementptr' 'neighbor_features_addr_35' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 3505 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_17, i10 %neighbor_features_addr_35" [minkowski_net.cpp:276]   --->   Operation 3505 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 3506 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.18" [minkowski_net.cpp:273]   --->   Operation 3506 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 457 <SV = 258> <Delay = 4.24>
ST_457 : Operation 3507 [1/1] (0.00ns)   --->   "%indvar_flatten160 = phi i21 %add_ln287_45, void %new.latch.for.inc84.18.split, i21 0, void %for.inc84.18.preheader" [minkowski_net.cpp:287]   --->   Operation 3507 'phi' 'indvar_flatten160' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3508 [1/1] (0.00ns)   --->   "%oc_18 = phi i11 %select_ln287_37, void %new.latch.for.inc84.18.split, i11 0, void %for.inc84.18.preheader" [minkowski_net.cpp:287]   --->   Operation 3508 'phi' 'oc_18' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3509 [1/1] (0.00ns)   --->   "%ic_36 = phi i11 %add_ln288_18, void %new.latch.for.inc84.18.split, i11 0, void %for.inc84.18.preheader" [minkowski_net.cpp:288]   --->   Operation 3509 'phi' 'ic_36' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3510 [1/1] (0.00ns)   --->   "%add26_18 = phi i32 %add_17, void %new.latch.for.inc84.18.split, i32 <undef>, void %for.inc84.18.preheader" [minkowski_net.cpp:290]   --->   Operation 3510 'phi' 'add26_18' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3511 [1/1] (0.00ns)   --->   "%zext_ln287_45 = zext i21 %indvar_flatten160" [minkowski_net.cpp:287]   --->   Operation 3511 'zext' 'zext_ln287_45' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3512 [1/1] (0.82ns)   --->   "%icmp_ln287_18 = icmp_eq  i22 %zext_ln287_45, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3512 'icmp' 'icmp_ln287_18' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 3513 [1/1] (0.81ns)   --->   "%add_ln287_45 = add i21 %indvar_flatten160, i21 1" [minkowski_net.cpp:287]   --->   Operation 3513 'add' 'add_ln287_45' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 3514 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_18, void %for.cond69.for.inc87_crit_edge.18.split, void %for.inc90.18.loopexit" [minkowski_net.cpp:287]   --->   Operation 3514 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3515 [1/1] (0.73ns)   --->   "%add_ln287_18 = add i11 %oc_18, i11 1" [minkowski_net.cpp:287]   --->   Operation 3515 'add' 'add_ln287_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 3516 [1/1] (0.73ns)   --->   "%icmp_ln288_36 = icmp_eq  i11 %ic_36, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3516 'icmp' 'icmp_ln288_36' <Predicate = (!icmp_ln287_18)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 3517 [1/1] (0.30ns)   --->   "%select_ln287_36 = select i1 %icmp_ln288_36, i11 0, i11 %ic_36" [minkowski_net.cpp:287]   --->   Operation 3517 'select' 'select_ln287_36' <Predicate = (!icmp_ln287_18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_457 : Operation 3518 [1/1] (0.30ns)   --->   "%select_ln287_37 = select i1 %icmp_ln288_36, i11 %add_ln287_18, i11 %oc_18" [minkowski_net.cpp:287]   --->   Operation 3518 'select' 'select_ln287_37' <Predicate = (!icmp_ln287_18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_457 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln290_59 = zext i11 %select_ln287_37" [minkowski_net.cpp:290]   --->   Operation 3519 'zext' 'zext_ln290_59' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln288_18 = zext i11 %select_ln287_36" [minkowski_net.cpp:288]   --->   Operation 3520 'zext' 'zext_ln288_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3521 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i4.i11.i10, i4 9, i11 %select_ln287_36, i10 0" [minkowski_net.cpp:290]   --->   Operation 3521 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3522 [1/1] (0.83ns)   --->   "%add_ln290_27 = add i25 %tmp_75, i25 %zext_ln290_59" [minkowski_net.cpp:290]   --->   Operation 3522 'add' 'add_ln290_27' <Predicate = (!icmp_ln287_18)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln290_60 = zext i25 %add_ln290_27" [minkowski_net.cpp:290]   --->   Operation 3523 'zext' 'zext_ln290_60' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3524 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_18 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_60" [minkowski_net.cpp:290]   --->   Operation 3524 'getelementptr' 'layer_weights_12_addr_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3525 [1/1] (0.00ns)   --->   "%neighbor_features_addr_36 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_18" [minkowski_net.cpp:290]   --->   Operation 3525 'getelementptr' 'neighbor_features_addr_36' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_457 : Operation 3526 [2/2] (1.20ns)   --->   "%neighbor_features_load_18 = load i10 %neighbor_features_addr_36" [minkowski_net.cpp:290]   --->   Operation 3526 'load' 'neighbor_features_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 3527 [2/2] (1.24ns)   --->   "%layer_weights_12_load_18 = load i25 %layer_weights_12_addr_18" [minkowski_net.cpp:290]   --->   Operation 3527 'load' 'layer_weights_12_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_457 : Operation 3528 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.18" [minkowski_net.cpp:288]   --->   Operation 3528 'br' 'br_ln288' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>

State 458 <SV = 259> <Delay = 1.24>
ST_458 : Operation 3529 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_18 = load i10 %neighbor_features_addr_36" [minkowski_net.cpp:290]   --->   Operation 3529 'load' 'neighbor_features_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 3530 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_18 = load i25 %layer_weights_12_addr_18" [minkowski_net.cpp:290]   --->   Operation 3530 'load' 'layer_weights_12_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 459 <SV = 260> <Delay = 4.08>
ST_459 : Operation 3531 [1/1] (0.73ns)   --->   "%first_iter_18 = icmp_eq  i11 %select_ln287_36, i11 0" [minkowski_net.cpp:287]   --->   Operation 3531 'icmp' 'first_iter_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 3532 [1/1] (0.00ns)   --->   "%bitcast_ln290_55 = bitcast i32 %layer_weights_12_load_18" [minkowski_net.cpp:290]   --->   Operation 3532 'bitcast' 'bitcast_ln290_55' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_459 : Operation 3533 [3/3] (4.08ns)   --->   "%mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55" [minkowski_net.cpp:290]   --->   Operation 3533 'fmul' 'mul_17' <Predicate = (!icmp_ln287_18)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 3534 [1/1] (0.73ns)   --->   "%add_ln288_18 = add i11 %select_ln287_36, i11 1" [minkowski_net.cpp:288]   --->   Operation 3534 'add' 'add_ln288_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 3535 [1/1] (0.73ns)   --->   "%icmp_ln288_37 = icmp_eq  i11 %add_ln288_18, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3535 'icmp' 'icmp_ln288_37' <Predicate = (!icmp_ln287_18)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 3536 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_37, void %new.latch.for.inc84.18.split, void %last.iter.for.inc84.18.split" [minkowski_net.cpp:288]   --->   Operation 3536 'br' 'br_ln288' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>

State 460 <SV = 261> <Delay = 4.08>
ST_460 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln287_18 = zext i11 %select_ln287_37" [minkowski_net.cpp:287]   --->   Operation 3537 'zext' 'zext_ln287_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_460 : Operation 3538 [1/1] (0.00ns)   --->   "%output_features_addr_18 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_18" [minkowski_net.cpp:290]   --->   Operation 3538 'getelementptr' 'output_features_addr_18' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_460 : Operation 3539 [2/2] (1.20ns)   --->   "%output_features_load_18 = load i10 %output_features_addr_18" [minkowski_net.cpp:290]   --->   Operation 3539 'load' 'output_features_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 3540 [2/3] (4.08ns)   --->   "%mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55" [minkowski_net.cpp:290]   --->   Operation 3540 'fmul' 'mul_17' <Predicate = (!icmp_ln287_18)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 262> <Delay = 4.08>
ST_461 : Operation 3541 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_18 = load i10 %output_features_addr_18" [minkowski_net.cpp:290]   --->   Operation 3541 'load' 'output_features_load_18' <Predicate = (!icmp_ln287_18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 3542 [1/1] (0.00ns)   --->   "%bitcast_ln290_54 = bitcast i32 %output_features_load_18" [minkowski_net.cpp:290]   --->   Operation 3542 'bitcast' 'bitcast_ln290_54' <Predicate = (!icmp_ln287_18 & first_iter_18)> <Delay = 0.00>
ST_461 : Operation 3543 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.18.split" [minkowski_net.cpp:288]   --->   Operation 3543 'br' 'br_ln288' <Predicate = (!icmp_ln287_18 & first_iter_18)> <Delay = 0.38>
ST_461 : Operation 3544 [1/3] (4.08ns)   --->   "%mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55" [minkowski_net.cpp:290]   --->   Operation 3544 'fmul' 'mul_17' <Predicate = (!icmp_ln287_18)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 263> <Delay = 4.24>
ST_462 : Operation 3545 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3545 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_462 : Operation 3546 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3546 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_462 : Operation 3547 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_18, void %for.inc84.18.split, void %for.first.iter.for.inc84.18" [minkowski_net.cpp:288]   --->   Operation 3547 'br' 'br_ln288' <Predicate = (!icmp_ln287_18)> <Delay = 0.38>
ST_462 : Operation 3548 [1/1] (0.00ns)   --->   "%bitcast_ln290_5427 = phi i32 %add26_18, void %for.cond69.for.inc87_crit_edge.18.split, i32 %bitcast_ln290_54, void %for.first.iter.for.inc84.18" [minkowski_net.cpp:290]   --->   Operation 3548 'phi' 'bitcast_ln290_5427' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_462 : Operation 3549 [4/4] (3.86ns)   --->   "%add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17" [minkowski_net.cpp:290]   --->   Operation 3549 'fadd' 'add_17' <Predicate = (!icmp_ln287_18)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 264> <Delay = 3.86>
ST_463 : Operation 3550 [3/4] (3.86ns)   --->   "%add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17" [minkowski_net.cpp:290]   --->   Operation 3550 'fadd' 'add_17' <Predicate = (!icmp_ln287_18)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 265> <Delay = 3.86>
ST_464 : Operation 3551 [2/4] (3.86ns)   --->   "%add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17" [minkowski_net.cpp:290]   --->   Operation 3551 'fadd' 'add_17' <Predicate = (!icmp_ln287_18)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 266> <Delay = 8.49>
ST_465 : Operation 3552 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3552 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>
ST_465 : Operation 3553 [1/4] (3.86ns)   --->   "%add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17" [minkowski_net.cpp:290]   --->   Operation 3553 'fadd' 'add_17' <Predicate = (!icmp_ln287_18)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 3554 [1/1] (0.00ns)   --->   "%bitcast_ln290_56 = bitcast i32 %add_17" [minkowski_net.cpp:290]   --->   Operation 3554 'bitcast' 'bitcast_ln290_56' <Predicate = (!icmp_ln287_18)> <Delay = 0.00>

State 466 <SV = 267> <Delay = 1.20>
ST_466 : Operation 3555 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_56, i10 %output_features_addr_18" [minkowski_net.cpp:290]   --->   Operation 3555 'store' 'store_ln290' <Predicate = (icmp_ln288_37)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 3556 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.18.split" [minkowski_net.cpp:288]   --->   Operation 3556 'br' 'br_ln288' <Predicate = (icmp_ln288_37)> <Delay = 0.00>

State 467 <SV = 259> <Delay = 4.38>
ST_467 : Operation 3557 [8/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3557 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 468 <SV = 260> <Delay = 4.38>
ST_468 : Operation 3558 [7/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3558 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 469 <SV = 261> <Delay = 4.38>
ST_469 : Operation 3559 [6/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3559 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 470 <SV = 262> <Delay = 4.38>
ST_470 : Operation 3560 [5/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3560 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 471 <SV = 263> <Delay = 4.38>
ST_471 : Operation 3561 [4/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3561 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 472 <SV = 264> <Delay = 4.38>
ST_472 : Operation 3562 [3/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3562 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 265> <Delay = 4.38>
ST_473 : Operation 3563 [2/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3563 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 266> <Delay = 4.38>
ST_474 : Operation 3564 [1/8] (4.38ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3564 'readreq' 'empty_78' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_474 : Operation 3565 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.19" [minkowski_net.cpp:273]   --->   Operation 3565 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 475 <SV = 267> <Delay = 1.12>
ST_475 : Operation 3566 [1/1] (0.00ns)   --->   "%ic_37 = phi i11 %add_ln273_18, void %for.inc48.19.split, i11 0, void %for.inc90.18.loopexit" [minkowski_net.cpp:273]   --->   Operation 3566 'phi' 'ic_37' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 3567 [1/1] (0.73ns)   --->   "%icmp_ln273_18 = icmp_eq  i11 %ic_37, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3567 'icmp' 'icmp_ln273_18' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 3568 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3568 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 3569 [1/1] (0.73ns)   --->   "%add_ln273_18 = add i11 %ic_37, i11 1" [minkowski_net.cpp:273]   --->   Operation 3569 'add' 'add_ln273_18' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 3570 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_18, void %for.inc48.19.split, void %for.inc84.19.preheader" [minkowski_net.cpp:273]   --->   Operation 3570 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 3571 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.19" [minkowski_net.cpp:287]   --->   Operation 3571 'br' 'br_ln287' <Predicate = (icmp_ln273_18)> <Delay = 0.38>

State 476 <SV = 268> <Delay = 4.38>
ST_476 : Operation 3572 [1/1] (4.38ns)   --->   "%gmem_write_addr_19_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_19" [minkowski_net.cpp:276]   --->   Operation 3572 'read' 'gmem_write_addr_19_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 477 <SV = 269> <Delay = 1.20>
ST_477 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln273_18 = zext i11 %ic_37" [minkowski_net.cpp:273]   --->   Operation 3573 'zext' 'zext_ln273_18' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 3574 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3574 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 3575 [1/1] (0.00ns)   --->   "%bitcast_ln276_18 = bitcast i32 %gmem_write_addr_19_read" [minkowski_net.cpp:276]   --->   Operation 3575 'bitcast' 'bitcast_ln276_18' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 3576 [1/1] (0.00ns)   --->   "%neighbor_features_addr_37 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_18" [minkowski_net.cpp:276]   --->   Operation 3576 'getelementptr' 'neighbor_features_addr_37' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 3577 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_18, i10 %neighbor_features_addr_37" [minkowski_net.cpp:276]   --->   Operation 3577 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 3578 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.19" [minkowski_net.cpp:273]   --->   Operation 3578 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 478 <SV = 268> <Delay = 4.24>
ST_478 : Operation 3579 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i21 %add_ln287_46, void %new.latch.for.inc84.19.split, i21 0, void %for.inc84.19.preheader" [minkowski_net.cpp:287]   --->   Operation 3579 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3580 [1/1] (0.00ns)   --->   "%oc_19 = phi i11 %select_ln287_39, void %new.latch.for.inc84.19.split, i11 0, void %for.inc84.19.preheader" [minkowski_net.cpp:287]   --->   Operation 3580 'phi' 'oc_19' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3581 [1/1] (0.00ns)   --->   "%ic_38 = phi i11 %add_ln288_19, void %new.latch.for.inc84.19.split, i11 0, void %for.inc84.19.preheader" [minkowski_net.cpp:288]   --->   Operation 3581 'phi' 'ic_38' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3582 [1/1] (0.00ns)   --->   "%add26_19 = phi i32 %add_18, void %new.latch.for.inc84.19.split, i32 <undef>, void %for.inc84.19.preheader" [minkowski_net.cpp:290]   --->   Operation 3582 'phi' 'add26_19' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln287_46 = zext i21 %indvar_flatten167" [minkowski_net.cpp:287]   --->   Operation 3583 'zext' 'zext_ln287_46' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3584 [1/1] (0.82ns)   --->   "%icmp_ln287_19 = icmp_eq  i22 %zext_ln287_46, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3584 'icmp' 'icmp_ln287_19' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3585 [1/1] (0.81ns)   --->   "%add_ln287_46 = add i21 %indvar_flatten167, i21 1" [minkowski_net.cpp:287]   --->   Operation 3585 'add' 'add_ln287_46' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3586 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_19, void %for.cond69.for.inc87_crit_edge.19.split, void %for.inc90.19.loopexit" [minkowski_net.cpp:287]   --->   Operation 3586 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3587 [1/1] (0.73ns)   --->   "%add_ln287_19 = add i11 %oc_19, i11 1" [minkowski_net.cpp:287]   --->   Operation 3587 'add' 'add_ln287_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3588 [1/1] (0.73ns)   --->   "%icmp_ln288_38 = icmp_eq  i11 %ic_38, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3588 'icmp' 'icmp_ln288_38' <Predicate = (!icmp_ln287_19)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3589 [1/1] (0.30ns)   --->   "%select_ln287_38 = select i1 %icmp_ln288_38, i11 0, i11 %ic_38" [minkowski_net.cpp:287]   --->   Operation 3589 'select' 'select_ln287_38' <Predicate = (!icmp_ln287_19)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_478 : Operation 3590 [1/1] (0.30ns)   --->   "%select_ln287_39 = select i1 %icmp_ln288_38, i11 %add_ln287_19, i11 %oc_19" [minkowski_net.cpp:287]   --->   Operation 3590 'select' 'select_ln287_39' <Predicate = (!icmp_ln287_19)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_478 : Operation 3591 [1/1] (0.00ns)   --->   "%zext_ln290_61 = zext i11 %select_ln287_39" [minkowski_net.cpp:290]   --->   Operation 3591 'zext' 'zext_ln290_61' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln288_19 = zext i11 %select_ln287_38" [minkowski_net.cpp:288]   --->   Operation 3592 'zext' 'zext_ln288_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3593 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_38, i10 0" [minkowski_net.cpp:290]   --->   Operation 3593 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3594 [1/1] (0.00ns)   --->   "%zext_ln290_62 = zext i21 %tmp_76" [minkowski_net.cpp:290]   --->   Operation 3594 'zext' 'zext_ln290_62' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_28 = add i25 %zext_ln290_62, i25 19922944" [minkowski_net.cpp:290]   --->   Operation 3595 'add' 'add_ln290_28' <Predicate = (!icmp_ln287_19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_478 : Operation 3596 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_29 = add i25 %add_ln290_28, i25 %zext_ln290_61" [minkowski_net.cpp:290]   --->   Operation 3596 'add' 'add_ln290_29' <Predicate = (!icmp_ln287_19)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_478 : Operation 3597 [1/1] (0.00ns)   --->   "%zext_ln290_63 = zext i25 %add_ln290_29" [minkowski_net.cpp:290]   --->   Operation 3597 'zext' 'zext_ln290_63' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3598 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_19 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_63" [minkowski_net.cpp:290]   --->   Operation 3598 'getelementptr' 'layer_weights_12_addr_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3599 [1/1] (0.00ns)   --->   "%neighbor_features_addr_38 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_19" [minkowski_net.cpp:290]   --->   Operation 3599 'getelementptr' 'neighbor_features_addr_38' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_478 : Operation 3600 [2/2] (1.20ns)   --->   "%neighbor_features_load_19 = load i10 %neighbor_features_addr_38" [minkowski_net.cpp:290]   --->   Operation 3600 'load' 'neighbor_features_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 3601 [2/2] (1.24ns)   --->   "%layer_weights_12_load_19 = load i25 %layer_weights_12_addr_19" [minkowski_net.cpp:290]   --->   Operation 3601 'load' 'layer_weights_12_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_478 : Operation 3602 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.19" [minkowski_net.cpp:288]   --->   Operation 3602 'br' 'br_ln288' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>

State 479 <SV = 269> <Delay = 1.24>
ST_479 : Operation 3603 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_19 = load i10 %neighbor_features_addr_38" [minkowski_net.cpp:290]   --->   Operation 3603 'load' 'neighbor_features_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 3604 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_19 = load i25 %layer_weights_12_addr_19" [minkowski_net.cpp:290]   --->   Operation 3604 'load' 'layer_weights_12_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 480 <SV = 270> <Delay = 4.08>
ST_480 : Operation 3605 [1/1] (0.73ns)   --->   "%first_iter_19 = icmp_eq  i11 %select_ln287_38, i11 0" [minkowski_net.cpp:287]   --->   Operation 3605 'icmp' 'first_iter_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 3606 [1/1] (0.00ns)   --->   "%bitcast_ln290_58 = bitcast i32 %layer_weights_12_load_19" [minkowski_net.cpp:290]   --->   Operation 3606 'bitcast' 'bitcast_ln290_58' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_480 : Operation 3607 [3/3] (4.08ns)   --->   "%mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58" [minkowski_net.cpp:290]   --->   Operation 3607 'fmul' 'mul_18' <Predicate = (!icmp_ln287_19)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 3608 [1/1] (0.73ns)   --->   "%add_ln288_19 = add i11 %select_ln287_38, i11 1" [minkowski_net.cpp:288]   --->   Operation 3608 'add' 'add_ln288_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 3609 [1/1] (0.73ns)   --->   "%icmp_ln288_39 = icmp_eq  i11 %add_ln288_19, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3609 'icmp' 'icmp_ln288_39' <Predicate = (!icmp_ln287_19)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 3610 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_39, void %new.latch.for.inc84.19.split, void %last.iter.for.inc84.19.split" [minkowski_net.cpp:288]   --->   Operation 3610 'br' 'br_ln288' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>

State 481 <SV = 271> <Delay = 4.08>
ST_481 : Operation 3611 [1/1] (0.00ns)   --->   "%zext_ln287_19 = zext i11 %select_ln287_39" [minkowski_net.cpp:287]   --->   Operation 3611 'zext' 'zext_ln287_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_481 : Operation 3612 [1/1] (0.00ns)   --->   "%output_features_addr_19 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_19" [minkowski_net.cpp:290]   --->   Operation 3612 'getelementptr' 'output_features_addr_19' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_481 : Operation 3613 [2/2] (1.20ns)   --->   "%output_features_load_19 = load i10 %output_features_addr_19" [minkowski_net.cpp:290]   --->   Operation 3613 'load' 'output_features_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 3614 [2/3] (4.08ns)   --->   "%mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58" [minkowski_net.cpp:290]   --->   Operation 3614 'fmul' 'mul_18' <Predicate = (!icmp_ln287_19)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 272> <Delay = 4.08>
ST_482 : Operation 3615 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_19 = load i10 %output_features_addr_19" [minkowski_net.cpp:290]   --->   Operation 3615 'load' 'output_features_load_19' <Predicate = (!icmp_ln287_19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 3616 [1/1] (0.00ns)   --->   "%bitcast_ln290_57 = bitcast i32 %output_features_load_19" [minkowski_net.cpp:290]   --->   Operation 3616 'bitcast' 'bitcast_ln290_57' <Predicate = (!icmp_ln287_19 & first_iter_19)> <Delay = 0.00>
ST_482 : Operation 3617 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.19.split" [minkowski_net.cpp:288]   --->   Operation 3617 'br' 'br_ln288' <Predicate = (!icmp_ln287_19 & first_iter_19)> <Delay = 0.38>
ST_482 : Operation 3618 [1/3] (4.08ns)   --->   "%mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58" [minkowski_net.cpp:290]   --->   Operation 3618 'fmul' 'mul_18' <Predicate = (!icmp_ln287_19)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 273> <Delay = 4.24>
ST_483 : Operation 3619 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3619 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_483 : Operation 3620 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3620 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_483 : Operation 3621 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_19, void %for.inc84.19.split, void %for.first.iter.for.inc84.19" [minkowski_net.cpp:288]   --->   Operation 3621 'br' 'br_ln288' <Predicate = (!icmp_ln287_19)> <Delay = 0.38>
ST_483 : Operation 3622 [1/1] (0.00ns)   --->   "%bitcast_ln290_5728 = phi i32 %add26_19, void %for.cond69.for.inc87_crit_edge.19.split, i32 %bitcast_ln290_57, void %for.first.iter.for.inc84.19" [minkowski_net.cpp:290]   --->   Operation 3622 'phi' 'bitcast_ln290_5728' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_483 : Operation 3623 [4/4] (3.86ns)   --->   "%add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18" [minkowski_net.cpp:290]   --->   Operation 3623 'fadd' 'add_18' <Predicate = (!icmp_ln287_19)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 274> <Delay = 3.86>
ST_484 : Operation 3624 [3/4] (3.86ns)   --->   "%add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18" [minkowski_net.cpp:290]   --->   Operation 3624 'fadd' 'add_18' <Predicate = (!icmp_ln287_19)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 275> <Delay = 3.86>
ST_485 : Operation 3625 [2/4] (3.86ns)   --->   "%add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18" [minkowski_net.cpp:290]   --->   Operation 3625 'fadd' 'add_18' <Predicate = (!icmp_ln287_19)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 276> <Delay = 8.49>
ST_486 : Operation 3626 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3626 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>
ST_486 : Operation 3627 [1/4] (3.86ns)   --->   "%add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18" [minkowski_net.cpp:290]   --->   Operation 3627 'fadd' 'add_18' <Predicate = (!icmp_ln287_19)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 3628 [1/1] (0.00ns)   --->   "%bitcast_ln290_59 = bitcast i32 %add_18" [minkowski_net.cpp:290]   --->   Operation 3628 'bitcast' 'bitcast_ln290_59' <Predicate = (!icmp_ln287_19)> <Delay = 0.00>

State 487 <SV = 277> <Delay = 1.20>
ST_487 : Operation 3629 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_59, i10 %output_features_addr_19" [minkowski_net.cpp:290]   --->   Operation 3629 'store' 'store_ln290' <Predicate = (icmp_ln288_39)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 3630 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.19.split" [minkowski_net.cpp:288]   --->   Operation 3630 'br' 'br_ln288' <Predicate = (icmp_ln288_39)> <Delay = 0.00>

State 488 <SV = 269> <Delay = 4.38>
ST_488 : Operation 3631 [8/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3631 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 489 <SV = 270> <Delay = 4.38>
ST_489 : Operation 3632 [7/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3632 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 490 <SV = 271> <Delay = 4.38>
ST_490 : Operation 3633 [6/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3633 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 491 <SV = 272> <Delay = 4.38>
ST_491 : Operation 3634 [5/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3634 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 492 <SV = 273> <Delay = 4.38>
ST_492 : Operation 3635 [4/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3635 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 493 <SV = 274> <Delay = 4.38>
ST_493 : Operation 3636 [3/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3636 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 494 <SV = 275> <Delay = 4.38>
ST_494 : Operation 3637 [2/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3637 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 495 <SV = 276> <Delay = 4.38>
ST_495 : Operation 3638 [1/8] (4.38ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3638 'readreq' 'empty_79' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_495 : Operation 3639 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.20" [minkowski_net.cpp:273]   --->   Operation 3639 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 496 <SV = 277> <Delay = 1.12>
ST_496 : Operation 3640 [1/1] (0.00ns)   --->   "%ic_39 = phi i11 %add_ln273_19, void %for.inc48.20.split, i11 0, void %for.inc90.19.loopexit" [minkowski_net.cpp:273]   --->   Operation 3640 'phi' 'ic_39' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 3641 [1/1] (0.73ns)   --->   "%icmp_ln273_19 = icmp_eq  i11 %ic_39, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3641 'icmp' 'icmp_ln273_19' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 3642 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3642 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 3643 [1/1] (0.73ns)   --->   "%add_ln273_19 = add i11 %ic_39, i11 1" [minkowski_net.cpp:273]   --->   Operation 3643 'add' 'add_ln273_19' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 3644 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_19, void %for.inc48.20.split, void %for.inc84.20.preheader" [minkowski_net.cpp:273]   --->   Operation 3644 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 3645 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.20" [minkowski_net.cpp:287]   --->   Operation 3645 'br' 'br_ln287' <Predicate = (icmp_ln273_19)> <Delay = 0.38>

State 497 <SV = 278> <Delay = 4.38>
ST_497 : Operation 3646 [1/1] (4.38ns)   --->   "%gmem_write_addr_20_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_20" [minkowski_net.cpp:276]   --->   Operation 3646 'read' 'gmem_write_addr_20_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 498 <SV = 279> <Delay = 1.20>
ST_498 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln273_19 = zext i11 %ic_39" [minkowski_net.cpp:273]   --->   Operation 3647 'zext' 'zext_ln273_19' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3648 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3648 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3649 [1/1] (0.00ns)   --->   "%bitcast_ln276_19 = bitcast i32 %gmem_write_addr_20_read" [minkowski_net.cpp:276]   --->   Operation 3649 'bitcast' 'bitcast_ln276_19' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3650 [1/1] (0.00ns)   --->   "%neighbor_features_addr_39 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_19" [minkowski_net.cpp:276]   --->   Operation 3650 'getelementptr' 'neighbor_features_addr_39' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3651 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_19, i10 %neighbor_features_addr_39" [minkowski_net.cpp:276]   --->   Operation 3651 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 3652 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.20" [minkowski_net.cpp:273]   --->   Operation 3652 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 499 <SV = 278> <Delay = 4.24>
ST_499 : Operation 3653 [1/1] (0.00ns)   --->   "%indvar_flatten174 = phi i21 %add_ln287_47, void %new.latch.for.inc84.20.split, i21 0, void %for.inc84.20.preheader" [minkowski_net.cpp:287]   --->   Operation 3653 'phi' 'indvar_flatten174' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3654 [1/1] (0.00ns)   --->   "%oc_20 = phi i11 %select_ln287_41, void %new.latch.for.inc84.20.split, i11 0, void %for.inc84.20.preheader" [minkowski_net.cpp:287]   --->   Operation 3654 'phi' 'oc_20' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3655 [1/1] (0.00ns)   --->   "%ic_40 = phi i11 %add_ln288_20, void %new.latch.for.inc84.20.split, i11 0, void %for.inc84.20.preheader" [minkowski_net.cpp:288]   --->   Operation 3655 'phi' 'ic_40' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3656 [1/1] (0.00ns)   --->   "%add26_20 = phi i32 %add_19, void %new.latch.for.inc84.20.split, i32 <undef>, void %for.inc84.20.preheader" [minkowski_net.cpp:290]   --->   Operation 3656 'phi' 'add26_20' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln287_47 = zext i21 %indvar_flatten174" [minkowski_net.cpp:287]   --->   Operation 3657 'zext' 'zext_ln287_47' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3658 [1/1] (0.82ns)   --->   "%icmp_ln287_20 = icmp_eq  i22 %zext_ln287_47, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3658 'icmp' 'icmp_ln287_20' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3659 [1/1] (0.81ns)   --->   "%add_ln287_47 = add i21 %indvar_flatten174, i21 1" [minkowski_net.cpp:287]   --->   Operation 3659 'add' 'add_ln287_47' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3660 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_20, void %for.cond69.for.inc87_crit_edge.20.split, void %for.inc90.20.loopexit" [minkowski_net.cpp:287]   --->   Operation 3660 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3661 [1/1] (0.73ns)   --->   "%add_ln287_20 = add i11 %oc_20, i11 1" [minkowski_net.cpp:287]   --->   Operation 3661 'add' 'add_ln287_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3662 [1/1] (0.73ns)   --->   "%icmp_ln288_40 = icmp_eq  i11 %ic_40, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3662 'icmp' 'icmp_ln288_40' <Predicate = (!icmp_ln287_20)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3663 [1/1] (0.30ns)   --->   "%select_ln287_40 = select i1 %icmp_ln288_40, i11 0, i11 %ic_40" [minkowski_net.cpp:287]   --->   Operation 3663 'select' 'select_ln287_40' <Predicate = (!icmp_ln287_20)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_499 : Operation 3664 [1/1] (0.30ns)   --->   "%select_ln287_41 = select i1 %icmp_ln288_40, i11 %add_ln287_20, i11 %oc_20" [minkowski_net.cpp:287]   --->   Operation 3664 'select' 'select_ln287_41' <Predicate = (!icmp_ln287_20)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_499 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln290_64 = zext i11 %select_ln287_41" [minkowski_net.cpp:290]   --->   Operation 3665 'zext' 'zext_ln290_64' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3666 [1/1] (0.00ns)   --->   "%zext_ln288_20 = zext i11 %select_ln287_40" [minkowski_net.cpp:288]   --->   Operation 3666 'zext' 'zext_ln288_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3667 [1/1] (0.00ns)   --->   "%zext_ln290_15 = zext i11 %select_ln287_40" [minkowski_net.cpp:290]   --->   Operation 3667 'zext' 'zext_ln290_15' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3668 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i3.i12.i10, i3 5, i12 %zext_ln290_15, i10 0" [minkowski_net.cpp:290]   --->   Operation 3668 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3669 [1/1] (0.83ns)   --->   "%add_ln290_30 = add i25 %tmp_77, i25 %zext_ln290_64" [minkowski_net.cpp:290]   --->   Operation 3669 'add' 'add_ln290_30' <Predicate = (!icmp_ln287_20)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3670 [1/1] (0.00ns)   --->   "%zext_ln290_65 = zext i25 %add_ln290_30" [minkowski_net.cpp:290]   --->   Operation 3670 'zext' 'zext_ln290_65' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3671 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_20 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_65" [minkowski_net.cpp:290]   --->   Operation 3671 'getelementptr' 'layer_weights_12_addr_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3672 [1/1] (0.00ns)   --->   "%neighbor_features_addr_40 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_20" [minkowski_net.cpp:290]   --->   Operation 3672 'getelementptr' 'neighbor_features_addr_40' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_499 : Operation 3673 [2/2] (1.20ns)   --->   "%neighbor_features_load_20 = load i10 %neighbor_features_addr_40" [minkowski_net.cpp:290]   --->   Operation 3673 'load' 'neighbor_features_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 3674 [2/2] (1.24ns)   --->   "%layer_weights_12_load_20 = load i25 %layer_weights_12_addr_20" [minkowski_net.cpp:290]   --->   Operation 3674 'load' 'layer_weights_12_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_499 : Operation 3675 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.20" [minkowski_net.cpp:288]   --->   Operation 3675 'br' 'br_ln288' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>

State 500 <SV = 279> <Delay = 1.24>
ST_500 : Operation 3676 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_20 = load i10 %neighbor_features_addr_40" [minkowski_net.cpp:290]   --->   Operation 3676 'load' 'neighbor_features_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 3677 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_20 = load i25 %layer_weights_12_addr_20" [minkowski_net.cpp:290]   --->   Operation 3677 'load' 'layer_weights_12_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 501 <SV = 280> <Delay = 4.08>
ST_501 : Operation 3678 [1/1] (0.73ns)   --->   "%first_iter_20 = icmp_eq  i11 %select_ln287_40, i11 0" [minkowski_net.cpp:287]   --->   Operation 3678 'icmp' 'first_iter_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 3679 [1/1] (0.00ns)   --->   "%bitcast_ln290_61 = bitcast i32 %layer_weights_12_load_20" [minkowski_net.cpp:290]   --->   Operation 3679 'bitcast' 'bitcast_ln290_61' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_501 : Operation 3680 [3/3] (4.08ns)   --->   "%mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61" [minkowski_net.cpp:290]   --->   Operation 3680 'fmul' 'mul_19' <Predicate = (!icmp_ln287_20)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 3681 [1/1] (0.73ns)   --->   "%add_ln288_20 = add i11 %select_ln287_40, i11 1" [minkowski_net.cpp:288]   --->   Operation 3681 'add' 'add_ln288_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 3682 [1/1] (0.73ns)   --->   "%icmp_ln288_41 = icmp_eq  i11 %add_ln288_20, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3682 'icmp' 'icmp_ln288_41' <Predicate = (!icmp_ln287_20)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 3683 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_41, void %new.latch.for.inc84.20.split, void %last.iter.for.inc84.20.split" [minkowski_net.cpp:288]   --->   Operation 3683 'br' 'br_ln288' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>

State 502 <SV = 281> <Delay = 4.08>
ST_502 : Operation 3684 [1/1] (0.00ns)   --->   "%zext_ln287_20 = zext i11 %select_ln287_41" [minkowski_net.cpp:287]   --->   Operation 3684 'zext' 'zext_ln287_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_502 : Operation 3685 [1/1] (0.00ns)   --->   "%output_features_addr_20 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_20" [minkowski_net.cpp:290]   --->   Operation 3685 'getelementptr' 'output_features_addr_20' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_502 : Operation 3686 [2/2] (1.20ns)   --->   "%output_features_load_20 = load i10 %output_features_addr_20" [minkowski_net.cpp:290]   --->   Operation 3686 'load' 'output_features_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 3687 [2/3] (4.08ns)   --->   "%mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61" [minkowski_net.cpp:290]   --->   Operation 3687 'fmul' 'mul_19' <Predicate = (!icmp_ln287_20)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 282> <Delay = 4.08>
ST_503 : Operation 3688 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_20 = load i10 %output_features_addr_20" [minkowski_net.cpp:290]   --->   Operation 3688 'load' 'output_features_load_20' <Predicate = (!icmp_ln287_20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 3689 [1/1] (0.00ns)   --->   "%bitcast_ln290_60 = bitcast i32 %output_features_load_20" [minkowski_net.cpp:290]   --->   Operation 3689 'bitcast' 'bitcast_ln290_60' <Predicate = (!icmp_ln287_20 & first_iter_20)> <Delay = 0.00>
ST_503 : Operation 3690 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.20.split" [minkowski_net.cpp:288]   --->   Operation 3690 'br' 'br_ln288' <Predicate = (!icmp_ln287_20 & first_iter_20)> <Delay = 0.38>
ST_503 : Operation 3691 [1/3] (4.08ns)   --->   "%mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61" [minkowski_net.cpp:290]   --->   Operation 3691 'fmul' 'mul_19' <Predicate = (!icmp_ln287_20)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 283> <Delay = 4.24>
ST_504 : Operation 3692 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3692 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_504 : Operation 3693 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3693 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_504 : Operation 3694 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_20, void %for.inc84.20.split, void %for.first.iter.for.inc84.20" [minkowski_net.cpp:288]   --->   Operation 3694 'br' 'br_ln288' <Predicate = (!icmp_ln287_20)> <Delay = 0.38>
ST_504 : Operation 3695 [1/1] (0.00ns)   --->   "%bitcast_ln290_6029 = phi i32 %add26_20, void %for.cond69.for.inc87_crit_edge.20.split, i32 %bitcast_ln290_60, void %for.first.iter.for.inc84.20" [minkowski_net.cpp:290]   --->   Operation 3695 'phi' 'bitcast_ln290_6029' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_504 : Operation 3696 [4/4] (3.86ns)   --->   "%add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19" [minkowski_net.cpp:290]   --->   Operation 3696 'fadd' 'add_19' <Predicate = (!icmp_ln287_20)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 284> <Delay = 3.86>
ST_505 : Operation 3697 [3/4] (3.86ns)   --->   "%add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19" [minkowski_net.cpp:290]   --->   Operation 3697 'fadd' 'add_19' <Predicate = (!icmp_ln287_20)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 285> <Delay = 3.86>
ST_506 : Operation 3698 [2/4] (3.86ns)   --->   "%add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19" [minkowski_net.cpp:290]   --->   Operation 3698 'fadd' 'add_19' <Predicate = (!icmp_ln287_20)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 286> <Delay = 8.49>
ST_507 : Operation 3699 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3699 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>
ST_507 : Operation 3700 [1/4] (3.86ns)   --->   "%add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19" [minkowski_net.cpp:290]   --->   Operation 3700 'fadd' 'add_19' <Predicate = (!icmp_ln287_20)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 3701 [1/1] (0.00ns)   --->   "%bitcast_ln290_62 = bitcast i32 %add_19" [minkowski_net.cpp:290]   --->   Operation 3701 'bitcast' 'bitcast_ln290_62' <Predicate = (!icmp_ln287_20)> <Delay = 0.00>

State 508 <SV = 287> <Delay = 1.20>
ST_508 : Operation 3702 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_62, i10 %output_features_addr_20" [minkowski_net.cpp:290]   --->   Operation 3702 'store' 'store_ln290' <Predicate = (icmp_ln288_41)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 3703 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.20.split" [minkowski_net.cpp:288]   --->   Operation 3703 'br' 'br_ln288' <Predicate = (icmp_ln288_41)> <Delay = 0.00>

State 509 <SV = 279> <Delay = 4.38>
ST_509 : Operation 3704 [8/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3704 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 510 <SV = 280> <Delay = 4.38>
ST_510 : Operation 3705 [7/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3705 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 511 <SV = 281> <Delay = 4.38>
ST_511 : Operation 3706 [6/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3706 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 512 <SV = 282> <Delay = 4.38>
ST_512 : Operation 3707 [5/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3707 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 513 <SV = 283> <Delay = 4.38>
ST_513 : Operation 3708 [4/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3708 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 514 <SV = 284> <Delay = 4.38>
ST_514 : Operation 3709 [3/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3709 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 515 <SV = 285> <Delay = 4.38>
ST_515 : Operation 3710 [2/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3710 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 516 <SV = 286> <Delay = 4.38>
ST_516 : Operation 3711 [1/8] (4.38ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3711 'readreq' 'empty_80' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_516 : Operation 3712 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.21" [minkowski_net.cpp:273]   --->   Operation 3712 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 517 <SV = 287> <Delay = 1.12>
ST_517 : Operation 3713 [1/1] (0.00ns)   --->   "%ic_41 = phi i11 %add_ln273_20, void %for.inc48.21.split, i11 0, void %for.inc90.20.loopexit" [minkowski_net.cpp:273]   --->   Operation 3713 'phi' 'ic_41' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 3714 [1/1] (0.73ns)   --->   "%icmp_ln273_20 = icmp_eq  i11 %ic_41, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3714 'icmp' 'icmp_ln273_20' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 3715 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3715 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 3716 [1/1] (0.73ns)   --->   "%add_ln273_20 = add i11 %ic_41, i11 1" [minkowski_net.cpp:273]   --->   Operation 3716 'add' 'add_ln273_20' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 3717 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_20, void %for.inc48.21.split, void %for.inc84.21.preheader" [minkowski_net.cpp:273]   --->   Operation 3717 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 3718 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.21" [minkowski_net.cpp:287]   --->   Operation 3718 'br' 'br_ln287' <Predicate = (icmp_ln273_20)> <Delay = 0.38>

State 518 <SV = 288> <Delay = 4.38>
ST_518 : Operation 3719 [1/1] (4.38ns)   --->   "%gmem_write_addr_21_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_21" [minkowski_net.cpp:276]   --->   Operation 3719 'read' 'gmem_write_addr_21_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 519 <SV = 289> <Delay = 1.20>
ST_519 : Operation 3720 [1/1] (0.00ns)   --->   "%zext_ln273_20 = zext i11 %ic_41" [minkowski_net.cpp:273]   --->   Operation 3720 'zext' 'zext_ln273_20' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3721 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3721 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3722 [1/1] (0.00ns)   --->   "%bitcast_ln276_20 = bitcast i32 %gmem_write_addr_21_read" [minkowski_net.cpp:276]   --->   Operation 3722 'bitcast' 'bitcast_ln276_20' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3723 [1/1] (0.00ns)   --->   "%neighbor_features_addr_41 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_20" [minkowski_net.cpp:276]   --->   Operation 3723 'getelementptr' 'neighbor_features_addr_41' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3724 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_20, i10 %neighbor_features_addr_41" [minkowski_net.cpp:276]   --->   Operation 3724 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_519 : Operation 3725 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.21" [minkowski_net.cpp:273]   --->   Operation 3725 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 520 <SV = 288> <Delay = 4.24>
ST_520 : Operation 3726 [1/1] (0.00ns)   --->   "%indvar_flatten181 = phi i21 %add_ln287_48, void %new.latch.for.inc84.21.split, i21 0, void %for.inc84.21.preheader" [minkowski_net.cpp:287]   --->   Operation 3726 'phi' 'indvar_flatten181' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3727 [1/1] (0.00ns)   --->   "%oc_21 = phi i11 %select_ln287_43, void %new.latch.for.inc84.21.split, i11 0, void %for.inc84.21.preheader" [minkowski_net.cpp:287]   --->   Operation 3727 'phi' 'oc_21' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3728 [1/1] (0.00ns)   --->   "%ic_42 = phi i11 %add_ln288_21, void %new.latch.for.inc84.21.split, i11 0, void %for.inc84.21.preheader" [minkowski_net.cpp:288]   --->   Operation 3728 'phi' 'ic_42' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3729 [1/1] (0.00ns)   --->   "%add26_21 = phi i32 %add_20, void %new.latch.for.inc84.21.split, i32 <undef>, void %for.inc84.21.preheader" [minkowski_net.cpp:290]   --->   Operation 3729 'phi' 'add26_21' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln287_48 = zext i21 %indvar_flatten181" [minkowski_net.cpp:287]   --->   Operation 3730 'zext' 'zext_ln287_48' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3731 [1/1] (0.82ns)   --->   "%icmp_ln287_21 = icmp_eq  i22 %zext_ln287_48, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3731 'icmp' 'icmp_ln287_21' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 3732 [1/1] (0.81ns)   --->   "%add_ln287_48 = add i21 %indvar_flatten181, i21 1" [minkowski_net.cpp:287]   --->   Operation 3732 'add' 'add_ln287_48' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 3733 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_21, void %for.cond69.for.inc87_crit_edge.21.split, void %for.inc90.21.loopexit" [minkowski_net.cpp:287]   --->   Operation 3733 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3734 [1/1] (0.73ns)   --->   "%add_ln287_21 = add i11 %oc_21, i11 1" [minkowski_net.cpp:287]   --->   Operation 3734 'add' 'add_ln287_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 3735 [1/1] (0.73ns)   --->   "%icmp_ln288_42 = icmp_eq  i11 %ic_42, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3735 'icmp' 'icmp_ln288_42' <Predicate = (!icmp_ln287_21)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 3736 [1/1] (0.30ns)   --->   "%select_ln287_42 = select i1 %icmp_ln288_42, i11 0, i11 %ic_42" [minkowski_net.cpp:287]   --->   Operation 3736 'select' 'select_ln287_42' <Predicate = (!icmp_ln287_21)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_520 : Operation 3737 [1/1] (0.30ns)   --->   "%select_ln287_43 = select i1 %icmp_ln288_42, i11 %add_ln287_21, i11 %oc_21" [minkowski_net.cpp:287]   --->   Operation 3737 'select' 'select_ln287_43' <Predicate = (!icmp_ln287_21)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_520 : Operation 3738 [1/1] (0.00ns)   --->   "%zext_ln290_66 = zext i11 %select_ln287_43" [minkowski_net.cpp:290]   --->   Operation 3738 'zext' 'zext_ln290_66' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3739 [1/1] (0.00ns)   --->   "%zext_ln288_21 = zext i11 %select_ln287_42" [minkowski_net.cpp:288]   --->   Operation 3739 'zext' 'zext_ln288_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3740 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_42, i10 0" [minkowski_net.cpp:290]   --->   Operation 3740 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3741 [1/1] (0.00ns)   --->   "%zext_ln290_67 = zext i21 %tmp_78" [minkowski_net.cpp:290]   --->   Operation 3741 'zext' 'zext_ln290_67' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_31 = add i25 %zext_ln290_67, i25 22020096" [minkowski_net.cpp:290]   --->   Operation 3742 'add' 'add_ln290_31' <Predicate = (!icmp_ln287_21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_520 : Operation 3743 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_32 = add i25 %add_ln290_31, i25 %zext_ln290_66" [minkowski_net.cpp:290]   --->   Operation 3743 'add' 'add_ln290_32' <Predicate = (!icmp_ln287_21)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_520 : Operation 3744 [1/1] (0.00ns)   --->   "%zext_ln290_68 = zext i25 %add_ln290_32" [minkowski_net.cpp:290]   --->   Operation 3744 'zext' 'zext_ln290_68' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3745 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_21 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_68" [minkowski_net.cpp:290]   --->   Operation 3745 'getelementptr' 'layer_weights_12_addr_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3746 [1/1] (0.00ns)   --->   "%neighbor_features_addr_42 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_21" [minkowski_net.cpp:290]   --->   Operation 3746 'getelementptr' 'neighbor_features_addr_42' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_520 : Operation 3747 [2/2] (1.20ns)   --->   "%neighbor_features_load_21 = load i10 %neighbor_features_addr_42" [minkowski_net.cpp:290]   --->   Operation 3747 'load' 'neighbor_features_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_520 : Operation 3748 [2/2] (1.24ns)   --->   "%layer_weights_12_load_21 = load i25 %layer_weights_12_addr_21" [minkowski_net.cpp:290]   --->   Operation 3748 'load' 'layer_weights_12_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_520 : Operation 3749 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.21" [minkowski_net.cpp:288]   --->   Operation 3749 'br' 'br_ln288' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>

State 521 <SV = 289> <Delay = 1.24>
ST_521 : Operation 3750 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_21 = load i10 %neighbor_features_addr_42" [minkowski_net.cpp:290]   --->   Operation 3750 'load' 'neighbor_features_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_521 : Operation 3751 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_21 = load i25 %layer_weights_12_addr_21" [minkowski_net.cpp:290]   --->   Operation 3751 'load' 'layer_weights_12_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 522 <SV = 290> <Delay = 4.08>
ST_522 : Operation 3752 [1/1] (0.73ns)   --->   "%first_iter_21 = icmp_eq  i11 %select_ln287_42, i11 0" [minkowski_net.cpp:287]   --->   Operation 3752 'icmp' 'first_iter_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3753 [1/1] (0.00ns)   --->   "%bitcast_ln290_64 = bitcast i32 %layer_weights_12_load_21" [minkowski_net.cpp:290]   --->   Operation 3753 'bitcast' 'bitcast_ln290_64' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_522 : Operation 3754 [3/3] (4.08ns)   --->   "%mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64" [minkowski_net.cpp:290]   --->   Operation 3754 'fmul' 'mul_20' <Predicate = (!icmp_ln287_21)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3755 [1/1] (0.73ns)   --->   "%add_ln288_21 = add i11 %select_ln287_42, i11 1" [minkowski_net.cpp:288]   --->   Operation 3755 'add' 'add_ln288_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3756 [1/1] (0.73ns)   --->   "%icmp_ln288_43 = icmp_eq  i11 %add_ln288_21, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3756 'icmp' 'icmp_ln288_43' <Predicate = (!icmp_ln287_21)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3757 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_43, void %new.latch.for.inc84.21.split, void %last.iter.for.inc84.21.split" [minkowski_net.cpp:288]   --->   Operation 3757 'br' 'br_ln288' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>

State 523 <SV = 291> <Delay = 4.08>
ST_523 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln287_21 = zext i11 %select_ln287_43" [minkowski_net.cpp:287]   --->   Operation 3758 'zext' 'zext_ln287_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_523 : Operation 3759 [1/1] (0.00ns)   --->   "%output_features_addr_21 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_21" [minkowski_net.cpp:290]   --->   Operation 3759 'getelementptr' 'output_features_addr_21' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_523 : Operation 3760 [2/2] (1.20ns)   --->   "%output_features_load_21 = load i10 %output_features_addr_21" [minkowski_net.cpp:290]   --->   Operation 3760 'load' 'output_features_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_523 : Operation 3761 [2/3] (4.08ns)   --->   "%mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64" [minkowski_net.cpp:290]   --->   Operation 3761 'fmul' 'mul_20' <Predicate = (!icmp_ln287_21)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 292> <Delay = 4.08>
ST_524 : Operation 3762 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_21 = load i10 %output_features_addr_21" [minkowski_net.cpp:290]   --->   Operation 3762 'load' 'output_features_load_21' <Predicate = (!icmp_ln287_21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_524 : Operation 3763 [1/1] (0.00ns)   --->   "%bitcast_ln290_63 = bitcast i32 %output_features_load_21" [minkowski_net.cpp:290]   --->   Operation 3763 'bitcast' 'bitcast_ln290_63' <Predicate = (!icmp_ln287_21 & first_iter_21)> <Delay = 0.00>
ST_524 : Operation 3764 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.21.split" [minkowski_net.cpp:288]   --->   Operation 3764 'br' 'br_ln288' <Predicate = (!icmp_ln287_21 & first_iter_21)> <Delay = 0.38>
ST_524 : Operation 3765 [1/3] (4.08ns)   --->   "%mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64" [minkowski_net.cpp:290]   --->   Operation 3765 'fmul' 'mul_20' <Predicate = (!icmp_ln287_21)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 293> <Delay = 4.24>
ST_525 : Operation 3766 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3766 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_525 : Operation 3767 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3767 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_525 : Operation 3768 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_21, void %for.inc84.21.split, void %for.first.iter.for.inc84.21" [minkowski_net.cpp:288]   --->   Operation 3768 'br' 'br_ln288' <Predicate = (!icmp_ln287_21)> <Delay = 0.38>
ST_525 : Operation 3769 [1/1] (0.00ns)   --->   "%bitcast_ln290_6330 = phi i32 %add26_21, void %for.cond69.for.inc87_crit_edge.21.split, i32 %bitcast_ln290_63, void %for.first.iter.for.inc84.21" [minkowski_net.cpp:290]   --->   Operation 3769 'phi' 'bitcast_ln290_6330' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_525 : Operation 3770 [4/4] (3.86ns)   --->   "%add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20" [minkowski_net.cpp:290]   --->   Operation 3770 'fadd' 'add_20' <Predicate = (!icmp_ln287_21)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 294> <Delay = 3.86>
ST_526 : Operation 3771 [3/4] (3.86ns)   --->   "%add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20" [minkowski_net.cpp:290]   --->   Operation 3771 'fadd' 'add_20' <Predicate = (!icmp_ln287_21)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 295> <Delay = 3.86>
ST_527 : Operation 3772 [2/4] (3.86ns)   --->   "%add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20" [minkowski_net.cpp:290]   --->   Operation 3772 'fadd' 'add_20' <Predicate = (!icmp_ln287_21)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 296> <Delay = 8.49>
ST_528 : Operation 3773 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3773 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>
ST_528 : Operation 3774 [1/4] (3.86ns)   --->   "%add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20" [minkowski_net.cpp:290]   --->   Operation 3774 'fadd' 'add_20' <Predicate = (!icmp_ln287_21)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 3775 [1/1] (0.00ns)   --->   "%bitcast_ln290_65 = bitcast i32 %add_20" [minkowski_net.cpp:290]   --->   Operation 3775 'bitcast' 'bitcast_ln290_65' <Predicate = (!icmp_ln287_21)> <Delay = 0.00>

State 529 <SV = 297> <Delay = 1.20>
ST_529 : Operation 3776 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_65, i10 %output_features_addr_21" [minkowski_net.cpp:290]   --->   Operation 3776 'store' 'store_ln290' <Predicate = (icmp_ln288_43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_529 : Operation 3777 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.21.split" [minkowski_net.cpp:288]   --->   Operation 3777 'br' 'br_ln288' <Predicate = (icmp_ln288_43)> <Delay = 0.00>

State 530 <SV = 289> <Delay = 4.38>
ST_530 : Operation 3778 [8/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3778 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 531 <SV = 290> <Delay = 4.38>
ST_531 : Operation 3779 [7/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3779 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 532 <SV = 291> <Delay = 4.38>
ST_532 : Operation 3780 [6/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3780 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 533 <SV = 292> <Delay = 4.38>
ST_533 : Operation 3781 [5/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3781 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 534 <SV = 293> <Delay = 4.38>
ST_534 : Operation 3782 [4/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3782 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 535 <SV = 294> <Delay = 4.38>
ST_535 : Operation 3783 [3/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3783 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 536 <SV = 295> <Delay = 4.38>
ST_536 : Operation 3784 [2/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3784 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 537 <SV = 296> <Delay = 4.38>
ST_537 : Operation 3785 [1/8] (4.38ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3785 'readreq' 'empty_81' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_537 : Operation 3786 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.22" [minkowski_net.cpp:273]   --->   Operation 3786 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 538 <SV = 297> <Delay = 1.12>
ST_538 : Operation 3787 [1/1] (0.00ns)   --->   "%ic_43 = phi i11 %add_ln273_21, void %for.inc48.22.split, i11 0, void %for.inc90.21.loopexit" [minkowski_net.cpp:273]   --->   Operation 3787 'phi' 'ic_43' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3788 [1/1] (0.73ns)   --->   "%icmp_ln273_21 = icmp_eq  i11 %ic_43, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3788 'icmp' 'icmp_ln273_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 3789 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3789 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3790 [1/1] (0.73ns)   --->   "%add_ln273_21 = add i11 %ic_43, i11 1" [minkowski_net.cpp:273]   --->   Operation 3790 'add' 'add_ln273_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 3791 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_21, void %for.inc48.22.split, void %for.inc84.22.preheader" [minkowski_net.cpp:273]   --->   Operation 3791 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3792 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.22" [minkowski_net.cpp:287]   --->   Operation 3792 'br' 'br_ln287' <Predicate = (icmp_ln273_21)> <Delay = 0.38>

State 539 <SV = 298> <Delay = 4.38>
ST_539 : Operation 3793 [1/1] (4.38ns)   --->   "%gmem_write_addr_22_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_22" [minkowski_net.cpp:276]   --->   Operation 3793 'read' 'gmem_write_addr_22_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 540 <SV = 299> <Delay = 1.20>
ST_540 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln273_21 = zext i11 %ic_43" [minkowski_net.cpp:273]   --->   Operation 3794 'zext' 'zext_ln273_21' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 3795 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3795 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 3796 [1/1] (0.00ns)   --->   "%bitcast_ln276_21 = bitcast i32 %gmem_write_addr_22_read" [minkowski_net.cpp:276]   --->   Operation 3796 'bitcast' 'bitcast_ln276_21' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 3797 [1/1] (0.00ns)   --->   "%neighbor_features_addr_43 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_21" [minkowski_net.cpp:276]   --->   Operation 3797 'getelementptr' 'neighbor_features_addr_43' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 3798 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_21, i10 %neighbor_features_addr_43" [minkowski_net.cpp:276]   --->   Operation 3798 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_540 : Operation 3799 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.22" [minkowski_net.cpp:273]   --->   Operation 3799 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 541 <SV = 298> <Delay = 4.24>
ST_541 : Operation 3800 [1/1] (0.00ns)   --->   "%indvar_flatten188 = phi i21 %add_ln287_49, void %new.latch.for.inc84.22.split, i21 0, void %for.inc84.22.preheader" [minkowski_net.cpp:287]   --->   Operation 3800 'phi' 'indvar_flatten188' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3801 [1/1] (0.00ns)   --->   "%oc_22 = phi i11 %select_ln287_45, void %new.latch.for.inc84.22.split, i11 0, void %for.inc84.22.preheader" [minkowski_net.cpp:287]   --->   Operation 3801 'phi' 'oc_22' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3802 [1/1] (0.00ns)   --->   "%ic_44 = phi i11 %add_ln288_22, void %new.latch.for.inc84.22.split, i11 0, void %for.inc84.22.preheader" [minkowski_net.cpp:288]   --->   Operation 3802 'phi' 'ic_44' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3803 [1/1] (0.00ns)   --->   "%add26_22 = phi i32 %add_21, void %new.latch.for.inc84.22.split, i32 <undef>, void %for.inc84.22.preheader" [minkowski_net.cpp:290]   --->   Operation 3803 'phi' 'add26_22' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln287_49 = zext i21 %indvar_flatten188" [minkowski_net.cpp:287]   --->   Operation 3804 'zext' 'zext_ln287_49' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3805 [1/1] (0.82ns)   --->   "%icmp_ln287_22 = icmp_eq  i22 %zext_ln287_49, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3805 'icmp' 'icmp_ln287_22' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 3806 [1/1] (0.81ns)   --->   "%add_ln287_49 = add i21 %indvar_flatten188, i21 1" [minkowski_net.cpp:287]   --->   Operation 3806 'add' 'add_ln287_49' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 3807 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_22, void %for.cond69.for.inc87_crit_edge.22.split, void %for.inc90.22.loopexit" [minkowski_net.cpp:287]   --->   Operation 3807 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 3808 [1/1] (0.73ns)   --->   "%add_ln287_22 = add i11 %oc_22, i11 1" [minkowski_net.cpp:287]   --->   Operation 3808 'add' 'add_ln287_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 3809 [1/1] (0.73ns)   --->   "%icmp_ln288_44 = icmp_eq  i11 %ic_44, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3809 'icmp' 'icmp_ln288_44' <Predicate = (!icmp_ln287_22)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 3810 [1/1] (0.30ns)   --->   "%select_ln287_44 = select i1 %icmp_ln288_44, i11 0, i11 %ic_44" [minkowski_net.cpp:287]   --->   Operation 3810 'select' 'select_ln287_44' <Predicate = (!icmp_ln287_22)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_541 : Operation 3811 [1/1] (0.30ns)   --->   "%select_ln287_45 = select i1 %icmp_ln288_44, i11 %add_ln287_22, i11 %oc_22" [minkowski_net.cpp:287]   --->   Operation 3811 'select' 'select_ln287_45' <Predicate = (!icmp_ln287_22)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_541 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln290_69 = zext i11 %select_ln287_45" [minkowski_net.cpp:290]   --->   Operation 3812 'zext' 'zext_ln290_69' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln288_22 = zext i11 %select_ln287_44" [minkowski_net.cpp:288]   --->   Operation 3813 'zext' 'zext_ln288_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i4.i11.i10, i4 11, i11 %select_ln287_44, i10 0" [minkowski_net.cpp:290]   --->   Operation 3814 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3815 [1/1] (0.83ns)   --->   "%add_ln290_33 = add i25 %tmp_79, i25 %zext_ln290_69" [minkowski_net.cpp:290]   --->   Operation 3815 'add' 'add_ln290_33' <Predicate = (!icmp_ln287_22)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 3816 [1/1] (0.00ns)   --->   "%zext_ln290_70 = zext i25 %add_ln290_33" [minkowski_net.cpp:290]   --->   Operation 3816 'zext' 'zext_ln290_70' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3817 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_22 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_70" [minkowski_net.cpp:290]   --->   Operation 3817 'getelementptr' 'layer_weights_12_addr_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3818 [1/1] (0.00ns)   --->   "%neighbor_features_addr_44 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_22" [minkowski_net.cpp:290]   --->   Operation 3818 'getelementptr' 'neighbor_features_addr_44' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_541 : Operation 3819 [2/2] (1.20ns)   --->   "%neighbor_features_load_22 = load i10 %neighbor_features_addr_44" [minkowski_net.cpp:290]   --->   Operation 3819 'load' 'neighbor_features_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_541 : Operation 3820 [2/2] (1.24ns)   --->   "%layer_weights_12_load_22 = load i25 %layer_weights_12_addr_22" [minkowski_net.cpp:290]   --->   Operation 3820 'load' 'layer_weights_12_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_541 : Operation 3821 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.22" [minkowski_net.cpp:288]   --->   Operation 3821 'br' 'br_ln288' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>

State 542 <SV = 299> <Delay = 1.24>
ST_542 : Operation 3822 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_22 = load i10 %neighbor_features_addr_44" [minkowski_net.cpp:290]   --->   Operation 3822 'load' 'neighbor_features_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_542 : Operation 3823 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_22 = load i25 %layer_weights_12_addr_22" [minkowski_net.cpp:290]   --->   Operation 3823 'load' 'layer_weights_12_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 543 <SV = 300> <Delay = 4.08>
ST_543 : Operation 3824 [1/1] (0.73ns)   --->   "%first_iter_22 = icmp_eq  i11 %select_ln287_44, i11 0" [minkowski_net.cpp:287]   --->   Operation 3824 'icmp' 'first_iter_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 3825 [1/1] (0.00ns)   --->   "%bitcast_ln290_67 = bitcast i32 %layer_weights_12_load_22" [minkowski_net.cpp:290]   --->   Operation 3825 'bitcast' 'bitcast_ln290_67' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_543 : Operation 3826 [3/3] (4.08ns)   --->   "%mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67" [minkowski_net.cpp:290]   --->   Operation 3826 'fmul' 'mul_21' <Predicate = (!icmp_ln287_22)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 3827 [1/1] (0.73ns)   --->   "%add_ln288_22 = add i11 %select_ln287_44, i11 1" [minkowski_net.cpp:288]   --->   Operation 3827 'add' 'add_ln288_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 301> <Delay = 4.08>
ST_544 : Operation 3828 [1/1] (0.00ns)   --->   "%zext_ln287_22 = zext i11 %select_ln287_45" [minkowski_net.cpp:287]   --->   Operation 3828 'zext' 'zext_ln287_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_544 : Operation 3829 [1/1] (0.00ns)   --->   "%output_features_addr_22 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_22" [minkowski_net.cpp:290]   --->   Operation 3829 'getelementptr' 'output_features_addr_22' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_544 : Operation 3830 [2/2] (1.20ns)   --->   "%output_features_load_22 = load i10 %output_features_addr_22" [minkowski_net.cpp:290]   --->   Operation 3830 'load' 'output_features_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_544 : Operation 3831 [2/3] (4.08ns)   --->   "%mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67" [minkowski_net.cpp:290]   --->   Operation 3831 'fmul' 'mul_21' <Predicate = (!icmp_ln287_22)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 3832 [1/1] (0.73ns)   --->   "%icmp_ln288_45 = icmp_eq  i11 %add_ln288_22, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3832 'icmp' 'icmp_ln288_45' <Predicate = (!icmp_ln287_22)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 3833 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_45, void %new.latch.for.inc84.22.split, void %last.iter.for.inc84.22.split" [minkowski_net.cpp:288]   --->   Operation 3833 'br' 'br_ln288' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>

State 545 <SV = 302> <Delay = 4.08>
ST_545 : Operation 3834 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_22 = load i10 %output_features_addr_22" [minkowski_net.cpp:290]   --->   Operation 3834 'load' 'output_features_load_22' <Predicate = (!icmp_ln287_22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_545 : Operation 3835 [1/1] (0.00ns)   --->   "%bitcast_ln290_66 = bitcast i32 %output_features_load_22" [minkowski_net.cpp:290]   --->   Operation 3835 'bitcast' 'bitcast_ln290_66' <Predicate = (!icmp_ln287_22 & first_iter_22)> <Delay = 0.00>
ST_545 : Operation 3836 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.22.split" [minkowski_net.cpp:288]   --->   Operation 3836 'br' 'br_ln288' <Predicate = (!icmp_ln287_22 & first_iter_22)> <Delay = 0.38>
ST_545 : Operation 3837 [1/3] (4.08ns)   --->   "%mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67" [minkowski_net.cpp:290]   --->   Operation 3837 'fmul' 'mul_21' <Predicate = (!icmp_ln287_22)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 303> <Delay = 4.24>
ST_546 : Operation 3838 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3838 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_546 : Operation 3839 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3839 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_546 : Operation 3840 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_22, void %for.inc84.22.split, void %for.first.iter.for.inc84.22" [minkowski_net.cpp:288]   --->   Operation 3840 'br' 'br_ln288' <Predicate = (!icmp_ln287_22)> <Delay = 0.38>
ST_546 : Operation 3841 [1/1] (0.00ns)   --->   "%bitcast_ln290_6631 = phi i32 %add26_22, void %for.cond69.for.inc87_crit_edge.22.split, i32 %bitcast_ln290_66, void %for.first.iter.for.inc84.22" [minkowski_net.cpp:290]   --->   Operation 3841 'phi' 'bitcast_ln290_6631' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_546 : Operation 3842 [4/4] (3.86ns)   --->   "%add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21" [minkowski_net.cpp:290]   --->   Operation 3842 'fadd' 'add_21' <Predicate = (!icmp_ln287_22)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 304> <Delay = 3.86>
ST_547 : Operation 3843 [3/4] (3.86ns)   --->   "%add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21" [minkowski_net.cpp:290]   --->   Operation 3843 'fadd' 'add_21' <Predicate = (!icmp_ln287_22)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 305> <Delay = 3.86>
ST_548 : Operation 3844 [2/4] (3.86ns)   --->   "%add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21" [minkowski_net.cpp:290]   --->   Operation 3844 'fadd' 'add_21' <Predicate = (!icmp_ln287_22)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 306> <Delay = 8.49>
ST_549 : Operation 3845 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3845 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>
ST_549 : Operation 3846 [1/4] (3.86ns)   --->   "%add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21" [minkowski_net.cpp:290]   --->   Operation 3846 'fadd' 'add_21' <Predicate = (!icmp_ln287_22)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 3847 [1/1] (0.00ns)   --->   "%bitcast_ln290_68 = bitcast i32 %add_21" [minkowski_net.cpp:290]   --->   Operation 3847 'bitcast' 'bitcast_ln290_68' <Predicate = (!icmp_ln287_22)> <Delay = 0.00>

State 550 <SV = 307> <Delay = 1.20>
ST_550 : Operation 3848 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_68, i10 %output_features_addr_22" [minkowski_net.cpp:290]   --->   Operation 3848 'store' 'store_ln290' <Predicate = (icmp_ln288_45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_550 : Operation 3849 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.22.split" [minkowski_net.cpp:288]   --->   Operation 3849 'br' 'br_ln288' <Predicate = (icmp_ln288_45)> <Delay = 0.00>

State 551 <SV = 299> <Delay = 4.38>
ST_551 : Operation 3850 [8/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3850 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 552 <SV = 300> <Delay = 4.38>
ST_552 : Operation 3851 [7/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3851 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 553 <SV = 301> <Delay = 4.38>
ST_553 : Operation 3852 [6/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3852 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 554 <SV = 302> <Delay = 4.38>
ST_554 : Operation 3853 [5/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3853 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 555 <SV = 303> <Delay = 4.38>
ST_555 : Operation 3854 [4/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3854 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 556 <SV = 304> <Delay = 4.38>
ST_556 : Operation 3855 [3/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3855 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 557 <SV = 305> <Delay = 4.38>
ST_557 : Operation 3856 [2/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3856 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 558 <SV = 306> <Delay = 4.38>
ST_558 : Operation 3857 [1/8] (4.38ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3857 'readreq' 'empty_82' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_558 : Operation 3858 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.23" [minkowski_net.cpp:273]   --->   Operation 3858 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 559 <SV = 307> <Delay = 1.12>
ST_559 : Operation 3859 [1/1] (0.00ns)   --->   "%ic_45 = phi i11 %add_ln273_22, void %for.inc48.23.split, i11 0, void %for.inc90.22.loopexit" [minkowski_net.cpp:273]   --->   Operation 3859 'phi' 'ic_45' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 3860 [1/1] (0.73ns)   --->   "%icmp_ln273_22 = icmp_eq  i11 %ic_45, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3860 'icmp' 'icmp_ln273_22' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 3861 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3861 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 3862 [1/1] (0.73ns)   --->   "%add_ln273_22 = add i11 %ic_45, i11 1" [minkowski_net.cpp:273]   --->   Operation 3862 'add' 'add_ln273_22' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 3863 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_22, void %for.inc48.23.split, void %for.inc84.23.preheader" [minkowski_net.cpp:273]   --->   Operation 3863 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 3864 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.23" [minkowski_net.cpp:287]   --->   Operation 3864 'br' 'br_ln287' <Predicate = (icmp_ln273_22)> <Delay = 0.38>

State 560 <SV = 308> <Delay = 4.38>
ST_560 : Operation 3865 [1/1] (4.38ns)   --->   "%gmem_write_addr_23_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_23" [minkowski_net.cpp:276]   --->   Operation 3865 'read' 'gmem_write_addr_23_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 561 <SV = 309> <Delay = 1.20>
ST_561 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln273_22 = zext i11 %ic_45" [minkowski_net.cpp:273]   --->   Operation 3866 'zext' 'zext_ln273_22' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 3867 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3867 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 3868 [1/1] (0.00ns)   --->   "%bitcast_ln276_22 = bitcast i32 %gmem_write_addr_23_read" [minkowski_net.cpp:276]   --->   Operation 3868 'bitcast' 'bitcast_ln276_22' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 3869 [1/1] (0.00ns)   --->   "%neighbor_features_addr_45 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_22" [minkowski_net.cpp:276]   --->   Operation 3869 'getelementptr' 'neighbor_features_addr_45' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 3870 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_22, i10 %neighbor_features_addr_45" [minkowski_net.cpp:276]   --->   Operation 3870 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_561 : Operation 3871 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.23" [minkowski_net.cpp:273]   --->   Operation 3871 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 562 <SV = 308> <Delay = 4.24>
ST_562 : Operation 3872 [1/1] (0.00ns)   --->   "%indvar_flatten195 = phi i21 %add_ln287_50, void %new.latch.for.inc84.23.split, i21 0, void %for.inc84.23.preheader" [minkowski_net.cpp:287]   --->   Operation 3872 'phi' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3873 [1/1] (0.00ns)   --->   "%oc_23 = phi i11 %select_ln287_47, void %new.latch.for.inc84.23.split, i11 0, void %for.inc84.23.preheader" [minkowski_net.cpp:287]   --->   Operation 3873 'phi' 'oc_23' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3874 [1/1] (0.00ns)   --->   "%ic_46 = phi i11 %add_ln288_23, void %new.latch.for.inc84.23.split, i11 0, void %for.inc84.23.preheader" [minkowski_net.cpp:288]   --->   Operation 3874 'phi' 'ic_46' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3875 [1/1] (0.00ns)   --->   "%add26_23 = phi i32 %add_22, void %new.latch.for.inc84.23.split, i32 <undef>, void %for.inc84.23.preheader" [minkowski_net.cpp:290]   --->   Operation 3875 'phi' 'add26_23' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln287_50 = zext i21 %indvar_flatten195" [minkowski_net.cpp:287]   --->   Operation 3876 'zext' 'zext_ln287_50' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3877 [1/1] (0.82ns)   --->   "%icmp_ln287_23 = icmp_eq  i22 %zext_ln287_50, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3877 'icmp' 'icmp_ln287_23' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3878 [1/1] (0.81ns)   --->   "%add_ln287_50 = add i21 %indvar_flatten195, i21 1" [minkowski_net.cpp:287]   --->   Operation 3878 'add' 'add_ln287_50' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3879 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_23, void %for.cond69.for.inc87_crit_edge.23.split, void %for.inc90.23.loopexit" [minkowski_net.cpp:287]   --->   Operation 3879 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3880 [1/1] (0.73ns)   --->   "%add_ln287_23 = add i11 %oc_23, i11 1" [minkowski_net.cpp:287]   --->   Operation 3880 'add' 'add_ln287_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3881 [1/1] (0.73ns)   --->   "%icmp_ln288_46 = icmp_eq  i11 %ic_46, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3881 'icmp' 'icmp_ln288_46' <Predicate = (!icmp_ln287_23)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3882 [1/1] (0.30ns)   --->   "%select_ln287_46 = select i1 %icmp_ln288_46, i11 0, i11 %ic_46" [minkowski_net.cpp:287]   --->   Operation 3882 'select' 'select_ln287_46' <Predicate = (!icmp_ln287_23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_562 : Operation 3883 [1/1] (0.30ns)   --->   "%select_ln287_47 = select i1 %icmp_ln288_46, i11 %add_ln287_23, i11 %oc_23" [minkowski_net.cpp:287]   --->   Operation 3883 'select' 'select_ln287_47' <Predicate = (!icmp_ln287_23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_562 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln290_71 = zext i11 %select_ln287_47" [minkowski_net.cpp:290]   --->   Operation 3884 'zext' 'zext_ln290_71' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln288_23 = zext i11 %select_ln287_46" [minkowski_net.cpp:288]   --->   Operation 3885 'zext' 'zext_ln288_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3886 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_46, i10 0" [minkowski_net.cpp:290]   --->   Operation 3886 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3887 [1/1] (0.00ns)   --->   "%zext_ln290_72 = zext i21 %tmp_80" [minkowski_net.cpp:290]   --->   Operation 3887 'zext' 'zext_ln290_72' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_34 = add i25 %zext_ln290_72, i25 24117248" [minkowski_net.cpp:290]   --->   Operation 3888 'add' 'add_ln290_34' <Predicate = (!icmp_ln287_23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_562 : Operation 3889 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_35 = add i25 %add_ln290_34, i25 %zext_ln290_71" [minkowski_net.cpp:290]   --->   Operation 3889 'add' 'add_ln290_35' <Predicate = (!icmp_ln287_23)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_562 : Operation 3890 [1/1] (0.00ns)   --->   "%zext_ln290_73 = zext i25 %add_ln290_35" [minkowski_net.cpp:290]   --->   Operation 3890 'zext' 'zext_ln290_73' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3891 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_23 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_73" [minkowski_net.cpp:290]   --->   Operation 3891 'getelementptr' 'layer_weights_12_addr_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3892 [1/1] (0.00ns)   --->   "%neighbor_features_addr_46 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_23" [minkowski_net.cpp:290]   --->   Operation 3892 'getelementptr' 'neighbor_features_addr_46' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_562 : Operation 3893 [2/2] (1.20ns)   --->   "%neighbor_features_load_23 = load i10 %neighbor_features_addr_46" [minkowski_net.cpp:290]   --->   Operation 3893 'load' 'neighbor_features_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_562 : Operation 3894 [2/2] (1.24ns)   --->   "%layer_weights_12_load_23 = load i25 %layer_weights_12_addr_23" [minkowski_net.cpp:290]   --->   Operation 3894 'load' 'layer_weights_12_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_562 : Operation 3895 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.23" [minkowski_net.cpp:288]   --->   Operation 3895 'br' 'br_ln288' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>

State 563 <SV = 309> <Delay = 1.24>
ST_563 : Operation 3896 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_23 = load i10 %neighbor_features_addr_46" [minkowski_net.cpp:290]   --->   Operation 3896 'load' 'neighbor_features_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_563 : Operation 3897 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_23 = load i25 %layer_weights_12_addr_23" [minkowski_net.cpp:290]   --->   Operation 3897 'load' 'layer_weights_12_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 564 <SV = 310> <Delay = 4.08>
ST_564 : Operation 3898 [1/1] (0.73ns)   --->   "%first_iter_23 = icmp_eq  i11 %select_ln287_46, i11 0" [minkowski_net.cpp:287]   --->   Operation 3898 'icmp' 'first_iter_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 3899 [1/1] (0.00ns)   --->   "%bitcast_ln290_70 = bitcast i32 %layer_weights_12_load_23" [minkowski_net.cpp:290]   --->   Operation 3899 'bitcast' 'bitcast_ln290_70' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_564 : Operation 3900 [3/3] (4.08ns)   --->   "%mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70" [minkowski_net.cpp:290]   --->   Operation 3900 'fmul' 'mul_22' <Predicate = (!icmp_ln287_23)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 3901 [1/1] (0.73ns)   --->   "%add_ln288_23 = add i11 %select_ln287_46, i11 1" [minkowski_net.cpp:288]   --->   Operation 3901 'add' 'add_ln288_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 3902 [1/1] (0.73ns)   --->   "%icmp_ln288_47 = icmp_eq  i11 %add_ln288_23, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3902 'icmp' 'icmp_ln288_47' <Predicate = (!icmp_ln287_23)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 3903 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_47, void %new.latch.for.inc84.23.split, void %last.iter.for.inc84.23.split" [minkowski_net.cpp:288]   --->   Operation 3903 'br' 'br_ln288' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>

State 565 <SV = 311> <Delay = 4.08>
ST_565 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln287_23 = zext i11 %select_ln287_47" [minkowski_net.cpp:287]   --->   Operation 3904 'zext' 'zext_ln287_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_565 : Operation 3905 [1/1] (0.00ns)   --->   "%output_features_addr_23 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_23" [minkowski_net.cpp:290]   --->   Operation 3905 'getelementptr' 'output_features_addr_23' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_565 : Operation 3906 [2/2] (1.20ns)   --->   "%output_features_load_23 = load i10 %output_features_addr_23" [minkowski_net.cpp:290]   --->   Operation 3906 'load' 'output_features_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_565 : Operation 3907 [2/3] (4.08ns)   --->   "%mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70" [minkowski_net.cpp:290]   --->   Operation 3907 'fmul' 'mul_22' <Predicate = (!icmp_ln287_23)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 312> <Delay = 4.08>
ST_566 : Operation 3908 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_23 = load i10 %output_features_addr_23" [minkowski_net.cpp:290]   --->   Operation 3908 'load' 'output_features_load_23' <Predicate = (!icmp_ln287_23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_566 : Operation 3909 [1/1] (0.00ns)   --->   "%bitcast_ln290_69 = bitcast i32 %output_features_load_23" [minkowski_net.cpp:290]   --->   Operation 3909 'bitcast' 'bitcast_ln290_69' <Predicate = (!icmp_ln287_23 & first_iter_23)> <Delay = 0.00>
ST_566 : Operation 3910 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.23.split" [minkowski_net.cpp:288]   --->   Operation 3910 'br' 'br_ln288' <Predicate = (!icmp_ln287_23 & first_iter_23)> <Delay = 0.38>
ST_566 : Operation 3911 [1/3] (4.08ns)   --->   "%mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70" [minkowski_net.cpp:290]   --->   Operation 3911 'fmul' 'mul_22' <Predicate = (!icmp_ln287_23)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 313> <Delay = 4.24>
ST_567 : Operation 3912 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3912 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_567 : Operation 3913 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3913 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_567 : Operation 3914 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_23, void %for.inc84.23.split, void %for.first.iter.for.inc84.23" [minkowski_net.cpp:288]   --->   Operation 3914 'br' 'br_ln288' <Predicate = (!icmp_ln287_23)> <Delay = 0.38>
ST_567 : Operation 3915 [1/1] (0.00ns)   --->   "%bitcast_ln290_6932 = phi i32 %add26_23, void %for.cond69.for.inc87_crit_edge.23.split, i32 %bitcast_ln290_69, void %for.first.iter.for.inc84.23" [minkowski_net.cpp:290]   --->   Operation 3915 'phi' 'bitcast_ln290_6932' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_567 : Operation 3916 [4/4] (3.86ns)   --->   "%add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22" [minkowski_net.cpp:290]   --->   Operation 3916 'fadd' 'add_22' <Predicate = (!icmp_ln287_23)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 314> <Delay = 3.86>
ST_568 : Operation 3917 [3/4] (3.86ns)   --->   "%add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22" [minkowski_net.cpp:290]   --->   Operation 3917 'fadd' 'add_22' <Predicate = (!icmp_ln287_23)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 315> <Delay = 3.86>
ST_569 : Operation 3918 [2/4] (3.86ns)   --->   "%add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22" [minkowski_net.cpp:290]   --->   Operation 3918 'fadd' 'add_22' <Predicate = (!icmp_ln287_23)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 316> <Delay = 8.49>
ST_570 : Operation 3919 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3919 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>
ST_570 : Operation 3920 [1/4] (3.86ns)   --->   "%add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22" [minkowski_net.cpp:290]   --->   Operation 3920 'fadd' 'add_22' <Predicate = (!icmp_ln287_23)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 3921 [1/1] (0.00ns)   --->   "%bitcast_ln290_71 = bitcast i32 %add_22" [minkowski_net.cpp:290]   --->   Operation 3921 'bitcast' 'bitcast_ln290_71' <Predicate = (!icmp_ln287_23)> <Delay = 0.00>

State 571 <SV = 317> <Delay = 1.20>
ST_571 : Operation 3922 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_71, i10 %output_features_addr_23" [minkowski_net.cpp:290]   --->   Operation 3922 'store' 'store_ln290' <Predicate = (icmp_ln288_47)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_571 : Operation 3923 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.23.split" [minkowski_net.cpp:288]   --->   Operation 3923 'br' 'br_ln288' <Predicate = (icmp_ln288_47)> <Delay = 0.00>

State 572 <SV = 309> <Delay = 4.38>
ST_572 : Operation 3924 [8/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3924 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 573 <SV = 310> <Delay = 4.38>
ST_573 : Operation 3925 [7/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3925 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 574 <SV = 311> <Delay = 4.38>
ST_574 : Operation 3926 [6/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3926 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 575 <SV = 312> <Delay = 4.38>
ST_575 : Operation 3927 [5/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3927 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 576 <SV = 313> <Delay = 4.38>
ST_576 : Operation 3928 [4/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3928 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 577 <SV = 314> <Delay = 4.38>
ST_577 : Operation 3929 [3/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3929 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 578 <SV = 315> <Delay = 4.38>
ST_578 : Operation 3930 [2/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3930 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 579 <SV = 316> <Delay = 4.38>
ST_579 : Operation 3931 [1/8] (4.38ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3931 'readreq' 'empty_83' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_579 : Operation 3932 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.24" [minkowski_net.cpp:273]   --->   Operation 3932 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 580 <SV = 317> <Delay = 1.12>
ST_580 : Operation 3933 [1/1] (0.00ns)   --->   "%ic_47 = phi i11 %add_ln273_23, void %for.inc48.24.split, i11 0, void %for.inc90.23.loopexit" [minkowski_net.cpp:273]   --->   Operation 3933 'phi' 'ic_47' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 3934 [1/1] (0.73ns)   --->   "%icmp_ln273_23 = icmp_eq  i11 %ic_47, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 3934 'icmp' 'icmp_ln273_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 3935 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 3935 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 3936 [1/1] (0.73ns)   --->   "%add_ln273_23 = add i11 %ic_47, i11 1" [minkowski_net.cpp:273]   --->   Operation 3936 'add' 'add_ln273_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 3937 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_23, void %for.inc48.24.split, void %for.inc84.24.preheader" [minkowski_net.cpp:273]   --->   Operation 3937 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 3938 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.24" [minkowski_net.cpp:287]   --->   Operation 3938 'br' 'br_ln287' <Predicate = (icmp_ln273_23)> <Delay = 0.38>

State 581 <SV = 318> <Delay = 4.38>
ST_581 : Operation 3939 [1/1] (4.38ns)   --->   "%gmem_write_addr_24_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_24" [minkowski_net.cpp:276]   --->   Operation 3939 'read' 'gmem_write_addr_24_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 582 <SV = 319> <Delay = 1.20>
ST_582 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln273_23 = zext i11 %ic_47" [minkowski_net.cpp:273]   --->   Operation 3940 'zext' 'zext_ln273_23' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3941 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 3941 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3942 [1/1] (0.00ns)   --->   "%bitcast_ln276_23 = bitcast i32 %gmem_write_addr_24_read" [minkowski_net.cpp:276]   --->   Operation 3942 'bitcast' 'bitcast_ln276_23' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3943 [1/1] (0.00ns)   --->   "%neighbor_features_addr_47 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_23" [minkowski_net.cpp:276]   --->   Operation 3943 'getelementptr' 'neighbor_features_addr_47' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3944 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_23, i10 %neighbor_features_addr_47" [minkowski_net.cpp:276]   --->   Operation 3944 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_582 : Operation 3945 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.24" [minkowski_net.cpp:273]   --->   Operation 3945 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 583 <SV = 318> <Delay = 4.24>
ST_583 : Operation 3946 [1/1] (0.00ns)   --->   "%indvar_flatten202 = phi i21 %add_ln287_51, void %new.latch.for.inc84.24.split, i21 0, void %for.inc84.24.preheader" [minkowski_net.cpp:287]   --->   Operation 3946 'phi' 'indvar_flatten202' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3947 [1/1] (0.00ns)   --->   "%oc_24 = phi i11 %select_ln287_49, void %new.latch.for.inc84.24.split, i11 0, void %for.inc84.24.preheader" [minkowski_net.cpp:287]   --->   Operation 3947 'phi' 'oc_24' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3948 [1/1] (0.00ns)   --->   "%ic_48 = phi i11 %add_ln288_24, void %new.latch.for.inc84.24.split, i11 0, void %for.inc84.24.preheader" [minkowski_net.cpp:288]   --->   Operation 3948 'phi' 'ic_48' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3949 [1/1] (0.00ns)   --->   "%add26_24 = phi i32 %add_23, void %new.latch.for.inc84.24.split, i32 <undef>, void %for.inc84.24.preheader" [minkowski_net.cpp:290]   --->   Operation 3949 'phi' 'add26_24' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3950 [1/1] (0.00ns)   --->   "%zext_ln287_51 = zext i21 %indvar_flatten202" [minkowski_net.cpp:287]   --->   Operation 3950 'zext' 'zext_ln287_51' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3951 [1/1] (0.82ns)   --->   "%icmp_ln287_24 = icmp_eq  i22 %zext_ln287_51, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 3951 'icmp' 'icmp_ln287_24' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3952 [1/1] (0.81ns)   --->   "%add_ln287_51 = add i21 %indvar_flatten202, i21 1" [minkowski_net.cpp:287]   --->   Operation 3952 'add' 'add_ln287_51' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3953 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_24, void %for.cond69.for.inc87_crit_edge.24.split, void %for.inc90.24.loopexit" [minkowski_net.cpp:287]   --->   Operation 3953 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 3954 [1/1] (0.73ns)   --->   "%add_ln287_24 = add i11 %oc_24, i11 1" [minkowski_net.cpp:287]   --->   Operation 3954 'add' 'add_ln287_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3955 [1/1] (0.73ns)   --->   "%icmp_ln288_48 = icmp_eq  i11 %ic_48, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3955 'icmp' 'icmp_ln288_48' <Predicate = (!icmp_ln287_24)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3956 [1/1] (0.30ns)   --->   "%select_ln287_48 = select i1 %icmp_ln288_48, i11 0, i11 %ic_48" [minkowski_net.cpp:287]   --->   Operation 3956 'select' 'select_ln287_48' <Predicate = (!icmp_ln287_24)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_583 : Operation 3957 [1/1] (0.30ns)   --->   "%select_ln287_49 = select i1 %icmp_ln288_48, i11 %add_ln287_24, i11 %oc_24" [minkowski_net.cpp:287]   --->   Operation 3957 'select' 'select_ln287_49' <Predicate = (!icmp_ln287_24)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_583 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln290_74 = zext i11 %select_ln287_49" [minkowski_net.cpp:290]   --->   Operation 3958 'zext' 'zext_ln290_74' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln288_24 = zext i11 %select_ln287_48" [minkowski_net.cpp:288]   --->   Operation 3959 'zext' 'zext_ln288_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln290_18 = zext i11 %select_ln287_48" [minkowski_net.cpp:290]   --->   Operation 3960 'zext' 'zext_ln290_18' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3961 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i13.i10, i1 1, i13 %zext_ln290_18, i10 0" [minkowski_net.cpp:290]   --->   Operation 3961 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln290_4 = sext i24 %tmp_81" [minkowski_net.cpp:290]   --->   Operation 3962 'sext' 'sext_ln290_4' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3963 [1/1] (0.83ns)   --->   "%add_ln290_36 = add i25 %sext_ln290_4, i25 %zext_ln290_74" [minkowski_net.cpp:290]   --->   Operation 3963 'add' 'add_ln290_36' <Predicate = (!icmp_ln287_24)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln290_75 = zext i25 %add_ln290_36" [minkowski_net.cpp:290]   --->   Operation 3964 'zext' 'zext_ln290_75' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3965 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_24 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_75" [minkowski_net.cpp:290]   --->   Operation 3965 'getelementptr' 'layer_weights_12_addr_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3966 [1/1] (0.00ns)   --->   "%neighbor_features_addr_48 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_24" [minkowski_net.cpp:290]   --->   Operation 3966 'getelementptr' 'neighbor_features_addr_48' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_583 : Operation 3967 [2/2] (1.20ns)   --->   "%neighbor_features_load_24 = load i10 %neighbor_features_addr_48" [minkowski_net.cpp:290]   --->   Operation 3967 'load' 'neighbor_features_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_583 : Operation 3968 [2/2] (1.24ns)   --->   "%layer_weights_12_load_24 = load i25 %layer_weights_12_addr_24" [minkowski_net.cpp:290]   --->   Operation 3968 'load' 'layer_weights_12_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_583 : Operation 3969 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.24" [minkowski_net.cpp:288]   --->   Operation 3969 'br' 'br_ln288' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>

State 584 <SV = 319> <Delay = 1.24>
ST_584 : Operation 3970 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_24 = load i10 %neighbor_features_addr_48" [minkowski_net.cpp:290]   --->   Operation 3970 'load' 'neighbor_features_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_584 : Operation 3971 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_24 = load i25 %layer_weights_12_addr_24" [minkowski_net.cpp:290]   --->   Operation 3971 'load' 'layer_weights_12_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 585 <SV = 320> <Delay = 4.08>
ST_585 : Operation 3972 [1/1] (0.73ns)   --->   "%first_iter_24 = icmp_eq  i11 %select_ln287_48, i11 0" [minkowski_net.cpp:287]   --->   Operation 3972 'icmp' 'first_iter_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 3973 [1/1] (0.00ns)   --->   "%bitcast_ln290_73 = bitcast i32 %layer_weights_12_load_24" [minkowski_net.cpp:290]   --->   Operation 3973 'bitcast' 'bitcast_ln290_73' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_585 : Operation 3974 [3/3] (4.08ns)   --->   "%mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73" [minkowski_net.cpp:290]   --->   Operation 3974 'fmul' 'mul_23' <Predicate = (!icmp_ln287_24)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 3975 [1/1] (0.73ns)   --->   "%add_ln288_24 = add i11 %select_ln287_48, i11 1" [minkowski_net.cpp:288]   --->   Operation 3975 'add' 'add_ln288_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 3976 [1/1] (0.73ns)   --->   "%icmp_ln288_49 = icmp_eq  i11 %add_ln288_24, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 3976 'icmp' 'icmp_ln288_49' <Predicate = (!icmp_ln287_24)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 3977 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_49, void %new.latch.for.inc84.24.split, void %last.iter.for.inc84.24.split" [minkowski_net.cpp:288]   --->   Operation 3977 'br' 'br_ln288' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>

State 586 <SV = 321> <Delay = 4.08>
ST_586 : Operation 3978 [1/1] (0.00ns)   --->   "%zext_ln287_24 = zext i11 %select_ln287_49" [minkowski_net.cpp:287]   --->   Operation 3978 'zext' 'zext_ln287_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_586 : Operation 3979 [1/1] (0.00ns)   --->   "%output_features_addr_24 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_24" [minkowski_net.cpp:290]   --->   Operation 3979 'getelementptr' 'output_features_addr_24' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_586 : Operation 3980 [2/2] (1.20ns)   --->   "%output_features_load_24 = load i10 %output_features_addr_24" [minkowski_net.cpp:290]   --->   Operation 3980 'load' 'output_features_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_586 : Operation 3981 [2/3] (4.08ns)   --->   "%mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73" [minkowski_net.cpp:290]   --->   Operation 3981 'fmul' 'mul_23' <Predicate = (!icmp_ln287_24)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 322> <Delay = 4.08>
ST_587 : Operation 3982 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_24 = load i10 %output_features_addr_24" [minkowski_net.cpp:290]   --->   Operation 3982 'load' 'output_features_load_24' <Predicate = (!icmp_ln287_24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_587 : Operation 3983 [1/1] (0.00ns)   --->   "%bitcast_ln290_72 = bitcast i32 %output_features_load_24" [minkowski_net.cpp:290]   --->   Operation 3983 'bitcast' 'bitcast_ln290_72' <Predicate = (!icmp_ln287_24 & first_iter_24)> <Delay = 0.00>
ST_587 : Operation 3984 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.24.split" [minkowski_net.cpp:288]   --->   Operation 3984 'br' 'br_ln288' <Predicate = (!icmp_ln287_24 & first_iter_24)> <Delay = 0.38>
ST_587 : Operation 3985 [1/3] (4.08ns)   --->   "%mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73" [minkowski_net.cpp:290]   --->   Operation 3985 'fmul' 'mul_23' <Predicate = (!icmp_ln287_24)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 323> <Delay = 4.24>
ST_588 : Operation 3986 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 3986 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_588 : Operation 3987 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 3987 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_588 : Operation 3988 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_24, void %for.inc84.24.split, void %for.first.iter.for.inc84.24" [minkowski_net.cpp:288]   --->   Operation 3988 'br' 'br_ln288' <Predicate = (!icmp_ln287_24)> <Delay = 0.38>
ST_588 : Operation 3989 [1/1] (0.00ns)   --->   "%bitcast_ln290_7233 = phi i32 %add26_24, void %for.cond69.for.inc87_crit_edge.24.split, i32 %bitcast_ln290_72, void %for.first.iter.for.inc84.24" [minkowski_net.cpp:290]   --->   Operation 3989 'phi' 'bitcast_ln290_7233' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_588 : Operation 3990 [4/4] (3.86ns)   --->   "%add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23" [minkowski_net.cpp:290]   --->   Operation 3990 'fadd' 'add_23' <Predicate = (!icmp_ln287_24)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 324> <Delay = 3.86>
ST_589 : Operation 3991 [3/4] (3.86ns)   --->   "%add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23" [minkowski_net.cpp:290]   --->   Operation 3991 'fadd' 'add_23' <Predicate = (!icmp_ln287_24)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 325> <Delay = 3.86>
ST_590 : Operation 3992 [2/4] (3.86ns)   --->   "%add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23" [minkowski_net.cpp:290]   --->   Operation 3992 'fadd' 'add_23' <Predicate = (!icmp_ln287_24)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 326> <Delay = 8.49>
ST_591 : Operation 3993 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 3993 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>
ST_591 : Operation 3994 [1/4] (3.86ns)   --->   "%add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23" [minkowski_net.cpp:290]   --->   Operation 3994 'fadd' 'add_23' <Predicate = (!icmp_ln287_24)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 3995 [1/1] (0.00ns)   --->   "%bitcast_ln290_74 = bitcast i32 %add_23" [minkowski_net.cpp:290]   --->   Operation 3995 'bitcast' 'bitcast_ln290_74' <Predicate = (!icmp_ln287_24)> <Delay = 0.00>

State 592 <SV = 327> <Delay = 1.20>
ST_592 : Operation 3996 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_74, i10 %output_features_addr_24" [minkowski_net.cpp:290]   --->   Operation 3996 'store' 'store_ln290' <Predicate = (icmp_ln288_49)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_592 : Operation 3997 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.24.split" [minkowski_net.cpp:288]   --->   Operation 3997 'br' 'br_ln288' <Predicate = (icmp_ln288_49)> <Delay = 0.00>

State 593 <SV = 319> <Delay = 4.38>
ST_593 : Operation 3998 [8/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3998 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 594 <SV = 320> <Delay = 4.38>
ST_594 : Operation 3999 [7/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 3999 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 595 <SV = 321> <Delay = 4.38>
ST_595 : Operation 4000 [6/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4000 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 596 <SV = 322> <Delay = 4.38>
ST_596 : Operation 4001 [5/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4001 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 597 <SV = 323> <Delay = 4.38>
ST_597 : Operation 4002 [4/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4002 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 598 <SV = 324> <Delay = 4.38>
ST_598 : Operation 4003 [3/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4003 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 599 <SV = 325> <Delay = 4.38>
ST_599 : Operation 4004 [2/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4004 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 600 <SV = 326> <Delay = 4.38>
ST_600 : Operation 4005 [1/8] (4.38ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4005 'readreq' 'empty_84' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_600 : Operation 4006 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.25" [minkowski_net.cpp:273]   --->   Operation 4006 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 601 <SV = 327> <Delay = 1.12>
ST_601 : Operation 4007 [1/1] (0.00ns)   --->   "%ic_49 = phi i11 %add_ln273_24, void %for.inc48.25.split, i11 0, void %for.inc90.24.loopexit" [minkowski_net.cpp:273]   --->   Operation 4007 'phi' 'ic_49' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 4008 [1/1] (0.73ns)   --->   "%icmp_ln273_24 = icmp_eq  i11 %ic_49, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 4008 'icmp' 'icmp_ln273_24' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 4009 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 4009 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 4010 [1/1] (0.73ns)   --->   "%add_ln273_24 = add i11 %ic_49, i11 1" [minkowski_net.cpp:273]   --->   Operation 4010 'add' 'add_ln273_24' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 4011 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_24, void %for.inc48.25.split, void %for.inc84.25.preheader" [minkowski_net.cpp:273]   --->   Operation 4011 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 4012 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.25" [minkowski_net.cpp:287]   --->   Operation 4012 'br' 'br_ln287' <Predicate = (icmp_ln273_24)> <Delay = 0.38>

State 602 <SV = 328> <Delay = 4.38>
ST_602 : Operation 4013 [1/1] (4.38ns)   --->   "%gmem_write_addr_25_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_25" [minkowski_net.cpp:276]   --->   Operation 4013 'read' 'gmem_write_addr_25_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 603 <SV = 329> <Delay = 1.20>
ST_603 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln273_24 = zext i11 %ic_49" [minkowski_net.cpp:273]   --->   Operation 4014 'zext' 'zext_ln273_24' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 4015 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 4015 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 4016 [1/1] (0.00ns)   --->   "%bitcast_ln276_24 = bitcast i32 %gmem_write_addr_25_read" [minkowski_net.cpp:276]   --->   Operation 4016 'bitcast' 'bitcast_ln276_24' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 4017 [1/1] (0.00ns)   --->   "%neighbor_features_addr_49 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_24" [minkowski_net.cpp:276]   --->   Operation 4017 'getelementptr' 'neighbor_features_addr_49' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 4018 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_24, i10 %neighbor_features_addr_49" [minkowski_net.cpp:276]   --->   Operation 4018 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_603 : Operation 4019 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.25" [minkowski_net.cpp:273]   --->   Operation 4019 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 604 <SV = 328> <Delay = 4.24>
ST_604 : Operation 4020 [1/1] (0.00ns)   --->   "%indvar_flatten209 = phi i21 %add_ln287_52, void %new.latch.for.inc84.25.split, i21 0, void %for.inc84.25.preheader" [minkowski_net.cpp:287]   --->   Operation 4020 'phi' 'indvar_flatten209' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4021 [1/1] (0.00ns)   --->   "%oc_25 = phi i11 %select_ln287_51, void %new.latch.for.inc84.25.split, i11 0, void %for.inc84.25.preheader" [minkowski_net.cpp:287]   --->   Operation 4021 'phi' 'oc_25' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4022 [1/1] (0.00ns)   --->   "%ic_50 = phi i11 %add_ln288_25, void %new.latch.for.inc84.25.split, i11 0, void %for.inc84.25.preheader" [minkowski_net.cpp:288]   --->   Operation 4022 'phi' 'ic_50' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4023 [1/1] (0.00ns)   --->   "%add26_25 = phi i32 %add_24, void %new.latch.for.inc84.25.split, i32 <undef>, void %for.inc84.25.preheader" [minkowski_net.cpp:290]   --->   Operation 4023 'phi' 'add26_25' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln287_52 = zext i21 %indvar_flatten209" [minkowski_net.cpp:287]   --->   Operation 4024 'zext' 'zext_ln287_52' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4025 [1/1] (0.82ns)   --->   "%icmp_ln287_25 = icmp_eq  i22 %zext_ln287_52, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 4025 'icmp' 'icmp_ln287_25' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 4026 [1/1] (0.81ns)   --->   "%add_ln287_52 = add i21 %indvar_flatten209, i21 1" [minkowski_net.cpp:287]   --->   Operation 4026 'add' 'add_ln287_52' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 4027 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_25, void %for.cond69.for.inc87_crit_edge.25.split, void %for.inc90.25.loopexit" [minkowski_net.cpp:287]   --->   Operation 4027 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4028 [1/1] (0.73ns)   --->   "%add_ln287_25 = add i11 %oc_25, i11 1" [minkowski_net.cpp:287]   --->   Operation 4028 'add' 'add_ln287_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 4029 [1/1] (0.73ns)   --->   "%icmp_ln288_50 = icmp_eq  i11 %ic_50, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 4029 'icmp' 'icmp_ln288_50' <Predicate = (!icmp_ln287_25)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 4030 [1/1] (0.30ns)   --->   "%select_ln287_50 = select i1 %icmp_ln288_50, i11 0, i11 %ic_50" [minkowski_net.cpp:287]   --->   Operation 4030 'select' 'select_ln287_50' <Predicate = (!icmp_ln287_25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_604 : Operation 4031 [1/1] (0.30ns)   --->   "%select_ln287_51 = select i1 %icmp_ln288_50, i11 %add_ln287_25, i11 %oc_25" [minkowski_net.cpp:287]   --->   Operation 4031 'select' 'select_ln287_51' <Predicate = (!icmp_ln287_25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_604 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln290_76 = zext i11 %select_ln287_51" [minkowski_net.cpp:290]   --->   Operation 4032 'zext' 'zext_ln290_76' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4033 [1/1] (0.00ns)   --->   "%zext_ln288_25 = zext i11 %select_ln287_50" [minkowski_net.cpp:288]   --->   Operation 4033 'zext' 'zext_ln288_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_50, i10 0" [minkowski_net.cpp:290]   --->   Operation 4034 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4035 [1/1] (0.00ns)   --->   "%zext_ln290_77 = zext i21 %tmp_82" [minkowski_net.cpp:290]   --->   Operation 4035 'zext' 'zext_ln290_77' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_37 = add i24 %zext_ln290_77, i24 9437184" [minkowski_net.cpp:290]   --->   Operation 4036 'add' 'add_ln290_37' <Predicate = (!icmp_ln287_25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_604 : Operation 4037 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln290_38 = add i24 %add_ln290_37, i24 %zext_ln290_76" [minkowski_net.cpp:290]   --->   Operation 4037 'add' 'add_ln290_38' <Predicate = (!icmp_ln287_25)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_604 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln290_5 = sext i24 %add_ln290_38" [minkowski_net.cpp:290]   --->   Operation 4038 'sext' 'sext_ln290_5' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln290_78 = zext i25 %sext_ln290_5" [minkowski_net.cpp:290]   --->   Operation 4039 'zext' 'zext_ln290_78' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4040 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_25 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_78" [minkowski_net.cpp:290]   --->   Operation 4040 'getelementptr' 'layer_weights_12_addr_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4041 [1/1] (0.00ns)   --->   "%neighbor_features_addr_50 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_25" [minkowski_net.cpp:290]   --->   Operation 4041 'getelementptr' 'neighbor_features_addr_50' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_604 : Operation 4042 [2/2] (1.20ns)   --->   "%neighbor_features_load_25 = load i10 %neighbor_features_addr_50" [minkowski_net.cpp:290]   --->   Operation 4042 'load' 'neighbor_features_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_604 : Operation 4043 [2/2] (1.24ns)   --->   "%layer_weights_12_load_25 = load i25 %layer_weights_12_addr_25" [minkowski_net.cpp:290]   --->   Operation 4043 'load' 'layer_weights_12_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_604 : Operation 4044 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.25" [minkowski_net.cpp:288]   --->   Operation 4044 'br' 'br_ln288' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>

State 605 <SV = 329> <Delay = 1.24>
ST_605 : Operation 4045 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_25 = load i10 %neighbor_features_addr_50" [minkowski_net.cpp:290]   --->   Operation 4045 'load' 'neighbor_features_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_605 : Operation 4046 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_25 = load i25 %layer_weights_12_addr_25" [minkowski_net.cpp:290]   --->   Operation 4046 'load' 'layer_weights_12_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 606 <SV = 330> <Delay = 4.08>
ST_606 : Operation 4047 [1/1] (0.73ns)   --->   "%first_iter_25 = icmp_eq  i11 %select_ln287_50, i11 0" [minkowski_net.cpp:287]   --->   Operation 4047 'icmp' 'first_iter_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4048 [1/1] (0.00ns)   --->   "%bitcast_ln290_76 = bitcast i32 %layer_weights_12_load_25" [minkowski_net.cpp:290]   --->   Operation 4048 'bitcast' 'bitcast_ln290_76' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_606 : Operation 4049 [3/3] (4.08ns)   --->   "%mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76" [minkowski_net.cpp:290]   --->   Operation 4049 'fmul' 'mul_24' <Predicate = (!icmp_ln287_25)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4050 [1/1] (0.73ns)   --->   "%add_ln288_25 = add i11 %select_ln287_50, i11 1" [minkowski_net.cpp:288]   --->   Operation 4050 'add' 'add_ln288_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4051 [1/1] (0.73ns)   --->   "%icmp_ln288_51 = icmp_eq  i11 %add_ln288_25, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 4051 'icmp' 'icmp_ln288_51' <Predicate = (!icmp_ln287_25)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4052 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_51, void %new.latch.for.inc84.25.split, void %last.iter.for.inc84.25.split" [minkowski_net.cpp:288]   --->   Operation 4052 'br' 'br_ln288' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>

State 607 <SV = 331> <Delay = 4.08>
ST_607 : Operation 4053 [1/1] (0.00ns)   --->   "%zext_ln287_25 = zext i11 %select_ln287_51" [minkowski_net.cpp:287]   --->   Operation 4053 'zext' 'zext_ln287_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_607 : Operation 4054 [1/1] (0.00ns)   --->   "%output_features_addr_25 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_25" [minkowski_net.cpp:290]   --->   Operation 4054 'getelementptr' 'output_features_addr_25' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_607 : Operation 4055 [2/2] (1.20ns)   --->   "%output_features_load_25 = load i10 %output_features_addr_25" [minkowski_net.cpp:290]   --->   Operation 4055 'load' 'output_features_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_607 : Operation 4056 [2/3] (4.08ns)   --->   "%mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76" [minkowski_net.cpp:290]   --->   Operation 4056 'fmul' 'mul_24' <Predicate = (!icmp_ln287_25)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 332> <Delay = 4.08>
ST_608 : Operation 4057 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_25 = load i10 %output_features_addr_25" [minkowski_net.cpp:290]   --->   Operation 4057 'load' 'output_features_load_25' <Predicate = (!icmp_ln287_25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_608 : Operation 4058 [1/1] (0.00ns)   --->   "%bitcast_ln290_75 = bitcast i32 %output_features_load_25" [minkowski_net.cpp:290]   --->   Operation 4058 'bitcast' 'bitcast_ln290_75' <Predicate = (!icmp_ln287_25 & first_iter_25)> <Delay = 0.00>
ST_608 : Operation 4059 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.25.split" [minkowski_net.cpp:288]   --->   Operation 4059 'br' 'br_ln288' <Predicate = (!icmp_ln287_25 & first_iter_25)> <Delay = 0.38>
ST_608 : Operation 4060 [1/3] (4.08ns)   --->   "%mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76" [minkowski_net.cpp:290]   --->   Operation 4060 'fmul' 'mul_24' <Predicate = (!icmp_ln287_25)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 333> <Delay = 4.24>
ST_609 : Operation 4061 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 4061 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_609 : Operation 4062 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 4062 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_609 : Operation 4063 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_25, void %for.inc84.25.split, void %for.first.iter.for.inc84.25" [minkowski_net.cpp:288]   --->   Operation 4063 'br' 'br_ln288' <Predicate = (!icmp_ln287_25)> <Delay = 0.38>
ST_609 : Operation 4064 [1/1] (0.00ns)   --->   "%bitcast_ln290_7534 = phi i32 %add26_25, void %for.cond69.for.inc87_crit_edge.25.split, i32 %bitcast_ln290_75, void %for.first.iter.for.inc84.25" [minkowski_net.cpp:290]   --->   Operation 4064 'phi' 'bitcast_ln290_7534' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_609 : Operation 4065 [4/4] (3.86ns)   --->   "%add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24" [minkowski_net.cpp:290]   --->   Operation 4065 'fadd' 'add_24' <Predicate = (!icmp_ln287_25)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 334> <Delay = 3.86>
ST_610 : Operation 4066 [3/4] (3.86ns)   --->   "%add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24" [minkowski_net.cpp:290]   --->   Operation 4066 'fadd' 'add_24' <Predicate = (!icmp_ln287_25)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 335> <Delay = 3.86>
ST_611 : Operation 4067 [2/4] (3.86ns)   --->   "%add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24" [minkowski_net.cpp:290]   --->   Operation 4067 'fadd' 'add_24' <Predicate = (!icmp_ln287_25)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 336> <Delay = 8.49>
ST_612 : Operation 4068 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 4068 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>
ST_612 : Operation 4069 [1/4] (3.86ns)   --->   "%add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24" [minkowski_net.cpp:290]   --->   Operation 4069 'fadd' 'add_24' <Predicate = (!icmp_ln287_25)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 4070 [1/1] (0.00ns)   --->   "%bitcast_ln290_77 = bitcast i32 %add_24" [minkowski_net.cpp:290]   --->   Operation 4070 'bitcast' 'bitcast_ln290_77' <Predicate = (!icmp_ln287_25)> <Delay = 0.00>

State 613 <SV = 337> <Delay = 1.20>
ST_613 : Operation 4071 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_77, i10 %output_features_addr_25" [minkowski_net.cpp:290]   --->   Operation 4071 'store' 'store_ln290' <Predicate = (icmp_ln288_51)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_613 : Operation 4072 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.25.split" [minkowski_net.cpp:288]   --->   Operation 4072 'br' 'br_ln288' <Predicate = (icmp_ln288_51)> <Delay = 0.00>

State 614 <SV = 329> <Delay = 4.38>
ST_614 : Operation 4073 [8/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4073 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 615 <SV = 330> <Delay = 4.38>
ST_615 : Operation 4074 [7/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4074 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 616 <SV = 331> <Delay = 4.38>
ST_616 : Operation 4075 [6/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4075 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 617 <SV = 332> <Delay = 4.38>
ST_617 : Operation 4076 [5/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4076 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 618 <SV = 333> <Delay = 4.38>
ST_618 : Operation 4077 [4/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4077 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 619 <SV = 334> <Delay = 4.38>
ST_619 : Operation 4078 [3/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4078 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 620 <SV = 335> <Delay = 4.38>
ST_620 : Operation 4079 [2/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4079 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 621 <SV = 336> <Delay = 4.38>
ST_621 : Operation 4080 [1/8] (4.38ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29" [minkowski_net.cpp:273]   --->   Operation 4080 'readreq' 'empty_85' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_621 : Operation 4081 [1/1] (0.38ns)   --->   "%br_ln273 = br void %for.inc48.26" [minkowski_net.cpp:273]   --->   Operation 4081 'br' 'br_ln273' <Predicate = true> <Delay = 0.38>

State 622 <SV = 337> <Delay = 1.12>
ST_622 : Operation 4082 [1/1] (0.00ns)   --->   "%ic_51 = phi i11 %add_ln273_25, void %for.inc48.26.split, i11 0, void %for.inc90.25.loopexit" [minkowski_net.cpp:273]   --->   Operation 4082 'phi' 'ic_51' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4083 [1/1] (0.73ns)   --->   "%icmp_ln273_25 = icmp_eq  i11 %ic_51, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 4083 'icmp' 'icmp_ln273_25' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 4084 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 4084 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4085 [1/1] (0.73ns)   --->   "%add_ln273_25 = add i11 %ic_51, i11 1" [minkowski_net.cpp:273]   --->   Operation 4085 'add' 'add_ln273_25' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 4086 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_25, void %for.inc48.26.split, void %for.inc84.26.preheader" [minkowski_net.cpp:273]   --->   Operation 4086 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4087 [1/1] (0.38ns)   --->   "%br_ln287 = br void %for.inc84.26" [minkowski_net.cpp:287]   --->   Operation 4087 'br' 'br_ln287' <Predicate = (icmp_ln273_25)> <Delay = 0.38>

State 623 <SV = 338> <Delay = 4.38>
ST_623 : Operation 4088 [1/1] (4.38ns)   --->   "%gmem_write_addr_26_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_26" [minkowski_net.cpp:276]   --->   Operation 4088 'read' 'gmem_write_addr_26_read' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 624 <SV = 339> <Delay = 1.20>
ST_624 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln273_25 = zext i11 %ic_51" [minkowski_net.cpp:273]   --->   Operation 4089 'zext' 'zext_ln273_25' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 4090 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 4090 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 4091 [1/1] (0.00ns)   --->   "%bitcast_ln276_25 = bitcast i32 %gmem_write_addr_26_read" [minkowski_net.cpp:276]   --->   Operation 4091 'bitcast' 'bitcast_ln276_25' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 4092 [1/1] (0.00ns)   --->   "%neighbor_features_addr_51 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_25" [minkowski_net.cpp:276]   --->   Operation 4092 'getelementptr' 'neighbor_features_addr_51' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 4093 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276_25, i10 %neighbor_features_addr_51" [minkowski_net.cpp:276]   --->   Operation 4093 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_624 : Operation 4094 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48.26" [minkowski_net.cpp:273]   --->   Operation 4094 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 625 <SV = 338> <Delay = 4.24>
ST_625 : Operation 4095 [1/1] (0.00ns)   --->   "%indvar_flatten216 = phi i21 %add_ln287_53, void %new.latch.for.inc84.26.split, i21 0, void %for.inc84.26.preheader" [minkowski_net.cpp:287]   --->   Operation 4095 'phi' 'indvar_flatten216' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4096 [1/1] (0.00ns)   --->   "%oc_26 = phi i11 %select_ln287_53, void %new.latch.for.inc84.26.split, i11 0, void %for.inc84.26.preheader" [minkowski_net.cpp:287]   --->   Operation 4096 'phi' 'oc_26' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4097 [1/1] (0.00ns)   --->   "%ic_52 = phi i11 %add_ln288_26, void %new.latch.for.inc84.26.split, i11 0, void %for.inc84.26.preheader" [minkowski_net.cpp:288]   --->   Operation 4097 'phi' 'ic_52' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4098 [1/1] (0.00ns)   --->   "%add26_26 = phi i32 %add_25, void %new.latch.for.inc84.26.split, i32 <undef>, void %for.inc84.26.preheader" [minkowski_net.cpp:290]   --->   Operation 4098 'phi' 'add26_26' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln287_53 = zext i21 %indvar_flatten216" [minkowski_net.cpp:287]   --->   Operation 4099 'zext' 'zext_ln287_53' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4100 [1/1] (0.82ns)   --->   "%icmp_ln287_26 = icmp_eq  i22 %zext_ln287_53, i22 %bound" [minkowski_net.cpp:287]   --->   Operation 4100 'icmp' 'icmp_ln287_26' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 4101 [1/1] (0.81ns)   --->   "%add_ln287_53 = add i21 %indvar_flatten216, i21 1" [minkowski_net.cpp:287]   --->   Operation 4101 'add' 'add_ln287_53' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 4102 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_26, void %for.cond69.for.inc87_crit_edge.26.split, void %for.body98.preheader" [minkowski_net.cpp:287]   --->   Operation 4102 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4103 [1/1] (0.73ns)   --->   "%add_ln287_26 = add i11 %oc_26, i11 1" [minkowski_net.cpp:287]   --->   Operation 4103 'add' 'add_ln287_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 4104 [1/1] (0.73ns)   --->   "%icmp_ln288_52 = icmp_eq  i11 %ic_52, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 4104 'icmp' 'icmp_ln288_52' <Predicate = (!icmp_ln287_26)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 4105 [1/1] (0.30ns)   --->   "%select_ln287_52 = select i1 %icmp_ln288_52, i11 0, i11 %ic_52" [minkowski_net.cpp:287]   --->   Operation 4105 'select' 'select_ln287_52' <Predicate = (!icmp_ln287_26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_625 : Operation 4106 [1/1] (0.30ns)   --->   "%select_ln287_53 = select i1 %icmp_ln288_52, i11 %add_ln287_26, i11 %oc_26" [minkowski_net.cpp:287]   --->   Operation 4106 'select' 'select_ln287_53' <Predicate = (!icmp_ln287_26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_625 : Operation 4107 [1/1] (0.00ns)   --->   "%zext_ln290_79 = zext i11 %select_ln287_53" [minkowski_net.cpp:290]   --->   Operation 4107 'zext' 'zext_ln290_79' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4108 [1/1] (0.00ns)   --->   "%zext_ln288_26 = zext i11 %select_ln287_52" [minkowski_net.cpp:288]   --->   Operation 4108 'zext' 'zext_ln288_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i11.i10, i3 5, i11 %select_ln287_52, i10 0" [minkowski_net.cpp:290]   --->   Operation 4109 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln290_6 = sext i24 %tmp_83" [minkowski_net.cpp:290]   --->   Operation 4110 'sext' 'sext_ln290_6' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4111 [1/1] (0.83ns)   --->   "%add_ln290_39 = add i25 %sext_ln290_6, i25 %zext_ln290_79" [minkowski_net.cpp:290]   --->   Operation 4111 'add' 'add_ln290_39' <Predicate = (!icmp_ln287_26)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln290_80 = zext i25 %add_ln290_39" [minkowski_net.cpp:290]   --->   Operation 4112 'zext' 'zext_ln290_80' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4113 [1/1] (0.00ns)   --->   "%layer_weights_12_addr_26 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_80" [minkowski_net.cpp:290]   --->   Operation 4113 'getelementptr' 'layer_weights_12_addr_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4114 [1/1] (0.00ns)   --->   "%neighbor_features_addr_52 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_26" [minkowski_net.cpp:290]   --->   Operation 4114 'getelementptr' 'neighbor_features_addr_52' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_625 : Operation 4115 [2/2] (1.20ns)   --->   "%neighbor_features_load_26 = load i10 %neighbor_features_addr_52" [minkowski_net.cpp:290]   --->   Operation 4115 'load' 'neighbor_features_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_625 : Operation 4116 [2/2] (1.24ns)   --->   "%layer_weights_12_load_26 = load i25 %layer_weights_12_addr_26" [minkowski_net.cpp:290]   --->   Operation 4116 'load' 'layer_weights_12_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>
ST_625 : Operation 4117 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc84.26" [minkowski_net.cpp:288]   --->   Operation 4117 'br' 'br_ln288' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>

State 626 <SV = 339> <Delay = 1.24>
ST_626 : Operation 4118 [1/2] ( I:1.20ns O:1.20ns )   --->   "%neighbor_features_load_26 = load i10 %neighbor_features_addr_52" [minkowski_net.cpp:290]   --->   Operation 4118 'load' 'neighbor_features_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_626 : Operation 4119 [1/2] ( I:1.24ns O:1.24ns )   --->   "%layer_weights_12_load_26 = load i25 %layer_weights_12_addr_26" [minkowski_net.cpp:290]   --->   Operation 4119 'load' 'layer_weights_12_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28311552> <RAM>

State 627 <SV = 340> <Delay = 4.08>
ST_627 : Operation 4120 [1/1] (0.73ns)   --->   "%first_iter_26 = icmp_eq  i11 %select_ln287_52, i11 0" [minkowski_net.cpp:287]   --->   Operation 4120 'icmp' 'first_iter_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 4121 [1/1] (0.00ns)   --->   "%bitcast_ln290_79 = bitcast i32 %layer_weights_12_load_26" [minkowski_net.cpp:290]   --->   Operation 4121 'bitcast' 'bitcast_ln290_79' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_627 : Operation 4122 [3/3] (4.08ns)   --->   "%mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79" [minkowski_net.cpp:290]   --->   Operation 4122 'fmul' 'mul_25' <Predicate = (!icmp_ln287_26)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 4123 [1/1] (0.73ns)   --->   "%add_ln288_26 = add i11 %select_ln287_52, i11 1" [minkowski_net.cpp:288]   --->   Operation 4123 'add' 'add_ln288_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 4124 [1/1] (0.73ns)   --->   "%icmp_ln288_53 = icmp_eq  i11 %add_ln288_26, i11 %config_input_channels_val_read" [minkowski_net.cpp:288]   --->   Operation 4124 'icmp' 'icmp_ln288_53' <Predicate = (!icmp_ln287_26)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 4125 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288_53, void %new.latch.for.inc84.26.split, void %last.iter.for.inc84.26.split" [minkowski_net.cpp:288]   --->   Operation 4125 'br' 'br_ln288' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>

State 628 <SV = 341> <Delay = 4.08>
ST_628 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln287_26 = zext i11 %select_ln287_53" [minkowski_net.cpp:287]   --->   Operation 4126 'zext' 'zext_ln287_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_628 : Operation 4127 [1/1] (0.00ns)   --->   "%output_features_addr_26 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_26" [minkowski_net.cpp:290]   --->   Operation 4127 'getelementptr' 'output_features_addr_26' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_628 : Operation 4128 [2/2] (1.20ns)   --->   "%output_features_load_26 = load i10 %output_features_addr_26" [minkowski_net.cpp:290]   --->   Operation 4128 'load' 'output_features_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_628 : Operation 4129 [2/3] (4.08ns)   --->   "%mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79" [minkowski_net.cpp:290]   --->   Operation 4129 'fmul' 'mul_25' <Predicate = (!icmp_ln287_26)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 342> <Delay = 4.08>
ST_629 : Operation 4130 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_26 = load i10 %output_features_addr_26" [minkowski_net.cpp:290]   --->   Operation 4130 'load' 'output_features_load_26' <Predicate = (!icmp_ln287_26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_629 : Operation 4131 [1/1] (0.00ns)   --->   "%bitcast_ln290_78 = bitcast i32 %output_features_load_26" [minkowski_net.cpp:290]   --->   Operation 4131 'bitcast' 'bitcast_ln290_78' <Predicate = (!icmp_ln287_26 & first_iter_26)> <Delay = 0.00>
ST_629 : Operation 4132 [1/1] (0.38ns)   --->   "%br_ln288 = br void %for.inc84.26.split" [minkowski_net.cpp:288]   --->   Operation 4132 'br' 'br_ln288' <Predicate = (!icmp_ln287_26 & first_iter_26)> <Delay = 0.38>
ST_629 : Operation 4133 [1/3] (4.08ns)   --->   "%mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79" [minkowski_net.cpp:290]   --->   Operation 4133 'fmul' 'mul_25' <Predicate = (!icmp_ln287_26)> <Delay = 4.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 343> <Delay = 4.24>
ST_630 : Operation 4134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str"   --->   Operation 4134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_630 : Operation 4135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0"   --->   Operation 4135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_630 : Operation 4136 [1/1] (0.38ns)   --->   "%br_ln288 = br i1 %first_iter_26, void %for.inc84.26.split, void %for.first.iter.for.inc84.26" [minkowski_net.cpp:288]   --->   Operation 4136 'br' 'br_ln288' <Predicate = (!icmp_ln287_26)> <Delay = 0.38>
ST_630 : Operation 4137 [1/1] (0.00ns)   --->   "%bitcast_ln290_7835 = phi i32 %add26_26, void %for.cond69.for.inc87_crit_edge.26.split, i32 %bitcast_ln290_78, void %for.first.iter.for.inc84.26" [minkowski_net.cpp:290]   --->   Operation 4137 'phi' 'bitcast_ln290_7835' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_630 : Operation 4138 [4/4] (3.86ns)   --->   "%add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25" [minkowski_net.cpp:290]   --->   Operation 4138 'fadd' 'add_25' <Predicate = (!icmp_ln287_26)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 344> <Delay = 3.86>
ST_631 : Operation 4139 [3/4] (3.86ns)   --->   "%add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25" [minkowski_net.cpp:290]   --->   Operation 4139 'fadd' 'add_25' <Predicate = (!icmp_ln287_26)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 345> <Delay = 3.86>
ST_632 : Operation 4140 [2/4] (3.86ns)   --->   "%add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25" [minkowski_net.cpp:290]   --->   Operation 4140 'fadd' 'add_25' <Predicate = (!icmp_ln287_26)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 346> <Delay = 8.49>
ST_633 : Operation 4141 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:289]   --->   Operation 4141 'specpipeline' 'specpipeline_ln289' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>
ST_633 : Operation 4142 [1/4] (3.86ns)   --->   "%add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25" [minkowski_net.cpp:290]   --->   Operation 4142 'fadd' 'add_25' <Predicate = (!icmp_ln287_26)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4143 [1/1] (0.00ns)   --->   "%bitcast_ln290_80 = bitcast i32 %add_25" [minkowski_net.cpp:290]   --->   Operation 4143 'bitcast' 'bitcast_ln290_80' <Predicate = (!icmp_ln287_26)> <Delay = 0.00>

State 634 <SV = 347> <Delay = 1.20>
ST_634 : Operation 4144 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln290 = store i32 %bitcast_ln290_80, i10 %output_features_addr_26" [minkowski_net.cpp:290]   --->   Operation 4144 'store' 'store_ln290' <Predicate = (icmp_ln288_53)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_634 : Operation 4145 [1/1] (0.00ns)   --->   "%br_ln288 = br void %new.latch.for.inc84.26.split" [minkowski_net.cpp:288]   --->   Operation 4145 'br' 'br_ln288' <Predicate = (icmp_ln288_53)> <Delay = 0.00>

State 635 <SV = 339> <Delay = 0.38>
ST_635 : Operation 4146 [1/1] (0.38ns)   --->   "%br_ln296 = br void %for.body98" [minkowski_net.cpp:296]   --->   Operation 4146 'br' 'br_ln296' <Predicate = true> <Delay = 0.38>

State 636 <SV = 340> <Delay = 1.20>
ST_636 : Operation 4147 [1/1] (0.00ns)   --->   "%oc_27 = phi i11 %add_ln296, void %for.inc106, i11 0, void %for.body98.preheader" [minkowski_net.cpp:296]   --->   Operation 4147 'phi' 'oc_27' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 4148 [1/1] (0.73ns)   --->   "%icmp_ln296 = icmp_eq  i11 %oc_27, i11 %config_output_channels_val_read" [minkowski_net.cpp:296]   --->   Operation 4148 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0"   --->   Operation 4149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 4150 [1/1] (0.73ns)   --->   "%add_ln296 = add i11 %oc_27, i11 1" [minkowski_net.cpp:296]   --->   Operation 4150 'add' 'add_ln296' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4151 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body98.split, void %for.end108" [minkowski_net.cpp:296]   --->   Operation 4151 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 4152 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i11 %oc_27" [minkowski_net.cpp:296]   --->   Operation 4152 'zext' 'zext_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_636 : Operation 4153 [1/1] (0.00ns)   --->   "%output_features_addr_27 = getelementptr i32 %output_features, i64 0, i64 %zext_ln296" [minkowski_net.cpp:298]   --->   Operation 4153 'getelementptr' 'output_features_addr_27' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_636 : Operation 4154 [2/2] (1.20ns)   --->   "%output_features_load_27 = load i10 %output_features_addr_27" [minkowski_net.cpp:298]   --->   Operation 4154 'load' 'output_features_load_27' <Predicate = (!icmp_ln296)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_636 : Operation 4155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_26, i32 2, i32 63" [minkowski_net.cpp:304]   --->   Operation 4155 'partselect' 'trunc_ln' <Predicate = (icmp_ln296)> <Delay = 0.00>
ST_636 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i62 %trunc_ln" [minkowski_net.cpp:304]   --->   Operation 4156 'sext' 'sext_ln304' <Predicate = (icmp_ln296)> <Delay = 0.00>
ST_636 : Operation 4157 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln304" [minkowski_net.cpp:304]   --->   Operation 4157 'getelementptr' 'gmem_read_addr' <Predicate = (icmp_ln296)> <Delay = 0.00>

State 637 <SV = 341> <Delay = 2.84>
ST_637 : Operation 4158 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_27 = load i10 %output_features_addr_27" [minkowski_net.cpp:298]   --->   Operation 4158 'load' 'output_features_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_637 : Operation 4159 [1/1] (0.00ns)   --->   "%bitcast_ln298 = bitcast i32 %output_features_load_27" [minkowski_net.cpp:298]   --->   Operation 4159 'bitcast' 'bitcast_ln298' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %output_features_load_27, i32 23, i32 30" [minkowski_net.cpp:298]   --->   Operation 4160 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 4161 [1/1] (0.00ns)   --->   "%trunc_ln298 = trunc i32 %output_features_load_27" [minkowski_net.cpp:298]   --->   Operation 4161 'trunc' 'trunc_ln298' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 4162 [1/1] (0.70ns)   --->   "%icmp_ln298 = icmp_ne  i8 %tmp, i8 255" [minkowski_net.cpp:298]   --->   Operation 4162 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4163 [1/1] (0.82ns)   --->   "%icmp_ln298_1 = icmp_eq  i23 %trunc_ln298, i23 0" [minkowski_net.cpp:298]   --->   Operation 4163 'icmp' 'icmp_ln298_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4164 [2/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %bitcast_ln298, i32 0" [minkowski_net.cpp:298]   --->   Operation 4164 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 342> <Delay = 2.97>
ST_638 : Operation 4165 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [minkowski_net.cpp:296]   --->   Operation 4165 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node and_ln298)   --->   "%or_ln298 = or i1 %icmp_ln298_1, i1 %icmp_ln298" [minkowski_net.cpp:298]   --->   Operation 4166 'or' 'or_ln298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4167 [1/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %bitcast_ln298, i32 0" [minkowski_net.cpp:298]   --->   Operation 4167 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln298 = and i1 %or_ln298, i1 %tmp_s" [minkowski_net.cpp:298]   --->   Operation 4168 'and' 'and_ln298' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4169 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %and_ln298, void %for.inc106, void %if.then102" [minkowski_net.cpp:298]   --->   Operation 4169 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4170 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln298 = store i32 0, i10 %output_features_addr_27" [minkowski_net.cpp:298]   --->   Operation 4170 'store' 'store_ln298' <Predicate = (and_ln298)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_638 : Operation 4171 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc106" [minkowski_net.cpp:298]   --->   Operation 4171 'br' 'br_ln298' <Predicate = (and_ln298)> <Delay = 0.00>
ST_638 : Operation 4172 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.body98" [minkowski_net.cpp:296]   --->   Operation 4172 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>

State 639 <SV = 341> <Delay = 4.38>
ST_639 : Operation 4173 [1/1] (4.38ns)   --->   "%empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %wide_trip_count" [minkowski_net.cpp:304]   --->   Operation 4173 'writereq' 'empty_58' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_639 : Operation 4174 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %cmp_i, void %for.inc142.preheader, void %for.inc124.preheader" [minkowski_net.cpp:302]   --->   Operation 4174 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_639 : Operation 4175 [1/1] (0.38ns)   --->   "%br_ln311 = br void %for.inc142" [minkowski_net.cpp:311]   --->   Operation 4175 'br' 'br_ln311' <Predicate = (!cmp_i)> <Delay = 0.38>
ST_639 : Operation 4176 [1/1] (0.38ns)   --->   "%br_ln304 = br void %for.inc124" [minkowski_net.cpp:304]   --->   Operation 4176 'br' 'br_ln304' <Predicate = (cmp_i)> <Delay = 0.38>

State 640 <SV = 342> <Delay = 1.20>
ST_640 : Operation 4177 [1/1] (0.00ns)   --->   "%c_1 = phi i11 %add_ln311, void %for.inc142.split, i11 0, void %for.inc142.preheader" [minkowski_net.cpp:311]   --->   Operation 4177 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 4178 [1/1] (0.73ns)   --->   "%icmp_ln311 = icmp_eq  i11 %c_1, i11 %config_output_channels_val_read" [minkowski_net.cpp:311]   --->   Operation 4178 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0"   --->   Operation 4179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 4180 [1/1] (0.73ns)   --->   "%add_ln311 = add i11 %c_1, i11 1" [minkowski_net.cpp:311]   --->   Operation 4180 'add' 'add_ln311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4181 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void %for.inc142.split, void %for.end144.loopexit" [minkowski_net.cpp:311]   --->   Operation 4181 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %c_1" [minkowski_net.cpp:311]   --->   Operation 4182 'zext' 'zext_ln311' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_640 : Operation 4183 [1/1] (0.00ns)   --->   "%output_features_addr_29 = getelementptr i32 %output_features, i64 0, i64 %zext_ln311" [minkowski_net.cpp:314]   --->   Operation 4183 'getelementptr' 'output_features_addr_29' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_640 : Operation 4184 [2/2] (1.20ns)   --->   "%output_features_load_29 = load i10 %output_features_addr_29" [minkowski_net.cpp:314]   --->   Operation 4184 'load' 'output_features_load_29' <Predicate = (!icmp_ln311)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 641 <SV = 343> <Delay = 1.20>
ST_641 : Operation 4185 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_29 = load i10 %output_features_addr_29" [minkowski_net.cpp:314]   --->   Operation 4185 'load' 'output_features_load_29' <Predicate = (!icmp_ln311)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 642 <SV = 344> <Delay = 4.38>
ST_642 : Operation 4186 [1/1] (0.00ns)   --->   "%specpipeline_ln312 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:312]   --->   Operation 4186 'specpipeline' 'specpipeline_ln312' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_642 : Operation 4187 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [minkowski_net.cpp:311]   --->   Operation 4187 'specloopname' 'specloopname_ln311' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_642 : Operation 4188 [1/1] (4.38ns)   --->   "%write_ln314 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %output_features_load_29, i4 15" [minkowski_net.cpp:314]   --->   Operation 4188 'write' 'write_ln314' <Predicate = (!icmp_ln311)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_642 : Operation 4189 [1/1] (0.00ns)   --->   "%br_ln311 = br void %for.inc142" [minkowski_net.cpp:311]   --->   Operation 4189 'br' 'br_ln311' <Predicate = (!icmp_ln311)> <Delay = 0.00>

State 643 <SV = 343> <Delay = 4.38>
ST_643 : Operation 4190 [5/5] (4.38ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:304]   --->   Operation 4190 'writeresp' 'empty_60' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 644 <SV = 344> <Delay = 4.38>
ST_644 : Operation 4191 [4/5] (4.38ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:304]   --->   Operation 4191 'writeresp' 'empty_60' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 645 <SV = 345> <Delay = 4.38>
ST_645 : Operation 4192 [3/5] (4.38ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:304]   --->   Operation 4192 'writeresp' 'empty_60' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 646 <SV = 346> <Delay = 4.38>
ST_646 : Operation 4193 [2/5] (4.38ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:304]   --->   Operation 4193 'writeresp' 'empty_60' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 647 <SV = 347> <Delay = 4.38>
ST_647 : Operation 4194 [1/5] (4.38ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:304]   --->   Operation 4194 'writeresp' 'empty_60' <Predicate = (!cmp_i)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_647 : Operation 4195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc146"   --->   Operation 4195 'br' 'br_ln0' <Predicate = (!cmp_i)> <Delay = 0.00>
ST_647 : Operation 4196 [1/5] (4.38ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:309]   --->   Operation 4196 'writeresp' 'empty_59' <Predicate = (cmp_i)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_647 : Operation 4197 [1/1] (0.00ns)   --->   "%br_ln309 = br void %for.inc146" [minkowski_net.cpp:309]   --->   Operation 4197 'br' 'br_ln309' <Predicate = (cmp_i)> <Delay = 0.00>
ST_647 : Operation 4198 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %add_ln229_27, i32 %v" [minkowski_net.cpp:229]   --->   Operation 4198 'store' 'store_ln229' <Predicate = true> <Delay = 0.38>
ST_647 : Operation 4199 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %add_ln229_28, i32 %phi_mul" [minkowski_net.cpp:229]   --->   Operation 4199 'store' 'store_ln229' <Predicate = true> <Delay = 0.38>
ST_647 : Operation 4200 [1/1] (0.00ns)   --->   "%br_ln229 = br void %INIT_OUTPUT_BIAS" [minkowski_net.cpp:229]   --->   Operation 4200 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 648 <SV = 342> <Delay = 1.20>
ST_648 : Operation 4201 [1/1] (0.00ns)   --->   "%c = phi i11 %add_ln304, void %for.inc124.split, i11 0, void %for.inc124.preheader" [minkowski_net.cpp:304]   --->   Operation 4201 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 4202 [1/1] (0.73ns)   --->   "%icmp_ln304 = icmp_eq  i11 %c, i11 %config_output_channels_val_read" [minkowski_net.cpp:304]   --->   Operation 4202 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0"   --->   Operation 4203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 4204 [1/1] (0.73ns)   --->   "%add_ln304 = add i11 %c, i11 1" [minkowski_net.cpp:304]   --->   Operation 4204 'add' 'add_ln304' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4205 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %for.inc124.split, void %for.end126.loopexit" [minkowski_net.cpp:304]   --->   Operation 4205 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 4206 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i11 %c" [minkowski_net.cpp:304]   --->   Operation 4206 'zext' 'zext_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_648 : Operation 4207 [1/1] (0.00ns)   --->   "%output_features_addr_28 = getelementptr i32 %output_features, i64 0, i64 %zext_ln304" [minkowski_net.cpp:307]   --->   Operation 4207 'getelementptr' 'output_features_addr_28' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_648 : Operation 4208 [2/2] (1.20ns)   --->   "%output_features_load_28 = load i10 %output_features_addr_28" [minkowski_net.cpp:307]   --->   Operation 4208 'load' 'output_features_load_28' <Predicate = (!icmp_ln304)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 649 <SV = 343> <Delay = 1.20>
ST_649 : Operation 4209 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_features_load_28 = load i10 %output_features_addr_28" [minkowski_net.cpp:307]   --->   Operation 4209 'load' 'output_features_load_28' <Predicate = (!icmp_ln304)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 650 <SV = 344> <Delay = 4.38>
ST_650 : Operation 4210 [1/1] (0.00ns)   --->   "%specpipeline_ln305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:305]   --->   Operation 4210 'specpipeline' 'specpipeline_ln305' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_650 : Operation 4211 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [minkowski_net.cpp:304]   --->   Operation 4211 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_650 : Operation 4212 [1/1] (4.38ns)   --->   "%write_ln307 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %output_features_load_28, i4 15" [minkowski_net.cpp:307]   --->   Operation 4212 'write' 'write_ln307' <Predicate = (!icmp_ln304)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_650 : Operation 4213 [1/1] (0.00ns)   --->   "%br_ln304 = br void %for.inc124" [minkowski_net.cpp:304]   --->   Operation 4213 'br' 'br_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>

State 651 <SV = 343> <Delay = 4.38>
ST_651 : Operation 4214 [5/5] (4.38ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:309]   --->   Operation 4214 'writeresp' 'empty_59' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 652 <SV = 344> <Delay = 4.38>
ST_652 : Operation 4215 [4/5] (4.38ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:309]   --->   Operation 4215 'writeresp' 'empty_59' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 653 <SV = 345> <Delay = 4.38>
ST_653 : Operation 4216 [3/5] (4.38ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:309]   --->   Operation 4216 'writeresp' 'empty_59' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 654 <SV = 346> <Delay = 4.38>
ST_654 : Operation 4217 [2/5] (4.38ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:309]   --->   Operation 4217 'writeresp' 'empty_59' <Predicate = true> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 1.620ns.

 <State 1>: 1.272ns
The critical path consists of the following:
	wire read operation ('bitmap_info_0_4_0_0_0_val_read') on port 'bitmap_info_0_4_0_0_0_val' [17]  (0.000 ns)
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 2>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 3>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 4>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 5>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 6>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 7>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 8>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 9>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 10>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 11>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 12>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 13>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 14>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 15>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 16>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 17>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 18>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 19>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 20>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 21>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 22>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 23>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 24>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 25>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 26>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 27>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 28>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 29>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 30>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 31>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 32>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 33>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 34>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 35>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 36>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 37>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 38>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 39>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 40>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 41>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 42>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 43>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 44>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 45>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 46>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 47>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 48>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 49>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 50>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 51>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 52>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 53>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 54>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 55>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 56>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 57>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 58>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 59>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 60>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 61>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 62>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 63>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 64>: 1.272ns
The critical path consists of the following:
	'urem' operation 42 bit ('neighbor_dram_addr') [32]  (1.272 ns)

 <State 65>: 3.532ns
The critical path consists of the following:
	wire read operation ('config_input_channels_val_read') on port 'config_input_channels_val' [20]  (0.000 ns)
	'mul' operation 42 bit ('mul_ln229', minkowski_net.cpp:229) [63]  (3.532 ns)

 <State 66>: 4.216ns
The critical path consists of the following:
	'urem' operation 13 bit ('neighbor_dram_addr') [45]  (1.177 ns)
	'mul' operation 13 bit ('mul_ln229_13', minkowski_net.cpp:229) [129]  (1.892 ns)
	'add' operation 64 bit ('add_ln229_13', minkowski_net.cpp:229) [132]  (1.147 ns)

 <State 67>: 1.147ns
The critical path consists of the following:
	'load' operation 32 bit ('phi_mul_load', minkowski_net.cpp:229) on local variable 'phi_mul' [282]  (0.000 ns)
	'add' operation 64 bit ('add_ln229_26', minkowski_net.cpp:229) [294]  (1.147 ns)

 <State 68>: 0.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS' [295]  (0.735 ns)

 <State 69>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 70>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 71>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 72>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 73>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 74>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 75>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 76>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_56', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [296]  (4.380 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln229', minkowski_net.cpp:229) to 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES' [297]  (0.735 ns)

 <State 79>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26', minkowski_net.cpp:290) with incoming values : ('add', minkowski_net.cpp:290) [303]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.000 ns)
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)

 <State 80>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load', minkowski_net.cpp:290) on array 'layer_weights_12' [335]  (1.248 ns)

 <State 81>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', minkowski_net.cpp:290) [337]  (4.084 ns)

 <State 82>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', minkowski_net.cpp:290) [337]  (4.084 ns)

 <State 83>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', minkowski_net.cpp:290) [337]  (4.084 ns)

 <State 84>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.000 ns)
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)

 <State 85>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)

 <State 86>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)

 <State 87>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26', minkowski_net.cpp:290) with incoming values : ('add', minkowski_net.cpp:290) [303]  (0.387 ns)
	'phi' operation 32 bit ('add26', minkowski_net.cpp:290) with incoming values : ('add', minkowski_net.cpp:290) [303]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.000 ns)
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (3.860 ns)

 <State 88>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_2', minkowski_net.cpp:290 on array 'output_features' [344]  (1.200 ns)

 <State 89>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 90>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 91>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 92>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 93>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 94>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 95>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 96>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_57', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [349]  (4.380 ns)

 <State 97>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273', minkowski_net.cpp:273) [352]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273', minkowski_net.cpp:273) [353]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 98>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_1_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [360]  (4.380 ns)

 <State 99>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_1', minkowski_net.cpp:276) [362]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [363]  (1.200 ns)

 <State 100>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_1', minkowski_net.cpp:290) with incoming values : ('add_1', minkowski_net.cpp:290) [371]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.000 ns)
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)

 <State 101>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_1', minkowski_net.cpp:290) on array 'layer_weights_12' [404]  (1.248 ns)

 <State 102>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', minkowski_net.cpp:290) [406]  (4.084 ns)

 <State 103>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', minkowski_net.cpp:290) [406]  (4.084 ns)

 <State 104>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', minkowski_net.cpp:290) [406]  (4.084 ns)

 <State 105>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.000 ns)
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)

 <State 106>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)

 <State 107>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)

 <State 108>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_1', minkowski_net.cpp:290) with incoming values : ('add_1', minkowski_net.cpp:290) [371]  (0.387 ns)
	'phi' operation 32 bit ('add26_1', minkowski_net.cpp:290) with incoming values : ('add_1', minkowski_net.cpp:290) [371]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_310', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_3', minkowski_net.cpp:290) ('add_1', minkowski_net.cpp:290) [393]  (0.000 ns)
	'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) [407]  (3.860 ns)

 <State 109>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_5', minkowski_net.cpp:290 on array 'output_features' [413]  (1.200 ns)

 <State 110>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 111>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 112>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 113>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 114>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 115>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 116>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 117>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_61', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [418]  (4.380 ns)

 <State 118>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_1', minkowski_net.cpp:273) [421]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_1', minkowski_net.cpp:273) [422]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 119>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_2_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [429]  (4.380 ns)

 <State 120>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_3', minkowski_net.cpp:276) [431]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_1', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [432]  (1.200 ns)

 <State 121>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_2', minkowski_net.cpp:290) with incoming values : ('add_2', minkowski_net.cpp:290) [440]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.000 ns)
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)

 <State 122>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_2', minkowski_net.cpp:290) on array 'layer_weights_12' [472]  (1.248 ns)

 <State 123>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', minkowski_net.cpp:290) [474]  (4.084 ns)

 <State 124>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', minkowski_net.cpp:290) [474]  (4.084 ns)

 <State 125>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', minkowski_net.cpp:290) [474]  (4.084 ns)

 <State 126>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.000 ns)
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)

 <State 127>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)

 <State 128>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)

 <State 129>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_2', minkowski_net.cpp:290) with incoming values : ('add_2', minkowski_net.cpp:290) [440]  (0.387 ns)
	'phi' operation 32 bit ('add26_2', minkowski_net.cpp:290) with incoming values : ('add_2', minkowski_net.cpp:290) [440]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_611', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_6', minkowski_net.cpp:290) ('add_2', minkowski_net.cpp:290) [462]  (0.000 ns)
	'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) [475]  (3.860 ns)

 <State 130>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_8', minkowski_net.cpp:290 on array 'output_features' [481]  (1.200 ns)

 <State 131>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 132>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 133>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 134>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 135>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 136>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 137>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 138>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_62', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [486]  (4.380 ns)

 <State 139>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_2', minkowski_net.cpp:273) [489]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_2', minkowski_net.cpp:273) [490]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 140>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_3_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [497]  (4.380 ns)

 <State 141>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_5', minkowski_net.cpp:276) [499]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_2', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [500]  (1.200 ns)

 <State 142>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_3', minkowski_net.cpp:290) with incoming values : ('add_3', minkowski_net.cpp:290) [508]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.000 ns)
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)

 <State 143>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_3', minkowski_net.cpp:290) on array 'layer_weights_12' [541]  (1.248 ns)

 <State 144>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', minkowski_net.cpp:290) [543]  (4.084 ns)

 <State 145>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', minkowski_net.cpp:290) [543]  (4.084 ns)

 <State 146>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', minkowski_net.cpp:290) [543]  (4.084 ns)

 <State 147>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.000 ns)
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)

 <State 148>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)

 <State 149>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)

 <State 150>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_3', minkowski_net.cpp:290) with incoming values : ('add_3', minkowski_net.cpp:290) [508]  (0.387 ns)
	'phi' operation 32 bit ('add26_3', minkowski_net.cpp:290) with incoming values : ('add_3', minkowski_net.cpp:290) [508]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_912', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_9', minkowski_net.cpp:290) ('add_3', minkowski_net.cpp:290) [530]  (0.000 ns)
	'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) [544]  (3.860 ns)

 <State 151>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_11', minkowski_net.cpp:290 on array 'output_features' [550]  (1.200 ns)

 <State 152>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 153>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 154>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 155>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 156>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 157>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 158>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 159>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_63', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [555]  (4.380 ns)

 <State 160>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_3', minkowski_net.cpp:273) [558]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_3', minkowski_net.cpp:273) [559]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 161>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_4_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [566]  (4.380 ns)

 <State 162>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_7', minkowski_net.cpp:276) [568]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_3', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [569]  (1.200 ns)

 <State 163>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_4', minkowski_net.cpp:290) with incoming values : ('add_4', minkowski_net.cpp:290) [577]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.000 ns)
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)

 <State 164>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_4', minkowski_net.cpp:290) on array 'layer_weights_12' [610]  (1.248 ns)

 <State 165>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4', minkowski_net.cpp:290) [612]  (4.084 ns)

 <State 166>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4', minkowski_net.cpp:290) [612]  (4.084 ns)

 <State 167>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4', minkowski_net.cpp:290) [612]  (4.084 ns)

 <State 168>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.000 ns)
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)

 <State 169>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)

 <State 170>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)

 <State 171>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_4', minkowski_net.cpp:290) with incoming values : ('add_4', minkowski_net.cpp:290) [577]  (0.387 ns)
	'phi' operation 32 bit ('add26_4', minkowski_net.cpp:290) with incoming values : ('add_4', minkowski_net.cpp:290) [577]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1213', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_12', minkowski_net.cpp:290) ('add_4', minkowski_net.cpp:290) [599]  (0.000 ns)
	'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) [613]  (3.860 ns)

 <State 172>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_14', minkowski_net.cpp:290 on array 'output_features' [619]  (1.200 ns)

 <State 173>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 174>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 175>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 176>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 177>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 178>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 179>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 180>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_64', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [624]  (4.380 ns)

 <State 181>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_4', minkowski_net.cpp:273) [627]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_4', minkowski_net.cpp:273) [628]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 182>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_5_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [635]  (4.380 ns)

 <State 183>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_9', minkowski_net.cpp:276) [637]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_4', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [638]  (1.200 ns)

 <State 184>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_5', minkowski_net.cpp:290) with incoming values : ('add_5', minkowski_net.cpp:290) [646]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.000 ns)
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)

 <State 185>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_5', minkowski_net.cpp:290) on array 'layer_weights_12' [679]  (1.248 ns)

 <State 186>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5', minkowski_net.cpp:290) [681]  (4.084 ns)

 <State 187>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5', minkowski_net.cpp:290) [681]  (4.084 ns)

 <State 188>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5', minkowski_net.cpp:290) [681]  (4.084 ns)

 <State 189>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.000 ns)
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)

 <State 190>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)

 <State 191>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)

 <State 192>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_5', minkowski_net.cpp:290) with incoming values : ('add_5', minkowski_net.cpp:290) [646]  (0.387 ns)
	'phi' operation 32 bit ('add26_5', minkowski_net.cpp:290) with incoming values : ('add_5', minkowski_net.cpp:290) [646]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1514', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_15', minkowski_net.cpp:290) ('add_5', minkowski_net.cpp:290) [668]  (0.000 ns)
	'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) [682]  (3.860 ns)

 <State 193>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_17', minkowski_net.cpp:290 on array 'output_features' [688]  (1.200 ns)

 <State 194>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 195>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 196>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 197>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 198>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 199>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 200>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 201>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_65', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [693]  (4.380 ns)

 <State 202>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_5', minkowski_net.cpp:273) [696]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_5', minkowski_net.cpp:273) [697]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 203>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_6_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [704]  (4.380 ns)

 <State 204>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_11', minkowski_net.cpp:276) [706]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_5', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [707]  (1.200 ns)

 <State 205>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_6', minkowski_net.cpp:290) with incoming values : ('add_6', minkowski_net.cpp:290) [715]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.000 ns)
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)

 <State 206>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_6', minkowski_net.cpp:290) on array 'layer_weights_12' [748]  (1.248 ns)

 <State 207>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6', minkowski_net.cpp:290) [750]  (4.084 ns)

 <State 208>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6', minkowski_net.cpp:290) [750]  (4.084 ns)

 <State 209>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6', minkowski_net.cpp:290) [750]  (4.084 ns)

 <State 210>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.000 ns)
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)

 <State 211>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)

 <State 212>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)

 <State 213>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_6', minkowski_net.cpp:290) with incoming values : ('add_6', minkowski_net.cpp:290) [715]  (0.387 ns)
	'phi' operation 32 bit ('add26_6', minkowski_net.cpp:290) with incoming values : ('add_6', minkowski_net.cpp:290) [715]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_1815', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_18', minkowski_net.cpp:290) ('add_6', minkowski_net.cpp:290) [737]  (0.000 ns)
	'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) [751]  (3.860 ns)

 <State 214>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_20', minkowski_net.cpp:290 on array 'output_features' [757]  (1.200 ns)

 <State 215>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 216>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 217>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 218>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 219>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 220>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 221>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 222>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_66', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [762]  (4.380 ns)

 <State 223>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_6', minkowski_net.cpp:273) [765]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_6', minkowski_net.cpp:273) [766]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 224>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_7_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [773]  (4.380 ns)

 <State 225>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_13', minkowski_net.cpp:276) [775]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_6', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [776]  (1.200 ns)

 <State 226>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_7', minkowski_net.cpp:290) with incoming values : ('add_7', minkowski_net.cpp:290) [784]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.000 ns)
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)

 <State 227>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_7', minkowski_net.cpp:290) on array 'layer_weights_12' [817]  (1.248 ns)

 <State 228>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7', minkowski_net.cpp:290) [819]  (4.084 ns)

 <State 229>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7', minkowski_net.cpp:290) [819]  (4.084 ns)

 <State 230>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7', minkowski_net.cpp:290) [819]  (4.084 ns)

 <State 231>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.000 ns)
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)

 <State 232>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)

 <State 233>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)

 <State 234>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_7', minkowski_net.cpp:290) with incoming values : ('add_7', minkowski_net.cpp:290) [784]  (0.387 ns)
	'phi' operation 32 bit ('add26_7', minkowski_net.cpp:290) with incoming values : ('add_7', minkowski_net.cpp:290) [784]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2116', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_21', minkowski_net.cpp:290) ('add_7', minkowski_net.cpp:290) [806]  (0.000 ns)
	'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) [820]  (3.860 ns)

 <State 235>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_23', minkowski_net.cpp:290 on array 'output_features' [826]  (1.200 ns)

 <State 236>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 237>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 238>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 239>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 240>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 241>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 242>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 243>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_67', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [831]  (4.380 ns)

 <State 244>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_7', minkowski_net.cpp:273) [834]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_7', minkowski_net.cpp:273) [835]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 245>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_8_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [842]  (4.380 ns)

 <State 246>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_15', minkowski_net.cpp:276) [844]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_7', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [845]  (1.200 ns)

 <State 247>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_8', minkowski_net.cpp:290) with incoming values : ('add_8', minkowski_net.cpp:290) [853]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.000 ns)
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)

 <State 248>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_8', minkowski_net.cpp:290) on array 'layer_weights_12' [886]  (1.248 ns)

 <State 249>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8', minkowski_net.cpp:290) [888]  (4.084 ns)

 <State 250>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8', minkowski_net.cpp:290) [888]  (4.084 ns)

 <State 251>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8', minkowski_net.cpp:290) [888]  (4.084 ns)

 <State 252>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.000 ns)
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)

 <State 253>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)

 <State 254>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)

 <State 255>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_8', minkowski_net.cpp:290) with incoming values : ('add_8', minkowski_net.cpp:290) [853]  (0.387 ns)
	'phi' operation 32 bit ('add26_8', minkowski_net.cpp:290) with incoming values : ('add_8', minkowski_net.cpp:290) [853]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2417', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_24', minkowski_net.cpp:290) ('add_8', minkowski_net.cpp:290) [875]  (0.000 ns)
	'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) [889]  (3.860 ns)

 <State 256>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_26', minkowski_net.cpp:290 on array 'output_features' [895]  (1.200 ns)

 <State 257>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 258>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 259>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 260>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 261>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 262>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 263>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 264>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_68', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [900]  (4.380 ns)

 <State 265>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_8', minkowski_net.cpp:273) [903]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_8', minkowski_net.cpp:273) [904]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 266>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_9_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [911]  (4.380 ns)

 <State 267>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_17', minkowski_net.cpp:276) [913]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_8', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [914]  (1.200 ns)

 <State 268>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_9', minkowski_net.cpp:290) with incoming values : ('add_9', minkowski_net.cpp:290) [922]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.000 ns)
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)

 <State 269>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_9', minkowski_net.cpp:290) on array 'layer_weights_12' [955]  (1.248 ns)

 <State 270>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9', minkowski_net.cpp:290) [957]  (4.084 ns)

 <State 271>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9', minkowski_net.cpp:290) [957]  (4.084 ns)

 <State 272>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9', minkowski_net.cpp:290) [957]  (4.084 ns)

 <State 273>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.000 ns)
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)

 <State 274>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)

 <State 275>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)

 <State 276>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_9', minkowski_net.cpp:290) with incoming values : ('add_9', minkowski_net.cpp:290) [922]  (0.387 ns)
	'phi' operation 32 bit ('add26_9', minkowski_net.cpp:290) with incoming values : ('add_9', minkowski_net.cpp:290) [922]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_2718', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_27', minkowski_net.cpp:290) ('add_9', minkowski_net.cpp:290) [944]  (0.000 ns)
	'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) [958]  (3.860 ns)

 <State 277>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_29', minkowski_net.cpp:290 on array 'output_features' [964]  (1.200 ns)

 <State 278>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 279>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 280>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 281>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 282>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 283>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 284>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 285>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_69', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [969]  (4.380 ns)

 <State 286>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_9', minkowski_net.cpp:273) [972]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_9', minkowski_net.cpp:273) [973]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 287>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_10_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [980]  (4.380 ns)

 <State 288>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_19', minkowski_net.cpp:276) [982]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_9', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [983]  (1.200 ns)

 <State 289>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_10', minkowski_net.cpp:290) with incoming values : ('add_s', minkowski_net.cpp:290) [991]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.000 ns)
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)

 <State 290>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_10', minkowski_net.cpp:290) on array 'layer_weights_12' [1023]  (1.248 ns)

 <State 291>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', minkowski_net.cpp:290) [1025]  (4.084 ns)

 <State 292>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', minkowski_net.cpp:290) [1025]  (4.084 ns)

 <State 293>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', minkowski_net.cpp:290) [1025]  (4.084 ns)

 <State 294>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.000 ns)
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)

 <State 295>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)

 <State 296>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)

 <State 297>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_10', minkowski_net.cpp:290) with incoming values : ('add_s', minkowski_net.cpp:290) [991]  (0.387 ns)
	'phi' operation 32 bit ('add26_10', minkowski_net.cpp:290) with incoming values : ('add_s', minkowski_net.cpp:290) [991]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3019', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_30', minkowski_net.cpp:290) ('add_s', minkowski_net.cpp:290) [1013]  (0.000 ns)
	'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) [1026]  (3.860 ns)

 <State 298>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_32', minkowski_net.cpp:290 on array 'output_features' [1032]  (1.200 ns)

 <State 299>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 300>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 301>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 302>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 303>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 304>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 305>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 306>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_70', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1037]  (4.380 ns)

 <State 307>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_10', minkowski_net.cpp:273) [1040]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_10', minkowski_net.cpp:273) [1041]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 308>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_11_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1048]  (4.380 ns)

 <State 309>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_21', minkowski_net.cpp:276) [1050]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_10', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1051]  (1.200 ns)

 <State 310>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_11', minkowski_net.cpp:290) with incoming values : ('add_10', minkowski_net.cpp:290) [1059]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.000 ns)
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)

 <State 311>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_11', minkowski_net.cpp:290) on array 'layer_weights_12' [1092]  (1.248 ns)

 <State 312>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10', minkowski_net.cpp:290) [1094]  (4.084 ns)

 <State 313>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10', minkowski_net.cpp:290) [1094]  (4.084 ns)

 <State 314>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10', minkowski_net.cpp:290) [1094]  (4.084 ns)

 <State 315>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.000 ns)
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)

 <State 316>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)

 <State 317>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)

 <State 318>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_11', minkowski_net.cpp:290) with incoming values : ('add_10', minkowski_net.cpp:290) [1059]  (0.387 ns)
	'phi' operation 32 bit ('add26_11', minkowski_net.cpp:290) with incoming values : ('add_10', minkowski_net.cpp:290) [1059]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3320', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_33', minkowski_net.cpp:290) ('add_10', minkowski_net.cpp:290) [1081]  (0.000 ns)
	'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) [1095]  (3.860 ns)

 <State 319>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_35', minkowski_net.cpp:290 on array 'output_features' [1101]  (1.200 ns)

 <State 320>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 321>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 322>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 323>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 324>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 325>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 326>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 327>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_71', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1106]  (4.380 ns)

 <State 328>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_11', minkowski_net.cpp:273) [1109]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_11', minkowski_net.cpp:273) [1110]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 329>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_12_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1117]  (4.380 ns)

 <State 330>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_23', minkowski_net.cpp:276) [1119]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_11', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1120]  (1.200 ns)

 <State 331>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_12', minkowski_net.cpp:290) with incoming values : ('add_11', minkowski_net.cpp:290) [1128]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.000 ns)
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)

 <State 332>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_12', minkowski_net.cpp:290) on array 'layer_weights_12' [1162]  (1.248 ns)

 <State 333>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11', minkowski_net.cpp:290) [1164]  (4.084 ns)

 <State 334>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11', minkowski_net.cpp:290) [1164]  (4.084 ns)

 <State 335>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11', minkowski_net.cpp:290) [1164]  (4.084 ns)

 <State 336>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.000 ns)
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)

 <State 337>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)

 <State 338>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)

 <State 339>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_12', minkowski_net.cpp:290) with incoming values : ('add_11', minkowski_net.cpp:290) [1128]  (0.387 ns)
	'phi' operation 32 bit ('add26_12', minkowski_net.cpp:290) with incoming values : ('add_11', minkowski_net.cpp:290) [1128]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3621', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_36', minkowski_net.cpp:290) ('add_11', minkowski_net.cpp:290) [1150]  (0.000 ns)
	'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) [1165]  (3.860 ns)

 <State 340>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_38', minkowski_net.cpp:290 on array 'output_features' [1171]  (1.200 ns)

 <State 341>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 342>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 343>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 344>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 345>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 346>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 347>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 348>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_72', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1176]  (4.380 ns)

 <State 349>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_12', minkowski_net.cpp:273) [1179]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_12', minkowski_net.cpp:273) [1180]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 350>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_13_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1187]  (4.380 ns)

 <State 351>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_25', minkowski_net.cpp:276) [1189]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_12', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1190]  (1.200 ns)

 <State 352>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_13', minkowski_net.cpp:290) with incoming values : ('add_12', minkowski_net.cpp:290) [1198]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.000 ns)
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)

 <State 353>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_13', minkowski_net.cpp:290) on array 'layer_weights_12' [1232]  (1.248 ns)

 <State 354>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12', minkowski_net.cpp:290) [1234]  (4.084 ns)

 <State 355>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12', minkowski_net.cpp:290) [1234]  (4.084 ns)

 <State 356>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12', minkowski_net.cpp:290) [1234]  (4.084 ns)

 <State 357>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.000 ns)
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)

 <State 358>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)

 <State 359>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)

 <State 360>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_13', minkowski_net.cpp:290) with incoming values : ('add_12', minkowski_net.cpp:290) [1198]  (0.387 ns)
	'phi' operation 32 bit ('add26_13', minkowski_net.cpp:290) with incoming values : ('add_12', minkowski_net.cpp:290) [1198]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_3922', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_39', minkowski_net.cpp:290) ('add_12', minkowski_net.cpp:290) [1220]  (0.000 ns)
	'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) [1235]  (3.860 ns)

 <State 361>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_41', minkowski_net.cpp:290 on array 'output_features' [1241]  (1.200 ns)

 <State 362>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 363>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 364>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 365>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 366>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 367>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 368>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 369>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_73', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1246]  (4.380 ns)

 <State 370>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_13', minkowski_net.cpp:273) [1249]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_13', minkowski_net.cpp:273) [1250]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 371>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_14_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1257]  (4.380 ns)

 <State 372>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_27', minkowski_net.cpp:276) [1259]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_13', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1260]  (1.200 ns)

 <State 373>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_14', minkowski_net.cpp:290) with incoming values : ('add_13', minkowski_net.cpp:290) [1268]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.000 ns)
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)

 <State 374>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_14', minkowski_net.cpp:290) on array 'layer_weights_12' [1301]  (1.248 ns)

 <State 375>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13', minkowski_net.cpp:290) [1303]  (4.084 ns)

 <State 376>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13', minkowski_net.cpp:290) [1303]  (4.084 ns)

 <State 377>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13', minkowski_net.cpp:290) [1303]  (4.084 ns)

 <State 378>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.000 ns)
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)

 <State 379>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)

 <State 380>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)

 <State 381>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_14', minkowski_net.cpp:290) with incoming values : ('add_13', minkowski_net.cpp:290) [1268]  (0.387 ns)
	'phi' operation 32 bit ('add26_14', minkowski_net.cpp:290) with incoming values : ('add_13', minkowski_net.cpp:290) [1268]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4223', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_42', minkowski_net.cpp:290) ('add_13', minkowski_net.cpp:290) [1290]  (0.000 ns)
	'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) [1304]  (3.860 ns)

 <State 382>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_44', minkowski_net.cpp:290 on array 'output_features' [1310]  (1.200 ns)

 <State 383>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 384>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 385>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 386>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 387>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 388>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 389>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 390>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_74', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1315]  (4.380 ns)

 <State 391>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_14', minkowski_net.cpp:273) [1318]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_14', minkowski_net.cpp:273) [1319]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 392>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_15_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1326]  (4.380 ns)

 <State 393>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_29', minkowski_net.cpp:276) [1328]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_14', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1329]  (1.200 ns)

 <State 394>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_15', minkowski_net.cpp:290) with incoming values : ('add_14', minkowski_net.cpp:290) [1337]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.000 ns)
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)

 <State 395>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_15', minkowski_net.cpp:290) on array 'layer_weights_12' [1370]  (1.248 ns)

 <State 396>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14', minkowski_net.cpp:290) [1372]  (4.084 ns)

 <State 397>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14', minkowski_net.cpp:290) [1372]  (4.084 ns)

 <State 398>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14', minkowski_net.cpp:290) [1372]  (4.084 ns)

 <State 399>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.000 ns)
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)

 <State 400>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)

 <State 401>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)

 <State 402>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_15', minkowski_net.cpp:290) with incoming values : ('add_14', minkowski_net.cpp:290) [1337]  (0.387 ns)
	'phi' operation 32 bit ('add26_15', minkowski_net.cpp:290) with incoming values : ('add_14', minkowski_net.cpp:290) [1337]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4524', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_45', minkowski_net.cpp:290) ('add_14', minkowski_net.cpp:290) [1359]  (0.000 ns)
	'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) [1373]  (3.860 ns)

 <State 403>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_47', minkowski_net.cpp:290 on array 'output_features' [1379]  (1.200 ns)

 <State 404>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 405>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 406>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 407>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 408>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 409>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 410>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 411>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_75', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1384]  (4.380 ns)

 <State 412>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_15', minkowski_net.cpp:273) [1387]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_15', minkowski_net.cpp:273) [1388]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 413>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_16_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1395]  (4.380 ns)

 <State 414>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_31', minkowski_net.cpp:276) [1397]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_15', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1398]  (1.200 ns)

 <State 415>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_16', minkowski_net.cpp:290) with incoming values : ('add_15', minkowski_net.cpp:290) [1406]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.000 ns)
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)

 <State 416>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_16', minkowski_net.cpp:290) on array 'layer_weights_12' [1438]  (1.248 ns)

 <State 417>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15', minkowski_net.cpp:290) [1440]  (4.084 ns)

 <State 418>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15', minkowski_net.cpp:290) [1440]  (4.084 ns)

 <State 419>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15', minkowski_net.cpp:290) [1440]  (4.084 ns)

 <State 420>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.000 ns)
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)

 <State 421>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)

 <State 422>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)

 <State 423>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_16', minkowski_net.cpp:290) with incoming values : ('add_15', minkowski_net.cpp:290) [1406]  (0.387 ns)
	'phi' operation 32 bit ('add26_16', minkowski_net.cpp:290) with incoming values : ('add_15', minkowski_net.cpp:290) [1406]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_4825', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_48', minkowski_net.cpp:290) ('add_15', minkowski_net.cpp:290) [1428]  (0.000 ns)
	'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) [1441]  (3.860 ns)

 <State 424>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_50', minkowski_net.cpp:290 on array 'output_features' [1447]  (1.200 ns)

 <State 425>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 426>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 427>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 428>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 429>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 430>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 431>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 432>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_76', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1452]  (4.380 ns)

 <State 433>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_16', minkowski_net.cpp:273) [1455]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_16', minkowski_net.cpp:273) [1456]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 434>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_17_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1463]  (4.380 ns)

 <State 435>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_33', minkowski_net.cpp:276) [1465]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_16', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1466]  (1.200 ns)

 <State 436>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_17', minkowski_net.cpp:290) with incoming values : ('add_16', minkowski_net.cpp:290) [1474]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.000 ns)
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)

 <State 437>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_17', minkowski_net.cpp:290) on array 'layer_weights_12' [1507]  (1.248 ns)

 <State 438>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16', minkowski_net.cpp:290) [1509]  (4.084 ns)

 <State 439>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16', minkowski_net.cpp:290) [1509]  (4.084 ns)

 <State 440>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16', minkowski_net.cpp:290) [1509]  (4.084 ns)

 <State 441>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.000 ns)
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)

 <State 442>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)

 <State 443>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)

 <State 444>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_17', minkowski_net.cpp:290) with incoming values : ('add_16', minkowski_net.cpp:290) [1474]  (0.387 ns)
	'phi' operation 32 bit ('add26_17', minkowski_net.cpp:290) with incoming values : ('add_16', minkowski_net.cpp:290) [1474]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5126', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_51', minkowski_net.cpp:290) ('add_16', minkowski_net.cpp:290) [1496]  (0.000 ns)
	'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) [1510]  (3.860 ns)

 <State 445>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_53', minkowski_net.cpp:290 on array 'output_features' [1516]  (1.200 ns)

 <State 446>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 447>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 448>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 449>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 450>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 451>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 452>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 453>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_77', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1521]  (4.380 ns)

 <State 454>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_17', minkowski_net.cpp:273) [1524]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_17', minkowski_net.cpp:273) [1525]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 455>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_18_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1532]  (4.380 ns)

 <State 456>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_35', minkowski_net.cpp:276) [1534]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_17', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1535]  (1.200 ns)

 <State 457>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_18', minkowski_net.cpp:290) with incoming values : ('add_17', minkowski_net.cpp:290) [1543]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.000 ns)
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)

 <State 458>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_18', minkowski_net.cpp:290) on array 'layer_weights_12' [1574]  (1.248 ns)

 <State 459>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17', minkowski_net.cpp:290) [1576]  (4.084 ns)

 <State 460>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17', minkowski_net.cpp:290) [1576]  (4.084 ns)

 <State 461>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17', minkowski_net.cpp:290) [1576]  (4.084 ns)

 <State 462>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.000 ns)
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)

 <State 463>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)

 <State 464>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)

 <State 465>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_18', minkowski_net.cpp:290) with incoming values : ('add_17', minkowski_net.cpp:290) [1543]  (0.387 ns)
	'phi' operation 32 bit ('add26_18', minkowski_net.cpp:290) with incoming values : ('add_17', minkowski_net.cpp:290) [1543]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5427', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_54', minkowski_net.cpp:290) ('add_17', minkowski_net.cpp:290) [1565]  (0.000 ns)
	'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) [1577]  (3.860 ns)

 <State 466>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_56', minkowski_net.cpp:290 on array 'output_features' [1583]  (1.200 ns)

 <State 467>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 468>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 469>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 470>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 471>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 472>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 473>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 474>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_78', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1588]  (4.380 ns)

 <State 475>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_18', minkowski_net.cpp:273) [1591]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_18', minkowski_net.cpp:273) [1592]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 476>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_19_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1599]  (4.380 ns)

 <State 477>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_37', minkowski_net.cpp:276) [1601]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_18', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1602]  (1.200 ns)

 <State 478>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_19', minkowski_net.cpp:290) with incoming values : ('add_18', minkowski_net.cpp:290) [1610]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.000 ns)
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)

 <State 479>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_19', minkowski_net.cpp:290) on array 'layer_weights_12' [1643]  (1.248 ns)

 <State 480>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18', minkowski_net.cpp:290) [1645]  (4.084 ns)

 <State 481>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18', minkowski_net.cpp:290) [1645]  (4.084 ns)

 <State 482>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18', minkowski_net.cpp:290) [1645]  (4.084 ns)

 <State 483>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.000 ns)
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)

 <State 484>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)

 <State 485>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)

 <State 486>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_19', minkowski_net.cpp:290) with incoming values : ('add_18', minkowski_net.cpp:290) [1610]  (0.387 ns)
	'phi' operation 32 bit ('add26_19', minkowski_net.cpp:290) with incoming values : ('add_18', minkowski_net.cpp:290) [1610]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_5728', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_57', minkowski_net.cpp:290) ('add_18', minkowski_net.cpp:290) [1632]  (0.000 ns)
	'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) [1646]  (3.860 ns)

 <State 487>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_59', minkowski_net.cpp:290 on array 'output_features' [1652]  (1.200 ns)

 <State 488>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 489>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 490>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 491>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 492>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 493>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 494>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 495>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_79', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1657]  (4.380 ns)

 <State 496>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_19', minkowski_net.cpp:273) [1660]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_19', minkowski_net.cpp:273) [1661]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 497>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_20_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1668]  (4.380 ns)

 <State 498>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_39', minkowski_net.cpp:276) [1670]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_19', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1671]  (1.200 ns)

 <State 499>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_20', minkowski_net.cpp:290) with incoming values : ('add_19', minkowski_net.cpp:290) [1679]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.000 ns)
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)

 <State 500>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_20', minkowski_net.cpp:290) on array 'layer_weights_12' [1711]  (1.248 ns)

 <State 501>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19', minkowski_net.cpp:290) [1713]  (4.084 ns)

 <State 502>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19', minkowski_net.cpp:290) [1713]  (4.084 ns)

 <State 503>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19', minkowski_net.cpp:290) [1713]  (4.084 ns)

 <State 504>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.000 ns)
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)

 <State 505>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)

 <State 506>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)

 <State 507>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_20', minkowski_net.cpp:290) with incoming values : ('add_19', minkowski_net.cpp:290) [1679]  (0.387 ns)
	'phi' operation 32 bit ('add26_20', minkowski_net.cpp:290) with incoming values : ('add_19', minkowski_net.cpp:290) [1679]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6029', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_60', minkowski_net.cpp:290) ('add_19', minkowski_net.cpp:290) [1701]  (0.000 ns)
	'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) [1714]  (3.860 ns)

 <State 508>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_62', minkowski_net.cpp:290 on array 'output_features' [1720]  (1.200 ns)

 <State 509>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 510>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 511>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 512>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 513>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 514>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 515>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 516>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_80', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1725]  (4.380 ns)

 <State 517>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_20', minkowski_net.cpp:273) [1728]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_20', minkowski_net.cpp:273) [1729]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 518>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_21_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1736]  (4.380 ns)

 <State 519>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_41', minkowski_net.cpp:276) [1738]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_20', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1739]  (1.200 ns)

 <State 520>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_21', minkowski_net.cpp:290) with incoming values : ('add_20', minkowski_net.cpp:290) [1747]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.000 ns)
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)

 <State 521>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_21', minkowski_net.cpp:290) on array 'layer_weights_12' [1780]  (1.248 ns)

 <State 522>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20', minkowski_net.cpp:290) [1782]  (4.084 ns)

 <State 523>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20', minkowski_net.cpp:290) [1782]  (4.084 ns)

 <State 524>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20', minkowski_net.cpp:290) [1782]  (4.084 ns)

 <State 525>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.000 ns)
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)

 <State 526>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)

 <State 527>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)

 <State 528>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_21', minkowski_net.cpp:290) with incoming values : ('add_20', minkowski_net.cpp:290) [1747]  (0.387 ns)
	'phi' operation 32 bit ('add26_21', minkowski_net.cpp:290) with incoming values : ('add_20', minkowski_net.cpp:290) [1747]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6330', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_63', minkowski_net.cpp:290) ('add_20', minkowski_net.cpp:290) [1769]  (0.000 ns)
	'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) [1783]  (3.860 ns)

 <State 529>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_65', minkowski_net.cpp:290 on array 'output_features' [1789]  (1.200 ns)

 <State 530>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 531>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 532>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 533>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 534>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 535>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 536>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 537>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_81', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1794]  (4.380 ns)

 <State 538>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_21', minkowski_net.cpp:273) [1797]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_21', minkowski_net.cpp:273) [1798]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 539>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_22_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1805]  (4.380 ns)

 <State 540>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_43', minkowski_net.cpp:276) [1807]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_21', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1808]  (1.200 ns)

 <State 541>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_22', minkowski_net.cpp:290) with incoming values : ('add_21', minkowski_net.cpp:290) [1816]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.000 ns)
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)

 <State 542>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_22', minkowski_net.cpp:290) on array 'layer_weights_12' [1847]  (1.248 ns)

 <State 543>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21', minkowski_net.cpp:290) [1849]  (4.084 ns)

 <State 544>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21', minkowski_net.cpp:290) [1849]  (4.084 ns)

 <State 545>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21', minkowski_net.cpp:290) [1849]  (4.084 ns)

 <State 546>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.000 ns)
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)

 <State 547>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)

 <State 548>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)

 <State 549>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_22', minkowski_net.cpp:290) with incoming values : ('add_21', minkowski_net.cpp:290) [1816]  (0.387 ns)
	'phi' operation 32 bit ('add26_22', minkowski_net.cpp:290) with incoming values : ('add_21', minkowski_net.cpp:290) [1816]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6631', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_66', minkowski_net.cpp:290) ('add_21', minkowski_net.cpp:290) [1838]  (0.000 ns)
	'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) [1850]  (3.860 ns)

 <State 550>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_68', minkowski_net.cpp:290 on array 'output_features' [1856]  (1.200 ns)

 <State 551>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 552>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 553>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 554>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 555>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 556>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 557>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 558>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_82', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1861]  (4.380 ns)

 <State 559>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_22', minkowski_net.cpp:273) [1864]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_22', minkowski_net.cpp:273) [1865]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 560>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_23_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1872]  (4.380 ns)

 <State 561>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_45', minkowski_net.cpp:276) [1874]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_22', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1875]  (1.200 ns)

 <State 562>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_23', minkowski_net.cpp:290) with incoming values : ('add_22', minkowski_net.cpp:290) [1883]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.000 ns)
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)

 <State 563>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_23', minkowski_net.cpp:290) on array 'layer_weights_12' [1916]  (1.248 ns)

 <State 564>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22', minkowski_net.cpp:290) [1918]  (4.084 ns)

 <State 565>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22', minkowski_net.cpp:290) [1918]  (4.084 ns)

 <State 566>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22', minkowski_net.cpp:290) [1918]  (4.084 ns)

 <State 567>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.000 ns)
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)

 <State 568>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)

 <State 569>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)

 <State 570>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_23', minkowski_net.cpp:290) with incoming values : ('add_22', minkowski_net.cpp:290) [1883]  (0.387 ns)
	'phi' operation 32 bit ('add26_23', minkowski_net.cpp:290) with incoming values : ('add_22', minkowski_net.cpp:290) [1883]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_6932', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_69', minkowski_net.cpp:290) ('add_22', minkowski_net.cpp:290) [1905]  (0.000 ns)
	'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) [1919]  (3.860 ns)

 <State 571>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_71', minkowski_net.cpp:290 on array 'output_features' [1925]  (1.200 ns)

 <State 572>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 573>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 574>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 575>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 576>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 577>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 578>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 579>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_83', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1930]  (4.380 ns)

 <State 580>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_23', minkowski_net.cpp:273) [1933]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_23', minkowski_net.cpp:273) [1934]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 581>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_24_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [1941]  (4.380 ns)

 <State 582>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_47', minkowski_net.cpp:276) [1943]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_23', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [1944]  (1.200 ns)

 <State 583>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_24', minkowski_net.cpp:290) with incoming values : ('add_23', minkowski_net.cpp:290) [1952]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.000 ns)
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)

 <State 584>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_24', minkowski_net.cpp:290) on array 'layer_weights_12' [1985]  (1.248 ns)

 <State 585>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23', minkowski_net.cpp:290) [1987]  (4.084 ns)

 <State 586>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23', minkowski_net.cpp:290) [1987]  (4.084 ns)

 <State 587>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23', minkowski_net.cpp:290) [1987]  (4.084 ns)

 <State 588>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.000 ns)
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)

 <State 589>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)

 <State 590>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)

 <State 591>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_24', minkowski_net.cpp:290) with incoming values : ('add_23', minkowski_net.cpp:290) [1952]  (0.387 ns)
	'phi' operation 32 bit ('add26_24', minkowski_net.cpp:290) with incoming values : ('add_23', minkowski_net.cpp:290) [1952]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7233', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_72', minkowski_net.cpp:290) ('add_23', minkowski_net.cpp:290) [1974]  (0.000 ns)
	'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) [1988]  (3.860 ns)

 <State 592>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_74', minkowski_net.cpp:290 on array 'output_features' [1994]  (1.200 ns)

 <State 593>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 594>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 595>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 596>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 597>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 598>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 599>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 600>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_84', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [1999]  (4.380 ns)

 <State 601>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_24', minkowski_net.cpp:273) [2002]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_24', minkowski_net.cpp:273) [2003]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 602>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_25_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [2010]  (4.380 ns)

 <State 603>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_49', minkowski_net.cpp:276) [2012]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_24', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [2013]  (1.200 ns)

 <State 604>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_25', minkowski_net.cpp:290) with incoming values : ('add_24', minkowski_net.cpp:290) [2021]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.000 ns)
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)

 <State 605>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_25', minkowski_net.cpp:290) on array 'layer_weights_12' [2055]  (1.248 ns)

 <State 606>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24', minkowski_net.cpp:290) [2057]  (4.084 ns)

 <State 607>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24', minkowski_net.cpp:290) [2057]  (4.084 ns)

 <State 608>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24', minkowski_net.cpp:290) [2057]  (4.084 ns)

 <State 609>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.000 ns)
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)

 <State 610>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)

 <State 611>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)

 <State 612>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_25', minkowski_net.cpp:290) with incoming values : ('add_24', minkowski_net.cpp:290) [2021]  (0.387 ns)
	'phi' operation 32 bit ('add26_25', minkowski_net.cpp:290) with incoming values : ('add_24', minkowski_net.cpp:290) [2021]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7534', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_75', minkowski_net.cpp:290) ('add_24', minkowski_net.cpp:290) [2043]  (0.000 ns)
	'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) [2058]  (3.860 ns)

 <State 613>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_77', minkowski_net.cpp:290 on array 'output_features' [2064]  (1.200 ns)

 <State 614>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 615>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 616>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 617>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 618>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 619>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 620>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 621>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_85', minkowski_net.cpp:273) on port 'gmem_write' (minkowski_net.cpp:273) [2069]  (4.380 ns)

 <State 622>: 1.122ns
The critical path consists of the following:
	'phi' operation 11 bit ('ic', minkowski_net.cpp:273) with incoming values : ('add_ln273_25', minkowski_net.cpp:273) [2072]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln273_25', minkowski_net.cpp:273) [2073]  (0.735 ns)
	blocking operation 0.387 ns on control path)

 <State 623>: 4.380ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_26_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [2080]  (4.380 ns)

 <State 624>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr_51', minkowski_net.cpp:276) [2082]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276_25', minkowski_net.cpp:276 on array 'neighbor_features', minkowski_net.cpp:270 [2083]  (1.200 ns)

 <State 625>: 4.247ns
The critical path consists of the following:
	'phi' operation 32 bit ('add26_26', minkowski_net.cpp:290) with incoming values : ('add_25', minkowski_net.cpp:290) [2091]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.000 ns)
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)

 <State 626>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_weights_12_load_26', minkowski_net.cpp:290) on array 'layer_weights_12' [2123]  (1.248 ns)

 <State 627>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25', minkowski_net.cpp:290) [2125]  (4.084 ns)

 <State 628>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25', minkowski_net.cpp:290) [2125]  (4.084 ns)

 <State 629>: 4.084ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25', minkowski_net.cpp:290) [2125]  (4.084 ns)

 <State 630>: 4.247ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.000 ns)
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)

 <State 631>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)

 <State 632>: 3.860ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)

 <State 633>: 8.494ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)
	multiplexor before 'phi' operation 32 bit ('add26_26', minkowski_net.cpp:290) with incoming values : ('add_25', minkowski_net.cpp:290) [2091]  (0.387 ns)
	'phi' operation 32 bit ('add26_26', minkowski_net.cpp:290) with incoming values : ('add_25', minkowski_net.cpp:290) [2091]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln290_7835', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290_78', minkowski_net.cpp:290) ('add_25', minkowski_net.cpp:290) [2113]  (0.000 ns)
	'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) [2126]  (3.860 ns)

 <State 634>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln290', minkowski_net.cpp:290) of variable 'bitcast_ln290_80', minkowski_net.cpp:290 on array 'output_features' [2132]  (1.200 ns)

 <State 635>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 11 bit ('oc', minkowski_net.cpp:296) with incoming values : ('add_ln296', minkowski_net.cpp:296) [2139]  (0.387 ns)

 <State 636>: 1.200ns
The critical path consists of the following:
	'phi' operation 11 bit ('oc', minkowski_net.cpp:296) with incoming values : ('add_ln296', minkowski_net.cpp:296) [2139]  (0.000 ns)
	'getelementptr' operation 10 bit ('output_features_addr_27', minkowski_net.cpp:298) [2147]  (0.000 ns)
	'load' operation 32 bit ('output_features_load_27', minkowski_net.cpp:298) on array 'output_features' [2148]  (1.200 ns)

 <State 637>: 2.849ns
The critical path consists of the following:
	'load' operation 32 bit ('output_features_load_27', minkowski_net.cpp:298) on array 'output_features' [2148]  (1.200 ns)
	'fcmp' operation 1 bit ('tmp_s', minkowski_net.cpp:298) [2155]  (1.649 ns)

 <State 638>: 2.971ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', minkowski_net.cpp:298) [2155]  (1.649 ns)
	'and' operation 1 bit ('and_ln298', minkowski_net.cpp:298) [2156]  (0.122 ns)
	blocking operation 1.2 ns on control path)

 <State 639>: 4.380ns
The critical path consists of the following:
	bus request operation ('empty_58', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2167]  (4.380 ns)

 <State 640>: 1.200ns
The critical path consists of the following:
	'phi' operation 11 bit ('c', minkowski_net.cpp:311) with incoming values : ('add_ln311', minkowski_net.cpp:311) [2172]  (0.000 ns)
	'getelementptr' operation 10 bit ('output_features_addr_29', minkowski_net.cpp:314) [2181]  (0.000 ns)
	'load' operation 32 bit ('output_features_load_29', minkowski_net.cpp:314) on array 'output_features' [2182]  (1.200 ns)

 <State 641>: 1.200ns
The critical path consists of the following:
	'load' operation 32 bit ('output_features_load_29', minkowski_net.cpp:314) on array 'output_features' [2182]  (1.200 ns)

 <State 642>: 4.380ns
The critical path consists of the following:
	bus write operation ('write_ln314', minkowski_net.cpp:314) on port 'gmem_read' (minkowski_net.cpp:314) [2183]  (4.380 ns)

 <State 643>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_60', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2186]  (4.380 ns)

 <State 644>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_60', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2186]  (4.380 ns)

 <State 645>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_60', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2186]  (4.380 ns)

 <State 646>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_60', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2186]  (4.380 ns)

 <State 647>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_60', minkowski_net.cpp:304) on port 'gmem_read' (minkowski_net.cpp:304) [2186]  (4.380 ns)

 <State 648>: 1.200ns
The critical path consists of the following:
	'phi' operation 11 bit ('c', minkowski_net.cpp:304) with incoming values : ('add_ln304', minkowski_net.cpp:304) [2191]  (0.000 ns)
	'getelementptr' operation 10 bit ('output_features_addr_28', minkowski_net.cpp:307) [2200]  (0.000 ns)
	'load' operation 32 bit ('output_features_load_28', minkowski_net.cpp:307) on array 'output_features' [2201]  (1.200 ns)

 <State 649>: 1.200ns
The critical path consists of the following:
	'load' operation 32 bit ('output_features_load_28', minkowski_net.cpp:307) on array 'output_features' [2201]  (1.200 ns)

 <State 650>: 4.380ns
The critical path consists of the following:
	bus write operation ('write_ln307', minkowski_net.cpp:307) on port 'gmem_read' (minkowski_net.cpp:307) [2202]  (4.380 ns)

 <State 651>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_59', minkowski_net.cpp:309) on port 'gmem_read' (minkowski_net.cpp:309) [2205]  (4.380 ns)

 <State 652>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_59', minkowski_net.cpp:309) on port 'gmem_read' (minkowski_net.cpp:309) [2205]  (4.380 ns)

 <State 653>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_59', minkowski_net.cpp:309) on port 'gmem_read' (minkowski_net.cpp:309) [2205]  (4.380 ns)

 <State 654>: 4.380ns
The critical path consists of the following:
	bus response operation ('empty_59', minkowski_net.cpp:309) on port 'gmem_read' (minkowski_net.cpp:309) [2205]  (4.380 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
