5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (case5.vcd) 2 -o (case5.cdd) 2 -v (case5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 case5.v 1 26 1 
1 a 1 3 6000a 1 0 0 0 1 17 1 1 0 0 0 0
1 entry 2 8 7000a 1 0 1 0 2 17 0 3 0 0 0 0
3 1 main.u$0 "main.u$0" 0 case5.v 17 24 1 
