Fitter report for dht11_seg
Wed May 15 15:38:54 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed May 15 15:38:54 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; dht11_seg                                   ;
; Top-level Entity Name              ; top_dht11                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,415 / 10,320 ( 14 % )                     ;
;     Total combinational functions  ; 1,393 / 10,320 ( 13 % )                     ;
;     Dedicated logic registers      ; 239 / 10,320 ( 2 % )                        ;
; Total registers                    ; 239                                         ;
; Total pins                         ; 18 / 180 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  30.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; sel[0]     ; Missing drive strength and slew rate ;
; sel[1]     ; Missing drive strength and slew rate ;
; sel[2]     ; Missing drive strength and slew rate ;
; sel[3]     ; Missing drive strength and slew rate ;
; sel[4]     ; Missing drive strength and slew rate ;
; sel[5]     ; Missing drive strength and slew rate ;
; seg_led[0] ; Missing drive strength and slew rate ;
; seg_led[1] ; Missing drive strength and slew rate ;
; seg_led[2] ; Missing drive strength and slew rate ;
; seg_led[3] ; Missing drive strength and slew rate ;
; seg_led[4] ; Missing drive strength and slew rate ;
; seg_led[5] ; Missing drive strength and slew rate ;
; seg_led[6] ; Missing drive strength and slew rate ;
; seg_led[7] ; Missing drive strength and slew rate ;
; dht11      ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1687 ) ; 0.00 % ( 0 / 1687 )        ; 0.00 % ( 0 / 1687 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1687 ) ; 0.00 % ( 0 / 1687 )        ; 0.00 % ( 0 / 1687 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1677 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/SMG_TEST/20_top_dht11/par/output_files/dht11_seg.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,415 / 10,320 ( 14 % ) ;
;     -- Combinational with no register       ; 1176                    ;
;     -- Register only                        ; 22                      ;
;     -- Combinational with a register        ; 217                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 278                     ;
;     -- 3 input functions                    ; 382                     ;
;     -- <=2 input functions                  ; 733                     ;
;     -- Register only                        ; 22                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 938                     ;
;     -- arithmetic mode                      ; 455                     ;
;                                             ;                         ;
; Total registers*                            ; 239 / 11,172 ( 2 % )    ;
;     -- Dedicated logic registers            ; 239 / 10,320 ( 2 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 112 / 645 ( 17 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 18 / 180 ( 10 % )       ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 4                       ;
; M9Ks                                        ; 0 / 46 ( 0 % )          ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 4 / 10 ( 40 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%            ;
; Peak interconnect usage (total/H/V)         ; 6% / 5% / 7%            ;
; Maximum fan-out                             ; 207                     ;
; Highest non-global fan-out                  ; 53                      ;
; Total fan-out                               ; 4525                    ;
; Average fan-out                             ; 2.65                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1415 / 10320 ( 14 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1176                  ; 0                              ;
;     -- Register only                        ; 22                    ; 0                              ;
;     -- Combinational with a register        ; 217                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 278                   ; 0                              ;
;     -- 3 input functions                    ; 382                   ; 0                              ;
;     -- <=2 input functions                  ; 733                   ; 0                              ;
;     -- Register only                        ; 22                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 938                   ; 0                              ;
;     -- arithmetic mode                      ; 455                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 239                   ; 0                              ;
;     -- Dedicated logic registers            ; 239 / 10320 ( 2 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 112 / 645 ( 17 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 18                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 1                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 1                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 4520                  ; 5                              ;
;     -- Registered Connections               ; 702                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 14                    ; 0                              ;
;     -- Bidir Ports                          ; 1                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key       ; E16   ; 6        ; 34           ; 12           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 64                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; M1    ; 2        ; 0            ; 11           ; 21           ; 208                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; seg_led[0] ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[1] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[2] ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[3] ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[4] ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[5] ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[6] ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[7] ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0]     ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1]     ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2]     ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[3]     ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[4]     ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[5]     ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                      ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; dht11 ; F10   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; dht11_drive:u_dht11_drive|dht11_buffer~en ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 6 / 27 ( 22 % ) ; 2.5V          ; --           ;
; 5        ; 6 / 25 ( 24 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % ) ; 2.5V          ; --           ;
; 7        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; seg_led[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; seg_led[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; dht11                                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; seg_led[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; seg_led[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; seg_led[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; seg_led[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; seg_led[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; seg_led[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sel[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sel[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; sel[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_dht11                                     ; 1415 (1)    ; 239 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 18   ; 0            ; 1176 (1)     ; 22 (0)            ; 217 (0)          ; |top_dht11                                                                                                                         ; work         ;
;    |dht11_drive:u_dht11_drive|                 ; 193 (193)   ; 124 (124)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 17 (17)           ; 107 (107)        ; |top_dht11|dht11_drive:u_dht11_drive                                                                                               ; work         ;
;    |dht11_key:u_dht11_key|                     ; 62 (41)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 32 (23)          ; |top_dht11|dht11_key:u_dht11_key                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                         ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 9 (0)            ; |top_dht11|dht11_key:u_dht11_key|lpm_mult:Mult0                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 21 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (0)            ; |top_dht11|dht11_key:u_dht11_key|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top_dht11|dht11_key:u_dht11_key|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top_dht11|dht11_key:u_dht11_key|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_kgh:auto_generated| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top_dht11|dht11_key:u_dht11_key|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated ; work         ;
;    |key_debounce:u_key_debounce|               ; 48 (48)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 34 (34)          ; |top_dht11|key_debounce:u_key_debounce                                                                                             ; work         ;
;    |seg_led:u_seg_led|                         ; 1125 (83)   ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1063 (21)    ; 4 (4)             ; 58 (46)          ; |top_dht11|seg_led:u_seg_led                                                                                                       ; work         ;
;       |lpm_divide:Div0|                        ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div0                                                                                       ; work         ;
;          |lpm_divide_tim:auto_generated|       ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                         ; work         ;
;             |sign_div_unsign_llh:divider|      ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                             ; work         ;
;                |alt_u_div_u6f:divider|         ; 148 (148)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider       ; work         ;
;       |lpm_divide:Div1|                        ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div1                                                                                       ; work         ;
;          |lpm_divide_0jm:auto_generated|       ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_olh:divider|      ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                             ; work         ;
;                |alt_u_div_47f:divider|         ; 202 (202)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (201)    ; 0 (0)             ; 1 (1)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; work         ;
;       |lpm_divide:Div2|                        ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div2                                                                                       ; work         ;
;          |lpm_divide_akm:auto_generated|       ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_2nh:divider|      ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                             ; work         ;
;                |alt_u_div_o9f:divider|         ; 186 (186)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider       ; work         ;
;       |lpm_divide:Div3|                        ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div3                                                                                       ; work         ;
;          |lpm_divide_ekm:auto_generated|       ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_6nh:divider|      ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                             ; work         ;
;                |alt_u_div_0af:divider|         ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider       ; work         ;
;       |lpm_divide:Mod0|                        ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod0                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_llh:divider|      ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                             ; work         ;
;                |alt_u_div_u6f:divider|         ; 164 (164)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 0 (0)             ; 3 (3)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider       ; work         ;
;       |lpm_divide:Mod1|                        ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod1                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_llh:divider|      ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                             ; work         ;
;                |alt_u_div_u6f:divider|         ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 3 (3)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider       ; work         ;
;       |lpm_divide:Mod2|                        ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod2                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_llh:divider|      ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                             ; work         ;
;                |alt_u_div_u6f:divider|         ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 4 (4)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider       ; work         ;
;       |lpm_divide:Mod3|                        ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod3                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|       ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_llh:divider|      ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 1 (0)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                             ; work         ;
;                |alt_u_div_u6f:divider|         ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 1 (1)            ; |top_dht11|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider       ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; sel[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dht11      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sys_rst_n  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                            ;
+---------------------------------------------+-------------------+---------+
; Source Pin / Fanout                         ; Pad To Core Index ; Setting ;
+---------------------------------------------+-------------------+---------+
; dht11                                       ;                   ;         ;
;      - dht11_drive:u_dht11_drive|dht11_d0~0 ; 1                 ; 6       ;
; sys_rst_n                                   ;                   ;         ;
; sys_clk                                     ;                   ;         ;
; key                                         ;                   ;         ;
+---------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                              ;
+-------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                            ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; dht11_drive:u_dht11_drive|LessThan0~0           ; LCCOMB_X33_Y12_N26 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dht11_drive:u_dht11_drive|clk_1m                ; FF_X33_Y12_N23     ; 118     ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; dht11_drive:u_dht11_drive|cur_state.st_rec_data ; FF_X22_Y20_N17     ; 53      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dht11_drive:u_dht11_drive|data_temp[20]~1       ; LCCOMB_X21_Y20_N6  ; 46      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dht11_drive:u_dht11_drive|data_valid[7]~7       ; LCCOMB_X11_Y18_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dht11_drive:u_dht11_drive|us_cnt_clr            ; FF_X22_Y20_N25     ; 22      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; key_debounce:u_key_debounce|always0~0           ; LCCOMB_X13_Y2_N22  ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; key_debounce:u_key_debounce|delay_cnt[24]~34    ; LCCOMB_X13_Y2_N0   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_led:u_seg_led|LessThan0~3                   ; LCCOMB_X29_Y9_N4   ; 14      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; seg_led:u_seg_led|dri_clk                       ; FF_X1_Y11_N15      ; 57      ; Clock        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; seg_led:u_seg_led|flag                          ; FF_X28_Y9_N1       ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sys_clk                                         ; PIN_E1             ; 64      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                       ; PIN_M1             ; 207     ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+----------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                             ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; dht11_drive:u_dht11_drive|clk_1m ; FF_X33_Y12_N23 ; 118     ; 1                                    ; Global Clock         ; GCLK5            ; --                        ;
; seg_led:u_seg_led|dri_clk        ; FF_X1_Y11_N15  ; 57      ; 21                                   ; Global Clock         ; GCLK1            ; --                        ;
; sys_clk                          ; PIN_E1         ; 64      ; 7                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                        ; PIN_M1         ; 207     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dht11_drive:u_dht11_drive|cur_state.st_rec_data                                                                                                ; 53      ;
; dht11_drive:u_dht11_drive|data_temp[20]~1                                                                                                      ; 46      ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[15]~22 ; 40      ;
; key_debounce:u_key_debounce|delay_cnt[24]~34                                                                                                   ; 32      ;
; key_debounce:u_key_debounce|always0~0                                                                                                          ; 32      ;
; dht11_drive:u_dht11_drive|data_valid[7]~7                                                                                                      ; 32      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[11]~16 ; 31      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[11]~16 ; 31      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[11]~16 ; 31      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[11]~16 ; 30      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[11]~16 ; 29      ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_18_result_int[15]~22 ; 26      ;
; ~GND                                                                                                                                           ; 25      ;
; dht11_drive:u_dht11_drive|us_cnt_clr                                                                                                           ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[8]~12  ; 22      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~12  ; 21      ;
; dht11_key:u_dht11_key|data[6]~8                                                                                                                ; 19      ;
; dht11_key:u_dht11_key|data[5]~6                                                                                                                ; 19      ;
; dht11_key:u_dht11_key|data[4]~4                                                                                                                ; 19      ;
; dht11_key:u_dht11_key|flag                                                                                                                     ; 18      ;
; seg_led:u_seg_led|cnt_sel[1]                                                                                                                   ; 18      ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_18_result_int[11]~16 ; 18      ;
; dht11_key:u_dht11_key|data[9]~14                                                                                                               ; 18      ;
; dht11_key:u_dht11_key|data[8]~12                                                                                                               ; 18      ;
; dht11_key:u_dht11_key|data[7]~10                                                                                                               ; 18      ;
; dht11_key:u_dht11_key|data[12]~20                                                                                                              ; 17      ;
; dht11_key:u_dht11_key|data[11]~18                                                                                                              ; 17      ;
; dht11_key:u_dht11_key|data[10]~16                                                                                                              ; 17      ;
; seg_led:u_seg_led|cnt_sel[0]                                                                                                                   ; 16      ;
; dht11_key:u_dht11_key|data[14]~24                                                                                                              ; 15      ;
; dht11_key:u_dht11_key|data[13]~22                                                                                                              ; 15      ;
; dht11_key:u_dht11_key|data[3]~2                                                                                                                ; 15      ;
; seg_led:u_seg_led|LessThan0~3                                                                                                                  ; 14      ;
; seg_led:u_seg_led|cnt_sel[2]                                                                                                                   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[8]~12  ; 14      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8    ; 13      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[5]~8    ; 13      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[5]~8    ; 12      ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; dht11_key:u_dht11_key|data[15]~26                                                                                                              ; 10      ;
; dht11_drive:u_dht11_drive|dht11_d0                                                                                                             ; 8       ;
; seg_led:u_seg_led|num_disp[3]                                                                                                                  ; 8       ;
; seg_led:u_seg_led|num_disp[2]                                                                                                                  ; 8       ;
; seg_led:u_seg_led|num_disp[1]                                                                                                                  ; 8       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 8       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 8       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 8       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 8       ;
; dht11_key:u_dht11_key|data[2]~0                                                                                                                ; 8       ;
; dht11_drive:u_dht11_drive|dht11_d1                                                                                                             ; 7       ;
; dht11_drive:u_dht11_drive|cur_state.st_rec_high_87us                                                                                           ; 7       ;
; dht11_drive:u_dht11_drive|data_valid[7]~1                                                                                                      ; 7       ;
; dht11_key:u_dht11_key|data1[0]                                                                                                                 ; 7       ;
; dht11_key:u_dht11_key|data1[4]                                                                                                                 ; 7       ;
; seg_led:u_seg_led|num_disp[0]                                                                                                                  ; 7       ;
; dht11_key:u_dht11_key|data1[1]                                                                                                                 ; 6       ;
; dht11_key:u_dht11_key|data1[3]                                                                                                                 ; 6       ;
; dht11_key:u_dht11_key|data1[5]                                                                                                                 ; 6       ;
; dht11_key:u_dht11_key|data1[7]                                                                                                                 ; 6       ;
; dht11_drive:u_dht11_drive|LessThan0~0                                                                                                          ; 5       ;
; dht11_drive:u_dht11_drive|dht11_neg                                                                                                            ; 5       ;
; dht11_drive:u_dht11_drive|step                                                                                                                 ; 5       ;
; dht11_drive:u_dht11_drive|Selector3~3                                                                                                          ; 5       ;
; dht11_drive:u_dht11_drive|cur_state.st_high_13us                                                                                               ; 5       ;
; dht11_key:u_dht11_key|data1[2]                                                                                                                 ; 5       ;
; dht11_key:u_dht11_key|data1[6]                                                                                                                 ; 5       ;
; dht11_key:u_dht11_key|data0[0]                                                                                                                 ; 5       ;
; seg_led:u_seg_led|clk_cnt[0]                                                                                                                   ; 5       ;
; seg_led:u_seg_led|clk_cnt[1]                                                                                                                   ; 5       ;
; dht11_drive:u_dht11_drive|us_cnt[10]                                                                                                           ; 5       ;
; dht11_drive:u_dht11_drive|us_cnt[9]                                                                                                            ; 5       ;
; dht11_drive:u_dht11_drive|us_cnt[8]                                                                                                            ; 5       ;
; dht11_drive:u_dht11_drive|us_cnt[7]                                                                                                            ; 5       ;
; key~input                                                                                                                                      ; 4       ;
; dht11_drive:u_dht11_drive|Selector5~0                                                                                                          ; 4       ;
; dht11_drive:u_dht11_drive|Selector0~2                                                                                                          ; 4       ;
; dht11_drive:u_dht11_drive|Selector3~0                                                                                                          ; 4       ;
; dht11_drive:u_dht11_drive|LessThan3~1                                                                                                          ; 4       ;
; dht11_drive:u_dht11_drive|cur_state.st_low_20ms                                                                                                ; 4       ;
; seg_led:u_seg_led|clk_cnt[3]                                                                                                                   ; 4       ;
; seg_led:u_seg_led|clk_cnt[2]                                                                                                                   ; 4       ;
; key_debounce:u_key_debounce|delay_cnt[0]                                                                                                       ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[5]                                                                                                            ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[20]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[16]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[15]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[14]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[11]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[13]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[12]                                                                                                           ; 4       ;
; dht11_drive:u_dht11_drive|us_cnt[6]                                                                                                            ; 4       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~10  ; 4       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~8   ; 4       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|op_10~22                     ; 4       ;
; key_debounce:u_key_debounce|Equal0~9                                                                                                           ; 3       ;
; dht11_drive:u_dht11_drive|cur_state.st_rec_low_83us                                                                                            ; 3       ;
; dht11_drive:u_dht11_drive|Selector0~1                                                                                                          ; 3       ;
; dht11_drive:u_dht11_drive|cur_state.st_delay                                                                                                   ; 3       ;
; dht11_drive:u_dht11_drive|Selector0~0                                                                                                          ; 3       ;
; dht11_drive:u_dht11_drive|LessThan3~2                                                                                                          ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[38]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[30]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[31]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[22]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[14]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[23]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[15]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[36]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[28]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[37]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[29]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[20]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[12]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[21]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[13]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[34]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[26]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[35]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[27]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[18]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[10]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[19]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[11]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[32]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[33]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[25]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[16]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[8]                                                                                                         ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[17]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[9]                                                                                                         ; 3       ;
; dht11_drive:u_dht11_drive|data_temp[24]                                                                                                        ; 3       ;
; dht11_drive:u_dht11_drive|LessThan2~5                                                                                                          ; 3       ;
; dht11_drive:u_dht11_drive|cur_state.st_power_on_wait                                                                                           ; 3       ;
; seg_led:u_seg_led|WideOr1                                                                                                                      ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[96]~57              ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[97]~56              ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[95]~55              ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[98]~54              ; 3       ;
; dht11_key:u_dht11_key|sign                                                                                                                     ; 3       ;
; seg_led:u_seg_led|flag                                                                                                                         ; 3       ;
; dht11_drive:u_dht11_drive|clk_cnt[4]                                                                                                           ; 3       ;
; dht11_drive:u_dht11_drive|clk_cnt[3]                                                                                                           ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[2]                                                                                                            ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[3]                                                                                                            ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[4]                                                                                                            ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[19]                                                                                                           ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[18]                                                                                                           ; 3       ;
; dht11_drive:u_dht11_drive|us_cnt[17]                                                                                                           ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|op_10~8                      ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~8   ; 3       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~196             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~195             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~194             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~193             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~192             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~191             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~190             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~214             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~213             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~212             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~211             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~210             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~209             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~208             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~207             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~206             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~205             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~204             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~189             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~192             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~191             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~190             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~189             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~188             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~187             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~186             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~181             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~185             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~184             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~123             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~122             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~121             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~120             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~119             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~118             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[138]~274            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[130]~273            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~272            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[114]~271            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[106]~270            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[98]~269             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[90]~268             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[91]~267             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~266             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[93]~265             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[189]~264            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~63              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[178]~263            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~62              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~61              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[167]~262            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[156]~261            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[157]~260            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[158]~259            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[159]~258            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[160]~257            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[161]~256            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[162]~255            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~116             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~114             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~112             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~110             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[139]~259            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[140]~258            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[141]~257            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~255            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~254            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[133]~253            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[123]~251            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[124]~250            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[125]~249            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[115]~247            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~246            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~245            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~243            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[108]~242            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[109]~241            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[99]~239             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[100]~238            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[101]~237            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[190]~246            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[191]~245            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[192]~244            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[193]~243            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[194]~242            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[195]~241            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~58              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[179]~239            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[180]~238            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[181]~237            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[182]~236            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[183]~235            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[184]~234            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[168]~232            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[169]~231            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[170]~230            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[171]~229            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[172]~228            ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[173]~227            ; 2       ;
; key_debounce:u_key_debounce|key_reg                                                                                                            ; 2       ;
; dht11_drive:u_dht11_drive|Selector4~3                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|Selector4~1                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_rec_low_83us                                                                                           ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_rec_high_87us                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_delay                                                                                                  ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_high_13us                                                                                              ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_rec_data                                                                                               ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[20]~0                                                                                                      ; 2       ;
; dht11_drive:u_dht11_drive|LessThan3~3                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|Selector4~0                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|LessThan5~0                                                                                                          ; 2       ;
; key_debounce:u_key_debounce|key_value                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[39]                                                                                                        ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[7]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[6]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[5]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[4]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[3]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[2]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[1]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_low_20ms                                                                                               ; 2       ;
; dht11_drive:u_dht11_drive|next_state.st_power_on_wait                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|LessThan2~1                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|LessThan1~4                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|LessThan1~3                                                                                                          ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~189             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~188             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~187             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~169             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~168             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~166             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~165             ; 2       ;
; seg_led:u_seg_led|num~3                                                                                                                        ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~104             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~103             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~102             ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~101             ; 2       ;
; seg_led:u_seg_led|WideOr2~0                                                                                                                    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~52              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~51              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~50              ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~49              ; 2       ;
; dht11_key:u_dht11_key|data0[1]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[2]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[3]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[4]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[5]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[6]                                                                                                                 ; 2       ;
; dht11_key:u_dht11_key|data0[7]                                                                                                                 ; 2       ;
; dht11_drive:u_dht11_drive|dht11_buffer~en                                                                                                      ; 2       ;
; seg_led:u_seg_led|num[21]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|Decoder0~4                                                                                                                   ; 2       ;
; seg_led:u_seg_led|Decoder0~2                                                                                                                   ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[31]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[30]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[29]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[28]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[27]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[26]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[25]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[24]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[23]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[22]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[21]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[20]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[19]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[18]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[17]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[16]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[15]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[14]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[13]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[12]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[11]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[10]                                                                                                      ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[9]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[8]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[7]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[6]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[5]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[4]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[3]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[2]                                                                                                       ; 2       ;
; key_debounce:u_key_debounce|delay_cnt[1]                                                                                                       ; 2       ;
; dht11_drive:u_dht11_drive|data_temp[0]                                                                                                         ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[4]                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[5]                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[3]                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[2]                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[1]                                                                                                          ; 2       ;
; dht11_drive:u_dht11_drive|data_cnt[0]                                                                                                          ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|op_10~12                     ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[1]~14  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|op_10~16                     ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[1]~20  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[2]~18  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[1]~20  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[8]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[7]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[6]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[5]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[4]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[3]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[2]~18  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[1]~20  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[8]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[7]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[6]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[5]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[4]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[3]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[2]~18  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[1]~20  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[8]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[7]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[6]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[5]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[4]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[3]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[2]~18  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[1]~20  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[8]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[7]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[6]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[5]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[4]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_14_result_int[3]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[2]~18  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[8]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[7]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[6]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[5]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[4]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_13_result_int[3]~0   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[2]~26  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[3]~24  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[12]~16 ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[11]~14 ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[10]~12 ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[9]~10  ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[8]~8   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[7]~6   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[6]~4   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[5]~2   ; 2       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[4]~0   ; 2       ;
; seg_led:u_seg_led|cnt0[3]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[2]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[1]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[0]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[6]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[5]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[4]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[9]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[8]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[7]                                                                                                                      ; 2       ;
; seg_led:u_seg_led|cnt0[12]                                                                                                                     ; 2       ;
; seg_led:u_seg_led|cnt0[11]                                                                                                                     ; 2       ;
; seg_led:u_seg_led|cnt0[10]                                                                                                                     ; 2       ;
; seg_led:u_seg_led|num[21]~feeder                                                                                                               ; 1       ;
; sys_rst_n~input                                                                                                                                ; 1       ;
; dht11~input                                                                                                                                    ; 1       ;
; key_debounce:u_key_debounce|key_reg~0                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|dht11_d0~0                                                                                                           ; 1       ;
; seg_led:u_seg_led|num[18]~8                                                                                                                    ; 1       ;
; seg_led:u_seg_led|flag~0                                                                                                                       ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[43]~203             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~193             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~188             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~187             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~186             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~185             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~184             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~183             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~182             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~180             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[43]~183             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~117             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[146]~275            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[94]~264             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[200]~265            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~60              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[163]~254            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[273]~133            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[274]~132            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[275]~131            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[276]~130            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[277]~129            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[278]~128            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[279]~127            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[280]~126            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[281]~125            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[282]~124            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[283]~123            ; 1       ;
; dht11_drive:u_dht11_drive|Selector6~3                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector2~4                                                                                                          ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~202             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~201             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~200             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~199             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~198             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~197             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~196             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~195             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~194             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[48]~193             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~179             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~182             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~181             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~178             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~180             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~177             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~179             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~176             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~178             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~175             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~177             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~174             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~176             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~173             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~175             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[48]~174             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~115             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~113             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~111             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~109             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~263            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[148]~262            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[149]~261            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[150]~260            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~256            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[134]~252            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[126]~248            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[118]~244            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[110]~240            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~236            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[201]~253            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[202]~252            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[203]~251            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[204]~250            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[205]~249            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[206]~248            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[207]~247            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~59              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[196]~240            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[185]~233            ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[174]~226            ; 1       ;
; dht11_drive:u_dht11_drive|Selector4~5                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector4~4                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector5~1                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector7~0                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector3~4                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector6~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector4~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector54~1                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector54~0                                                                                                         ; 1       ;
; key_debounce:u_key_debounce|Equal0~10                                                                                                          ; 1       ;
; key_debounce:u_key_debounce|key_value~0                                                                                                        ; 1       ;
; key_debounce:u_key_debounce|Equal0~8                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~7                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~6                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~5                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~4                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~3                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~2                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~1                                                                                                           ; 1       ;
; key_debounce:u_key_debounce|Equal0~0                                                                                                           ; 1       ;
; dht11_drive:u_dht11_drive|Selector15~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector23~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector14~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector22~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector31~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector39~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector30~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector38~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector46~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector47~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector17~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector25~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector16~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector24~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector33~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector41~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector32~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector40~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector48~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector49~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector19~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector27~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector18~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector26~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector35~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector43~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector34~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector42~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector50~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector51~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector21~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector20~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector28~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector37~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector45~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector36~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector44~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector52~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|LessThan4~1                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan4~0                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector29~0                                                                                                         ; 1       ;
; dht11_drive:u_dht11_drive|Selector2~3                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector2~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~8                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~7                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~6                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~5                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~4                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector0~3                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|next_state.st_power_on_wait~0                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|Selector3~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|Selector3~1                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan5~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan5~1                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan3~0                                                                                                          ; 1       ;
; dht11_key:u_dht11_key|flag~0                                                                                                                   ; 1       ;
; key_debounce:u_key_debounce|key_flag                                                                                                           ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~6                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~5                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~4                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~3                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~2                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]~0                                                                                                      ; 1       ;
; dht11_drive:u_dht11_drive|clk_1m~0                                                                                                             ; 1       ;
; dht11_key:u_dht11_key|data0~7                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[1]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[17]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~6                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[2]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[18]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~5                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[3]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[19]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~4                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[4]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[20]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~3                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[5]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[21]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~2                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[6]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[22]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data0~1                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[23]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~7                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[8]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[24]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~6                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[9]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[25]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~5                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[10]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[26]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~4                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[11]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[27]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~3                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[13]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[29]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~2                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[12]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[28]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~1                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[14]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[30]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|data1~0                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[15]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[31]                                                                                                       ; 1       ;
; dht11_key:u_dht11_key|sign~0                                                                                                                   ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[7]                                                                                                        ; 1       ;
; dht11_key:u_dht11_key|data0~0                                                                                                                  ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[0]                                                                                                        ; 1       ;
; dht11_drive:u_dht11_drive|data_valid[16]                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|clk_1m                                                                                                               ; 1       ;
; dht11_drive:u_dht11_drive|dht11_buffer~3                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|LessThan2~4                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan2~3                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan2~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan2~0                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|dht11_buffer~2                                                                                                       ; 1       ;
; dht11_drive:u_dht11_drive|LessThan1~2                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan1~1                                                                                                          ; 1       ;
; dht11_drive:u_dht11_drive|LessThan1~0                                                                                                          ; 1       ;
; seg_led:u_seg_led|num~7                                                                                                                        ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[98]~192             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[98]~108             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[98]~172             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[97]~191             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[97]~171             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[97]~107             ; 1       ;
; seg_led:u_seg_led|num~6                                                                                                                        ; 1       ;
; seg_led:u_seg_led|num~5                                                                                                                        ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[96]~190             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~186             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~185             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~184             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~183             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~182             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~181             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~180             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~179             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~178             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~177             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~176             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~175             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~174             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~173             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~172             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~171             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~170             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~169             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~168             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~167             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~166             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~165             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~164             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~163             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~162             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~161             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~160             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~159             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~158             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~157             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~156             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~155             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~154             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~153             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~152             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~151             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~150             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~149             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~148             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~147             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~146             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~145             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~144             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~143             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~142             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~141             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~140             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~139             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~138             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~137             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~136             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[45]~135             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[45]~134             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~133             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~132             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~131             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[48]~130             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~129             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~128             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~127             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~126             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~125             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[43]~124             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[35]~123             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[35]~122             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~121             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~120             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~119             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~118             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[38]~117             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[38]~116             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[96]~170             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~167             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~173             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~172             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~171             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~170             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~169             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~168             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~164             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~163             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~167             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~166             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~165             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~164             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~163             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~162             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~162             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~161             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~160             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~159             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[80]~158             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~161             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~160             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~159             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~158             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~157             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~156             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~157             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~156             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[83]~155             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~154             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[75]~153             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~155             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~154             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~153             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~152             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~151             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~150             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~152             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~151             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[78]~150             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~149             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[70]~148             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~149             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~148             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~147             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~146             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~145             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~144             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~147             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~146             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[73]~145             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~144             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[65]~143             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~143             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~142             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~141             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~140             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~139             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~138             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~142             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~141             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[68]~140             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~139             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[60]~138             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~137             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~136             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~135             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~134             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~133             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~132             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~137             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~136             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[63]~135             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~134             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[55]~133             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~131             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~130             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~129             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~128             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~127             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~126             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~132             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~131             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[58]~130             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~129             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~128             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[45]~125             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[45]~124             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~123             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~122             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~121             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[48]~120             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~127             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~126             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~125             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~124             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~123             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[53]~122             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~119             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~118             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~117             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~116             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~115             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[43]~114             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[35]~113             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[35]~112             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~111             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~110             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~109             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~108             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[38]~107             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[38]~106             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[96]~106             ; 1       ;
; seg_led:u_seg_led|num~4                                                                                                                        ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[95]~105             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[93]~100             ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~99              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[85]~98              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~97              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~96              ; 1       ;
; seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[88]~95              ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,421 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 16 / 1,326 ( 1 % )     ;
; C4 interconnects      ; 548 / 21,816 ( 3 % )   ;
; Direct links          ; 431 / 32,401 ( 1 % )   ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 738 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 15 / 1,289 ( 1 % )     ;
; R4 interconnects      ; 629 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.68) ; Number of LABs  (Total = 112) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 4                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 3                             ;
; 10                                          ; 1                             ;
; 11                                          ; 2                             ;
; 12                                          ; 2                             ;
; 13                                          ; 3                             ;
; 14                                          ; 5                             ;
; 15                                          ; 9                             ;
; 16                                          ; 63                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.74) ; Number of LABs  (Total = 112) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 33                            ;
; 1 Clock                            ; 27                            ;
; 1 Clock enable                     ; 12                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.99) ; Number of LABs  (Total = 112) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 14                            ;
; 15                                           ; 33                            ;
; 16                                           ; 6                             ;
; 17                                           ; 1                             ;
; 18                                           ; 1                             ;
; 19                                           ; 3                             ;
; 20                                           ; 2                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 2                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.54) ; Number of LABs  (Total = 112) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 12                            ;
; 2                                               ; 6                             ;
; 3                                               ; 3                             ;
; 4                                               ; 4                             ;
; 5                                               ; 10                            ;
; 6                                               ; 7                             ;
; 7                                               ; 17                            ;
; 8                                               ; 12                            ;
; 9                                               ; 8                             ;
; 10                                              ; 8                             ;
; 11                                              ; 8                             ;
; 12                                              ; 7                             ;
; 13                                              ; 2                             ;
; 14                                              ; 0                             ;
; 15                                              ; 2                             ;
; 16                                              ; 4                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.81) ; Number of LABs  (Total = 112) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 6                             ;
; 4                                            ; 2                             ;
; 5                                            ; 4                             ;
; 6                                            ; 11                            ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 14                            ;
; 12                                           ; 8                             ;
; 13                                           ; 4                             ;
; 14                                           ; 8                             ;
; 15                                           ; 4                             ;
; 16                                           ; 6                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 2                             ;
; 21                                           ; 0                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 18        ; 0            ; 18        ; 0            ; 0            ; 18        ; 18        ; 0            ; 18        ; 18        ; 0            ; 15           ; 0            ; 0            ; 4            ; 0            ; 15           ; 4            ; 0            ; 0            ; 1            ; 15           ; 0            ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 18           ; 0         ; 18           ; 18           ; 0         ; 0         ; 18           ; 0         ; 0         ; 18           ; 3            ; 18           ; 18           ; 14           ; 18           ; 3            ; 14           ; 18           ; 18           ; 17           ; 3            ; 18           ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dht11              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                               ;
+----------------------------------+----------------------+-------------------+
; Source Clock(s)                  ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------+----------------------+-------------------+
; dht11_drive:u_dht11_drive|clk_1m ; sys_clk              ; 17.0              ;
; sys_clk                          ; sys_clk              ; 4.3               ;
+----------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                   ;
+------------------------------------------+----------------------------------+-------------------+
; Source Register                          ; Destination Register             ; Delay Added in ns ;
+------------------------------------------+----------------------------------+-------------------+
; seg_led:u_seg_led|dri_clk                ; seg_led:u_seg_led|dri_clk        ; 2.142             ;
; dht11_drive:u_dht11_drive|clk_1m         ; dht11_drive:u_dht11_drive|clk_1m ; 2.130             ;
; seg_led:u_seg_led|clk_cnt[2]             ; seg_led:u_seg_led|dri_clk        ; 1.071             ;
; seg_led:u_seg_led|clk_cnt[3]             ; seg_led:u_seg_led|dri_clk        ; 1.071             ;
; seg_led:u_seg_led|clk_cnt[1]             ; seg_led:u_seg_led|dri_clk        ; 1.071             ;
; seg_led:u_seg_led|clk_cnt[0]             ; seg_led:u_seg_led|dri_clk        ; 1.071             ;
; dht11_drive:u_dht11_drive|clk_cnt[3]     ; dht11_drive:u_dht11_drive|clk_1m ; 1.065             ;
; dht11_drive:u_dht11_drive|clk_cnt[4]     ; dht11_drive:u_dht11_drive|clk_1m ; 1.065             ;
; dht11_drive:u_dht11_drive|data_valid[21] ; dht11_key:u_dht11_key|data0[5]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[31] ; dht11_key:u_dht11_key|data1[7]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[30] ; dht11_key:u_dht11_key|data1[6]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[29] ; dht11_key:u_dht11_key|data1[5]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[25] ; dht11_key:u_dht11_key|data1[1]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[27] ; dht11_key:u_dht11_key|data1[3]   ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[24] ; seg_led:u_seg_led|num[20]        ; 0.742             ;
; dht11_drive:u_dht11_drive|data_valid[16] ; dht11_key:u_dht11_key|data0[0]   ; 0.726             ;
; dht11_drive:u_dht11_drive|data_valid[4]  ; dht11_key:u_dht11_key|data0[4]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[1]  ; dht11_key:u_dht11_key|data0[1]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[3]  ; dht11_key:u_dht11_key|data0[3]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[15] ; dht11_key:u_dht11_key|data1[7]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[14] ; dht11_key:u_dht11_key|data1[6]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[13] ; dht11_key:u_dht11_key|data1[5]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[10] ; dht11_key:u_dht11_key|data1[2]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[9]  ; dht11_key:u_dht11_key|data1[1]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[11] ; dht11_key:u_dht11_key|data1[3]   ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[8]  ; seg_led:u_seg_led|num[20]        ; 0.688             ;
; dht11_drive:u_dht11_drive|data_valid[7]  ; dht11_key:u_dht11_key|sign       ; 0.684             ;
; dht11_drive:u_dht11_drive|data_valid[0]  ; dht11_key:u_dht11_key|data0[0]   ; 0.674             ;
; dht11_drive:u_dht11_drive|data_valid[23] ; dht11_key:u_dht11_key|data0[7]   ; 0.603             ;
; dht11_drive:u_dht11_drive|data_valid[20] ; dht11_key:u_dht11_key|data0[4]   ; 0.568             ;
; dht11_drive:u_dht11_drive|data_valid[12] ; dht11_key:u_dht11_key|data1[4]   ; 0.512             ;
; dht11_drive:u_dht11_drive|data_valid[17] ; dht11_key:u_dht11_key|data0[1]   ; 0.438             ;
; dht11_drive:u_dht11_drive|data_valid[22] ; dht11_key:u_dht11_key|data0[6]   ; 0.166             ;
; dht11_drive:u_dht11_drive|data_valid[2]  ; dht11_key:u_dht11_key|data0[2]   ; 0.112             ;
; dht11_drive:u_dht11_drive|data_valid[6]  ; dht11_key:u_dht11_key|data0[6]   ; 0.104             ;
; dht11_drive:u_dht11_drive|data_valid[18] ; dht11_key:u_dht11_key|data0[2]   ; 0.104             ;
; dht11_drive:u_dht11_drive|data_valid[28] ; dht11_key:u_dht11_key|data1[4]   ; 0.080             ;
; dht11_drive:u_dht11_drive|data_valid[19] ; dht11_key:u_dht11_key|data0[3]   ; 0.075             ;
; dht11_drive:u_dht11_drive|data_valid[5]  ; dht11_key:u_dht11_key|data0[5]   ; 0.037             ;
; seg_led:u_seg_led|cnt_sel[0]             ; seg_led:u_seg_led|seg_sel[5]     ; 0.033             ;
; seg_led:u_seg_led|cnt_sel[2]             ; seg_led:u_seg_led|seg_sel[5]     ; 0.029             ;
+------------------------------------------+----------------------------------+-------------------+
Note: This table only shows the top 41 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "dht11_seg"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dht11_seg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node dht11_drive:u_dht11_drive|clk_1m 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dht11_drive:u_dht11_drive|clk_1m~0
Info (176353): Automatically promoted node seg_led:u_seg_led|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_led:u_seg_led|dri_clk~1
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dht11_drive:u_dht11_drive|data_valid[7]~7
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/SMG_TEST/20_top_dht11/par/output_files/dht11_seg.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1136 megabytes
    Info: Processing ended: Wed May 15 15:38:55 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/SMG_TEST/20_top_dht11/par/output_files/dht11_seg.fit.smsg.


