onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hclk
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hclk_reset
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hclk_lane_enable
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hclk_data_lane
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_reset
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_en
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_start_monitor
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_tap_cntr
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_monitor_done
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_busy
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_tap_value
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_tap_histogram
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_reset
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/regfile
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_data
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_bit_locked
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_busy_int
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_cal_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_hispi_phy_en
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_hispi_data_path_en
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_embedded
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_sof_pending
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_sof_flag
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_fifo_overrun
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_fifo_wen
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_fifo_wdata
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_fifo_full
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_mux
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_state
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_dataCntr
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_sync
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_sync_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_0_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_1_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_2_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_3_valid
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_0
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_1
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_2
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_packer_3
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_crc_enable
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_crc_init
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_crc_en
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_crc_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_computed_crc1
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pclk_computed_crc2
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_empty_int
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_underrun
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_rdata
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_read_data_valid_int
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_enable_hispi
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_enable_datapath
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_fifo_overrun
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_fifo_underrun
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_sync_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_tap_histogram
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_cal_busy_rise
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_cal_busy_fall
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_cal_done
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_cal_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_bit_locked
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_bit_locked_fall
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/rclk_crc_error
add wave -noupdate -group lane_decoder_0 /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/async_idle_character
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_reset
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_read_en
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} -color Gold /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_empty
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_read_data_valid
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_read_data
add wave -noupdate -group lane_decoder_0 -expand -group {FiFo Read I/F} /testbench/DUT/x_xgs_hispi_top/xtop_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sclk_fifo_read_sync
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_reset
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/regfile
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/sclk
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/sclk_reset
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/enable
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/init_packer
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/odd_line
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/line_valid
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/busy
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/line_buffer_id
add wave -noupdate -expand -group lane_packer_0 -expand /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/top_sync
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/top_fifo_read_en
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/top_fifo_empty
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/top_fifo_read_data_valid
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/top_fifo_read_data
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/bottom_sync
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/bottom_fifo_read_en
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/bottom_fifo_empty
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/bottom_fifo_read_data_valid
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/bottom_fifo_read_data
add wave -noupdate -expand -group lane_packer_0 -color Cyan /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/state
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/packer_max_count
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/load_data
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_packer_wren
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_packer
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_offset_stripe_0
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_offset_stripe_1
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_offset_stripe_2
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_offset_stripe_3
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_offset_mux
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_in_cntr
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/line_buffer_offset
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_decoder_read
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_id
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_even
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/pix_odd
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_wr
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_wdata
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_rdata
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_full
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_usedw
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_usedw_max
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/packer_fifo_overrun
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/packer_fifo_underrun
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_packer_fifo_overrun
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_packer_fifo_underrun
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_pixel_per_lane
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_pixel_mux_ratio
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_pixel_per_packer
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/rclk_pixel_per_stripe
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_empty
add wave -noupdate -expand -group lane_packer_0 /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/fifo_rd
add wave -noupdate -expand -group lane_packer_0 -color Cyan /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/output_state
add wave -noupdate -expand -group lane_packer_0 -expand -group {Line buffer I/F} /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_packer_ack
add wave -noupdate -expand -group lane_packer_0 -expand -group {Line buffer I/F} /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_packer_req
add wave -noupdate -expand -group lane_packer_0 -expand -group {Line buffer I/F} /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_packer_write
add wave -noupdate -expand -group lane_packer_0 -expand -group {Line buffer I/F} /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_packer_addr
add wave -noupdate -expand -group lane_packer_0 -expand -group {Line buffer I/F} /testbench/DUT/x_xgs_hispi_top/G_lane_packer(0)/xlane_packer/lane_packer_data
add wave -noupdate -group Line_buffer /testbench/DUT/x_xgs_hispi_top/xline_buffer/sysrst
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/row_id
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_enable
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/init_frame
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/nxtBuffer
add wave -noupdate -group Line_buffer -group {Write I/F} -expand /testbench/DUT/x_xgs_hispi_top/xline_buffer/lane_packer_req
add wave -noupdate -group Line_buffer -group {Write I/F} -expand /testbench/DUT/x_xgs_hispi_top/xline_buffer/lane_packer_ack
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/sysclk
add wave -noupdate -group Line_buffer -group {Write I/F} -color Turquoise /testbench/DUT/x_xgs_hispi_top/xline_buffer/buff_write
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/buff_addr
add wave -noupdate -group Line_buffer -group {Write I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/buff_data
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/sysrst_n
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/lane_grant
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/write_buffer_ptr
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/pixel_id
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_row_id
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_row_info
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/current_buffer_ready
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_write_en
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_write_address
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_write_data
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_read_address
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/nxtBuffer_ff
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/buffer_ready
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/lane_packer_req_int
add wave -noupdate -group Line_buffer -group internal /testbench/DUT/x_xgs_hispi_top/xline_buffer/req_enable
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_clr
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_ready
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_read
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_ptr
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_address
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_row_id
add wave -noupdate -group Line_buffer -expand -group {Read I/F} /testbench/DUT/x_xgs_hispi_top/xline_buffer/line_buffer_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {516873290 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 203
configure wave -valuecolwidth 149
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 1
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {1149313649 ps}
