{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699943671413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699943671414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 12:04:31 2023 " "Processing started: Tue Nov 14 12:04:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699943671414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1699943671414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parityChecker -c parityChecker --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off parityChecker -c parityChecker --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1699943671414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1699943671886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1699943671886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritychecker.v 1 1 " "Found 1 design units, including 1 entities, in source file paritychecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 parityChecker " "Found entity 1: parityChecker" {  } { { "parityChecker.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityChecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699943680542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699943680542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheckertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file paritycheckertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 parityCheckerTestbench " "Found entity 1: parityCheckerTestbench" {  } { { "parityCheckerTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699943680545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699943680545 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_in parityCheckerTestbench.v(12) " "Verilog HDL error at parityCheckerTestbench.v(12): object \"x_in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "parityCheckerTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1699943680546 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_in parityCheckerTestbench.v(18) " "Verilog HDL error at parityCheckerTestbench.v(18): object \"x_in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "parityCheckerTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1699943680546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699943680576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 12:04:40 2023 " "Processing ended: Tue Nov 14 12:04:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699943680576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699943680576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699943680576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1699943680576 ""}
