// Seed: 3471039432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wand id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wor id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9 = 1, id_10, id_11;
  assign id_8 = -1;
  generate
    assign id_4 = -1;
    for (id_12 = 1 & 1; -1'h0; id_12 = id_11) begin : LABEL_0
      assign id_12 = id_3 && 1;
    end
  endgenerate
  wire [-1 : -1] id_13;
  logic id_14;
  assign id_1 = id_14;
  wire id_15;
  ;
  wire id_16;
  parameter id_17 = "";
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    input wor id_0,
    input tri id_1,
    input supply1 _id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8
);
  static
  struct packed {
    logic [id_2 : 1 'h0] id_10;
    logic [id_2 : 1] id_11;
  }
  id_12 = -1;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11
  );
endmodule
