INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:02:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk rise@6.600ns - clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 2.074ns (34.275%)  route 3.977ns (65.725%))
  Logic Levels:           19  (CARRY4=8 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.083 - 6.600 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1571, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y196        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y196        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.353     1.115    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X12Y197        LUT4 (Prop_lut4_I0_O)        0.043     1.158 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.158    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X12Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.404 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.404    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X12Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.504 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.504    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.606 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.319     1.925    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X13Y200        LUT3 (Prop_lut3_I0_O)        0.119     2.044 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.563     2.608    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X18Y204        LUT6 (Prop_lut6_I0_O)        0.043     2.651 r  lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3/O
                         net (fo=2, routed)           0.325     2.976    lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3_n_0
    SLICE_X14Y203        LUT5 (Prop_lut5_I4_O)        0.043     3.019 r  lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_4/O
                         net (fo=8, routed)           0.396     3.415    lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_4_n_0
    SLICE_X17Y202        LUT4 (Prop_lut4_I2_O)        0.043     3.458 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8/O
                         net (fo=1, routed)           0.427     3.885    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8_n_0
    SLICE_X18Y203        LUT6 (Prop_lut6_I1_O)        0.043     3.928 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.099     4.027    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X18Y203        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.235     4.305    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X16Y203        LUT3 (Prop_lut3_I0_O)        0.043     4.348 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.348    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X16Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.521 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.521    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.643 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.180     4.823    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y203        LUT6 (Prop_lut6_I5_O)        0.127     4.950 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.119    addf0/operator/p_1_in[0]
    SLICE_X17Y204        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.381 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y205        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     5.488 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.504     5.992    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[2]
    SLICE_X15Y206        LUT5 (Prop_lut5_I1_O)        0.118     6.110 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.096     6.206    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y206        LUT3 (Prop_lut3_I1_O)        0.043     6.249 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.310     6.559    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y207        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.600     6.600 r  
                                                      0.000     6.600 r  clk (IN)
                         net (fo=1571, unset)         0.483     7.083    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y207        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.083    
                         clock uncertainty           -0.035     7.047    
    SLICE_X17Y207        FDRE (Setup_fdre_C_R)       -0.295     6.752    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.193    




