vendor_name = ModelSim
source_file = 1, C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/fulladder.vhd
source_file = 1, C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd
source_file = 1, C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/db/flipflopd.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = flipflopd
instance = comp, \Q~I\, Q, flipflopd, 1
instance = comp, \D~I\, D, flipflopd, 1
instance = comp, \CLK~I\, CLK, flipflopd, 1
