{
  "Top": "blockmatmul",
  "RtlTop": "blockmatmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "blockmatmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Arows": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<blockvec, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "Arows",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Bcols": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<blockvec, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "Bcols",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ABpartial": {
      "index": "2",
      "direction": "out",
      "srcType": "&",
      "srcSize": "8192",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ABpartial_address0",
          "name": "ABpartial_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ABpartial_ce0",
          "name": "ABpartial_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ABpartial_we0",
          "name": "ABpartial_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ABpartial_d0",
          "name": "ABpartial_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "it": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "it",
          "name": "it",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top blockmatmul -name blockmatmul"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "blockmatmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "18186 ~ 18707",
    "Latency": "18185"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "blockmatmul",
    "Version": "1.0",
    "DisplayName": "Blockmatmul",
    "Revision": "2112983810",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_blockmatmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/BlockMatrix_design.cpp"],
    "Vhdl": [
      "impl\/vhdl\/blockmatmul_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/blockmatmul_AB_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_1.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_loadA.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_ps_i.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2.vhd",
      "impl\/vhdl\/blockmatmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/blockmatmul_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/blockmatmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/blockmatmul_A_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/blockmatmul_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/blockmatmul_AB_RAM_AUTO_1R1W.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_1.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_loadA.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_ps_i.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2.v",
      "impl\/verilog\/blockmatmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/blockmatmul_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/blockmatmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/blockmatmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Arows": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "Arows_",
      "portMap": {
        "Arows_dout": "RD_DATA",
        "Arows_empty_n": "EMPTY_N",
        "Arows_read": "RD_EN"
      },
      "ports": [
        "Arows_dout",
        "Arows_empty_n",
        "Arows_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "Arows"
        }]
    },
    "Bcols": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "Bcols_",
      "portMap": {
        "Bcols_dout": "RD_DATA",
        "Bcols_empty_n": "EMPTY_N",
        "Bcols_read": "RD_EN"
      },
      "ports": [
        "Bcols_dout",
        "Bcols_empty_n",
        "Bcols_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "Bcols"
        }]
    },
    "ABpartial_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"ABpartial_address0": "DATA"},
      "ports": ["ABpartial_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ABpartial"
        }]
    },
    "ABpartial_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ABpartial_d0": "DATA"},
      "ports": ["ABpartial_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ABpartial"
        }]
    },
    "it": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"it": "DATA"},
      "ports": ["it"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "it"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Arows_dout": {
      "dir": "in",
      "width": "512"
    },
    "Arows_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_dout": {
      "dir": "in",
      "width": "512"
    },
    "Bcols_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_read": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_address0": {
      "dir": "out",
      "width": "8"
    },
    "ABpartial_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_we0": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_d0": {
      "dir": "out",
      "width": "32"
    },
    "it": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "blockmatmul",
      "Instances": [
        {
          "ModuleName": "blockmatmul_Pipeline_1",
          "InstanceName": "grp_blockmatmul_Pipeline_1_fu_146"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_loadA",
          "InstanceName": "grp_blockmatmul_Pipeline_loadA_fu_152"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2",
          "InstanceName": "grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_ps_i",
          "InstanceName": "grp_blockmatmul_Pipeline_ps_i_fu_167"
        }
      ]
    },
    "Info": {
      "blockmatmul_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_loadA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_ps_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "blockmatmul_Pipeline_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.915"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_loadA": {
        "Latency": {
          "LatencyBest": "520",
          "LatencyAvg": "520",
          "LatencyWorst": "520",
          "PipelineII": "520",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "loadA",
            "TripCount": "64",
            "Latency": "518",
            "PipelineII": "8",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "511",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "382",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_ps_i": {
        "Latency": {
          "LatencyBest": "273",
          "LatencyAvg": "273",
          "LatencyWorst": "273",
          "PipelineII": "273",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "ps_i",
            "TripCount": "16",
            "Latency": "271",
            "PipelineII": "16",
            "PipelineDepth": "32"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "3921",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "1962",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "writeoutput_VITIS_LOOP_34_2",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul": {
        "Latency": {
          "LatencyBest": "18185",
          "LatencyAvg": "18446",
          "LatencyWorst": "18706",
          "PipelineIIMin": "18186",
          "PipelineIIMax": "18707",
          "PipelineII": "18186 ~ 18707",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "partialsum",
            "TripCount": "64",
            "Latency": "17664",
            "PipelineII": "",
            "PipelineDepth": "276"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "5020",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "2805",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-12 06:50:52 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
