{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520805584679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805584694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:59:44 2018 " "Processing started: Sun Mar 11 18:59:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805584694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520805584694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA8bits -c ULA8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520805584694 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520805585036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA8bits-hardware " "Found design unit 1: ULA8bits-hardware" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA8bits " "Found entity 1: ULA8bits" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file arithmeticunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnitPkg " "Found design unit 1: ArithmeticUnitPkg" {  } { { "ArithmeticUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ArithmeticUnitPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ArithmeticUnitPkg-body " "Found design unit 2: ArithmeticUnitPkg-body" {  } { { "ArithmeticUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ArithmeticUnitPkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file logicunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnitPkg " "Found design unit 1: LogicUnitPkg" {  } { { "LogicUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/LogicUnitPkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LogicUnitPkg-body " "Found design unit 2: LogicUnitPkg-body" {  } { { "LogicUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/LogicUnitPkg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iotunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file iotunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IoTUnitPkg " "Found design unit 1: IoTUnitPkg" {  } { { "IoTUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/IoTUnitPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 IoTUnitPkg-body " "Found design unit 2: IoTUnitPkg-body" {  } { { "IoTUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/IoTUnitPkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805585489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA8bits " "Elaborating entity \"ULA8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520805585536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(45) " "VHDL Process Statement warning at ULA8bits.vhd(45): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(46) " "VHDL Process Statement warning at ULA8bits.vhd(46): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(47) " "VHDL Process Statement warning at ULA8bits.vhd(47): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O ULA8bits.vhd(24) " "VHDL Process Statement warning at ULA8bits.vhd(24): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LedOut ULA8bits.vhd(24) " "VHDL Process Statement warning at ULA8bits.vhd(24): inferring latch(es) for signal or variable \"LedOut\", which holds its previous value in one or more paths through the process" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedOut\[0\] ULA8bits.vhd(24) " "Inferred latch for \"LedOut\[0\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedOut\[1\] ULA8bits.vhd(24) " "Inferred latch for \"LedOut\[1\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] ULA8bits.vhd(24) " "Inferred latch for \"O\[0\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] ULA8bits.vhd(24) " "Inferred latch for \"O\[1\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] ULA8bits.vhd(24) " "Inferred latch for \"O\[2\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] ULA8bits.vhd(24) " "Inferred latch for \"O\[3\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] ULA8bits.vhd(24) " "Inferred latch for \"O\[4\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[5\] ULA8bits.vhd(24) " "Inferred latch for \"O\[5\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[6\] ULA8bits.vhd(24) " "Inferred latch for \"O\[6\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[7\] ULA8bits.vhd(24) " "Inferred latch for \"O\[7\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[8\] ULA8bits.vhd(24) " "Inferred latch for \"O\[8\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[9\] ULA8bits.vhd(24) " "Inferred latch for \"O\[9\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[10\] ULA8bits.vhd(24) " "Inferred latch for \"O\[10\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[11\] ULA8bits.vhd(24) " "Inferred latch for \"O\[11\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[12\] ULA8bits.vhd(24) " "Inferred latch for \"O\[12\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[13\] ULA8bits.vhd(24) " "Inferred latch for \"O\[13\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[14\] ULA8bits.vhd(24) " "Inferred latch for \"O\[14\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[15\] ULA8bits.vhd(24) " "Inferred latch for \"O\[15\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805585536 "|ULA8bits"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805585755 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1520805585755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805585802 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1520805585802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805585864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805585864 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LedOut\[1\]\$latch LedOut\[0\]\$latch " "Duplicate LATCH primitive \"LedOut\[1\]\$latch\" merged with LATCH primitive \"LedOut\[0\]\$latch\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805586146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "O\[1\]_205 O\[0\]_190 " "Duplicate LATCH primitive \"O\[1\]_205\" merged with LATCH primitive \"O\[0\]_190\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LedOut\[0\]\$latch " "Latch LedOut\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[1\] " "Ports D and ENA on the latch are fed by the same signal Selector\[1\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[0\]\$latch " "Latch O\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[3\] " "Ports D and ENA on the latch are fed by the same signal Selector\[3\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[0\]_190 " "Latch O\[0\]_190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[1\]\$latch " "Latch O\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[2\]\$latch " "Latch O\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[3\]\$latch " "Latch O\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[4\]\$latch " "Latch O\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[5\]\$latch " "Latch O\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[6\]\$latch " "Latch O\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[7\]\$latch " "Latch O\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[3\] " "Ports D and ENA on the latch are fed by the same signal Selector\[3\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[8\]\$latch " "Latch O\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[1\] " "Ports D and ENA on the latch are fed by the same signal Selector\[1\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[9\]\$latch " "Latch O\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[10\]\$latch " "Latch O\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[11\]\$latch " "Latch O\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[12\]\$latch " "Latch O\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[13\]\$latch " "Latch O\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[14\]\$latch " "Latch O\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[15\]\$latch " "Latch O\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805586146 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805586146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520805587146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[1\] " "No output dependent on input pin \"RFID\[1\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[2\] " "No output dependent on input pin \"RFID\[2\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[3\] " "No output dependent on input pin \"RFID\[3\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[4\] " "No output dependent on input pin \"RFID\[4\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[5\] " "No output dependent on input pin \"RFID\[5\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[6\] " "No output dependent on input pin \"RFID\[6\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805587286 "|ULA8bits|RFID[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1520805587286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520805587286 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520805587286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520805587286 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1520805587286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520805587286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805587333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 18:59:47 2018 " "Processing ended: Sun Mar 11 18:59:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805587333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805587333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805587333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520805587333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520805588458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805588458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:59:48 2018 " "Processing started: Sun Mar 11 18:59:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805588458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520805588458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520805588458 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520805588521 ""}
{ "Info" "0" "" "Project  = ULA8bits" {  } {  } 0 0 "Project  = ULA8bits" 0 0 "Fitter" 0 0 1520805588537 ""}
{ "Info" "0" "" "Revision = ULA8bits" {  } {  } 0 0 "Revision = ULA8bits" 0 0 "Fitter" 0 0 1520805588537 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1520805588599 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA8bits EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ULA8bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520805588615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520805588630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520805588630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520805588693 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1520805588708 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520805589224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520805589224 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520805589224 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520805589224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520805589224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520805589224 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520805589224 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[0\] " "Pin O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[1\] " "Pin O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[2\] " "Pin O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[2] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[3\] " "Pin O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[3] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[4\] " "Pin O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[4] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[5\] " "Pin O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[5] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[6\] " "Pin O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[6] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[7\] " "Pin O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[7] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[8\] " "Pin O\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[8] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[9\] " "Pin O\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[9] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[10\] " "Pin O\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[10] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[11\] " "Pin O\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[11] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[12\] " "Pin O\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[12] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[13\] " "Pin O\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[13] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[14\] " "Pin O\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[14] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[15\] " "Pin O\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[15] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[1\] " "Pin RFID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[2\] " "Pin RFID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[2] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[3\] " "Pin RFID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[3] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[4\] " "Pin RFID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[4] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[5\] " "Pin RFID\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[5] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[6\] " "Pin RFID\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[6] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LedOut\[0\] " "Pin LedOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LedOut[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LedOut\[1\] " "Pin LedOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LedOut[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Selector\[1\] " "Pin Selector\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Selector[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[0\] " "Pin RFID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFID\[7\] " "Pin RFID\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RFID[7] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Selector\[4\] " "Pin Selector\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Selector[4] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Selector\[2\] " "Pin Selector\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Selector[2] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Selector\[3\] " "Pin Selector\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Selector[3] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Selector\[0\] " "Pin Selector\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Selector[0] } } } { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520805589318 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1520805589318 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1520805589427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA8bits.sdc " "Synopsys Design Constraints File file not found: 'ULA8bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520805589427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520805589427 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1520805589427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux0~1  " "Automatically promoted node Mux0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520805589443 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520805589443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520805589505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1520805589505 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520805589505 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 29 18 0 " "Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 29 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1520805589505 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1520805589505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1520805589505 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520805589505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1520805589505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1520805589505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520805589537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520805591162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520805591271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520805591271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520805592193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520805592193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520805592240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1520805593803 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520805593803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520805594178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1520805594178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520805594178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1520805594178 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520805594193 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[0\] 0 " "Pin \"O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[1\] 0 " "Pin \"O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[2\] 0 " "Pin \"O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[3\] 0 " "Pin \"O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[4\] 0 " "Pin \"O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[5\] 0 " "Pin \"O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[6\] 0 " "Pin \"O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[7\] 0 " "Pin \"O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[8\] 0 " "Pin \"O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[9\] 0 " "Pin \"O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[10\] 0 " "Pin \"O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[11\] 0 " "Pin \"O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[12\] 0 " "Pin \"O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[13\] 0 " "Pin \"O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[14\] 0 " "Pin \"O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[15\] 0 " "Pin \"O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LedOut\[0\] 0 " "Pin \"LedOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LedOut\[1\] 0 " "Pin \"LedOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520805594193 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1520805594193 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520805594303 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520805594318 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520805594443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520805594725 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1520805594819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/output_files/ULA8bits.fit.smsg " "Generated suppressed messages file C:/Users/Nanas/Documents/github/CircuitosLab/myULA/output_files/ULA8bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520805594928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805595194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 18:59:55 2018 " "Processing ended: Sun Mar 11 18:59:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805595194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805595194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805595194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520805595194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1520805596220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805596220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:59:56 2018 " "Processing started: Sun Mar 11 18:59:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805596220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1520805596220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1520805596220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1520805597455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1520805597517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805598533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 18:59:58 2018 " "Processing ended: Sun Mar 11 18:59:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805598533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805598533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805598533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1520805598533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1520805599205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1520805599670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805599670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:59:59 2018 " "Processing started: Sun Mar 11 18:59:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805599670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520805599670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ULA8bits -c ULA8bits " "Command: quartus_sta ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520805599670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1520805599748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520805599904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520805599936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520805599936 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1520805600014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA8bits.sdc " "Synopsys Design Constraints File file not found: 'ULA8bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1520805600030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1520805600030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Selector\[0\] Selector\[0\] " "create_clock -period 1.000 -name Selector\[0\] Selector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600030 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Selector\[1\] Selector\[1\] " "create_clock -period 1.000 -name Selector\[1\] Selector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600030 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600030 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1520805600030 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1520805600045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520805600061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.288 " "Worst-case setup slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288        -0.288 Selector\[1\]  " "   -0.288        -0.288 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048         0.000 Selector\[0\]  " "    0.048         0.000 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.175 " "Worst-case hold slack is -1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175       -15.531 Selector\[1\]  " "   -1.175       -15.531 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043       -13.268 Selector\[0\]  " "   -1.043       -13.268 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520805600076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520805600155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Selector\[0\]  " "   -1.222        -1.222 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Selector\[1\]  " "   -1.222        -1.222 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600170 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1520805600248 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1520805600248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.172 " "Worst-case setup slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 Selector\[1\]  " "    0.172         0.000 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657         0.000 Selector\[0\]  " "    0.657         0.000 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520805600264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.880 " "Worst-case hold slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880       -11.766 Selector\[1\]  " "   -0.880       -11.766 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836       -11.003 Selector\[0\]  " "   -0.836       -11.003 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520805600280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520805600295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Selector\[0\]  " "   -1.222        -1.222 Selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Selector\[1\]  " "   -1.222        -1.222 Selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520805600311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520805600311 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1520805600592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520805600623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520805600623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805600764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 19:00:00 2018 " "Processing ended: Sun Mar 11 19:00:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805600764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805600764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805600764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520805600764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520805601795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805601795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 19:00:01 2018 " "Processing started: Sun Mar 11 19:00:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805601795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520805601795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520805601795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA8bits.vo C:/Users/Nanas/Documents/github/CircuitosLab/myULA/simulation/modelsim/ simulation " "Generated file ULA8bits.vo in folder \"C:/Users/Nanas/Documents/github/CircuitosLab/myULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520805602108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805602170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 19:00:02 2018 " "Processing ended: Sun Mar 11 19:00:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805602170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805602170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805602170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520805602170 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520805602842 ""}
