
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006084  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010038  2**0
                  CONTENTS, READONLY
  4 .relocate     00000010  20000000  0000a084  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000010d0  20000010  0000a094  00010010  2**2
                  ALLOC
  6 .stack        00002000  200010e0  0000b164  00010010  2**0
                  ALLOC
  7 .debug_info   00039ba0  00000000  00000000  00010091  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000058f9  00000000  00000000  00049c31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a904  00000000  00000000  0004f52a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000940  00000000  00000000  00059e2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d70  00000000  00000000  0005a76e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000263ac  00000000  00000000  0005b4de  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b03b  00000000  00000000  0008188a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a4a0e  00000000  00000000  0009c8c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001728  00000000  00000000  001412d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	200030e0 	.word	0x200030e0
    4004:	00009539 	.word	0x00009539
    4008:	00009535 	.word	0x00009535
    400c:	00009535 	.word	0x00009535
	...
    402c:	00009535 	.word	0x00009535
	...
    4038:	00009535 	.word	0x00009535
    403c:	00009535 	.word	0x00009535
    4040:	00009535 	.word	0x00009535
    4044:	0000411d 	.word	0x0000411d
    4048:	00009535 	.word	0x00009535
    404c:	00008019 	.word	0x00008019
    4050:	00009535 	.word	0x00009535
    4054:	00009535 	.word	0x00009535
    4058:	00009535 	.word	0x00009535
    405c:	00009535 	.word	0x00009535
    4060:	00009535 	.word	0x00009535
    4064:	0000874d 	.word	0x0000874d
    4068:	0000875d 	.word	0x0000875d
    406c:	0000876d 	.word	0x0000876d
    4070:	0000877d 	.word	0x0000877d
    4074:	0000878d 	.word	0x0000878d
    4078:	0000879d 	.word	0x0000879d
    407c:	00004e05 	.word	0x00004e05
    4080:	00009535 	.word	0x00009535
    4084:	00009535 	.word	0x00009535
    4088:	00009535 	.word	0x00009535
    408c:	00009535 	.word	0x00009535
    4090:	00009535 	.word	0x00009535
    4094:	00009535 	.word	0x00009535
    4098:	00009535 	.word	0x00009535
    409c:	00009535 	.word	0x00009535
    40a0:	00009535 	.word	0x00009535
    40a4:	00009535 	.word	0x00009535
    40a8:	00009535 	.word	0x00009535
    40ac:	00009535 	.word	0x00009535
    40b0:	00009535 	.word	0x00009535
    40b4:	00009535 	.word	0x00009535
    40b8:	00009535 	.word	0x00009535

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	20000010 	.word	0x20000010
    40dc:	00000000 	.word	0x00000000
    40e0:	0000a084 	.word	0x0000a084

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000014 	.word	0x20000014
    4110:	0000a084 	.word	0x0000a084
    4114:	0000a084 	.word	0x0000a084
    4118:	00000000 	.word	0x00000000

0000411c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    411c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    411e:	2201      	movs	r2, #1
    4120:	4b03      	ldr	r3, [pc, #12]	; (4130 <WDT_Handler+0x14>)
    4122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    4124:	4b03      	ldr	r3, [pc, #12]	; (4134 <WDT_Handler+0x18>)
    4126:	681b      	ldr	r3, [r3, #0]
    4128:	2b00      	cmp	r3, #0
    412a:	d000      	beq.n	412e <WDT_Handler+0x12>
		wdt_early_warning_callback();
    412c:	4798      	blx	r3
	}
}
    412e:	bd10      	pop	{r4, pc}
    4130:	40002000 	.word	0x40002000
    4134:	20000d20 	.word	0x20000d20

00004138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4138:	b510      	push	{r4, lr}
    413a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    413c:	a90b      	add	r1, sp, #44	; 0x2c
    413e:	2301      	movs	r3, #1
    4140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4142:	2400      	movs	r4, #0
    4144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4148:	2026      	movs	r0, #38	; 0x26
    414a:	4b13      	ldr	r3, [pc, #76]	; (4198 <Configure_Adc+0x60>)
    414c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    414e:	2240      	movs	r2, #64	; 0x40
    4150:	4b12      	ldr	r3, [pc, #72]	; (419c <Configure_Adc+0x64>)
    4152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4154:	4668      	mov	r0, sp
    4156:	4b12      	ldr	r3, [pc, #72]	; (41a0 <Configure_Adc+0x68>)
    4158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    415a:	2303      	movs	r3, #3
    415c:	466a      	mov	r2, sp
    415e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4162:	2307      	movs	r3, #7
    4164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4166:	4c0f      	ldr	r4, [pc, #60]	; (41a4 <Configure_Adc+0x6c>)
    4168:	490f      	ldr	r1, [pc, #60]	; (41a8 <Configure_Adc+0x70>)
    416a:	0020      	movs	r0, r4
    416c:	4b0f      	ldr	r3, [pc, #60]	; (41ac <Configure_Adc+0x74>)
    416e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4172:	8c13      	ldrh	r3, [r2, #32]
    4174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4176:	2b00      	cmp	r3, #0
    4178:	d1fb      	bne.n	4172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    417a:	3307      	adds	r3, #7
    417c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    417e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4180:	7811      	ldrb	r1, [r2, #0]
    4182:	3b05      	subs	r3, #5
    4184:	430b      	orrs	r3, r1
    4186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4188:	4b06      	ldr	r3, [pc, #24]	; (41a4 <Configure_Adc+0x6c>)
    418a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    418c:	8c13      	ldrh	r3, [r2, #32]
    418e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4190:	2b00      	cmp	r3, #0
    4192:	d1fb      	bne.n	418c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4194:	b00c      	add	sp, #48	; 0x30
    4196:	bd10      	pop	{r4, pc}
    4198:	000084ed 	.word	0x000084ed
    419c:	41000080 	.word	0x41000080
    41a0:	00007671 	.word	0x00007671
    41a4:	20000d24 	.word	0x20000d24
    41a8:	42004400 	.word	0x42004400
    41ac:	000076b5 	.word	0x000076b5

000041b0 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41b0:	4b09      	ldr	r3, [pc, #36]	; (41d8 <vAPI_IndexNtcTemp+0x28>)
    41b2:	4298      	cmp	r0, r3
    41b4:	d80b      	bhi.n	41ce <vAPI_IndexNtcTemp+0x1e>
    41b6:	4a09      	ldr	r2, [pc, #36]	; (41dc <vAPI_IndexNtcTemp+0x2c>)
    41b8:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    41ba:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41bc:	8811      	ldrh	r1, [r2, #0]
    41be:	4281      	cmp	r1, r0
    41c0:	d906      	bls.n	41d0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    41c2:	3301      	adds	r3, #1
    41c4:	b2db      	uxtb	r3, r3
    41c6:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    41c8:	2b8d      	cmp	r3, #141	; 0x8d
    41ca:	d1f7      	bne.n	41bc <vAPI_IndexNtcTemp+0xc>
    41cc:	e000      	b.n	41d0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    41ce:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    41d0:	4a03      	ldr	r2, [pc, #12]	; (41e0 <vAPI_IndexNtcTemp+0x30>)
    41d2:	56d0      	ldrsb	r0, [r2, r3]
}
    41d4:	4770      	bx	lr
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	00003b98 	.word	0x00003b98
    41dc:	00009a34 	.word	0x00009a34
    41e0:	00009b50 	.word	0x00009b50

000041e4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    41e4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    41e6:	4c25      	ldr	r4, [pc, #148]	; (427c <vAPI_ADC_Read_Data_bal_1+0x98>)
    41e8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41ea:	5ce0      	ldrb	r0, [r4, r3]
    41ec:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    41ee:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41f0:	5ce3      	ldrb	r3, [r4, r3]
    41f2:	1818      	adds	r0, r3, r0
    41f4:	b280      	uxth	r0, r0
    41f6:	4d22      	ldr	r5, [pc, #136]	; (4280 <vAPI_ADC_Read_Data_bal_1+0x9c>)
    41f8:	47a8      	blx	r5
    41fa:	4b22      	ldr	r3, [pc, #136]	; (4284 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    41fc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    41fe:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4200:	5ce0      	ldrb	r0, [r4, r3]
    4202:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    4204:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4206:	5ce3      	ldrb	r3, [r4, r3]
    4208:	1818      	adds	r0, r3, r0
    420a:	b280      	uxth	r0, r0
    420c:	47a8      	blx	r5
    420e:	4b1e      	ldr	r3, [pc, #120]	; (4288 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    4210:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4212:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4214:	5ce0      	ldrb	r0, [r4, r3]
    4216:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4218:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    421a:	5ce3      	ldrb	r3, [r4, r3]
    421c:	1818      	adds	r0, r3, r0
    421e:	b280      	uxth	r0, r0
    4220:	47a8      	blx	r5
    4222:	4b1a      	ldr	r3, [pc, #104]	; (428c <vAPI_ADC_Read_Data_bal_1+0xa8>)
    4224:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4226:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4228:	5ce0      	ldrb	r0, [r4, r3]
    422a:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    422c:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    422e:	5ce3      	ldrb	r3, [r4, r3]
    4230:	1818      	adds	r0, r3, r0
    4232:	b280      	uxth	r0, r0
    4234:	47a8      	blx	r5
    4236:	4b16      	ldr	r3, [pc, #88]	; (4290 <vAPI_ADC_Read_Data_bal_1+0xac>)
    4238:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    423a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    423c:	5ce0      	ldrb	r0, [r4, r3]
    423e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4240:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4242:	5ce3      	ldrb	r3, [r4, r3]
    4244:	1818      	adds	r0, r3, r0
    4246:	b280      	uxth	r0, r0
    4248:	47a8      	blx	r5
    424a:	4b12      	ldr	r3, [pc, #72]	; (4294 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    424c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    424e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4250:	5ce3      	ldrb	r3, [r4, r3]
    4252:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4254:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4256:	5ca2      	ldrb	r2, [r4, r2]
    4258:	18d3      	adds	r3, r2, r3
    425a:	4a0f      	ldr	r2, [pc, #60]	; (4298 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    425c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    425e:	2386      	movs	r3, #134	; 0x86
    4260:	5ce3      	ldrb	r3, [r4, r3]
    4262:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4264:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4266:	5ca2      	ldrb	r2, [r4, r2]
    4268:	18d3      	adds	r3, r2, r3
    426a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    426c:	4a0b      	ldr	r2, [pc, #44]	; (429c <vAPI_ADC_Read_Data_bal_1+0xb8>)
    426e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4270:	4a0b      	ldr	r2, [pc, #44]	; (42a0 <vAPI_ADC_Read_Data_bal_1+0xbc>)
    4272:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4274:	4a0b      	ldr	r2, [pc, #44]	; (42a4 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4276:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4278:	bd70      	pop	{r4, r5, r6, pc}
    427a:	46c0      	nop			; (mov r8, r8)
    427c:	20000e0c 	.word	0x20000e0c
    4280:	000041b1 	.word	0x000041b1
    4284:	20000e0a 	.word	0x20000e0a
    4288:	20000ec9 	.word	0x20000ec9
    428c:	20000efa 	.word	0x20000efa
    4290:	20000ec2 	.word	0x20000ec2
    4294:	20000ec0 	.word	0x20000ec0
    4298:	20000f26 	.word	0x20000f26
    429c:	20000ef8 	.word	0x20000ef8
    42a0:	20000032 	.word	0x20000032
    42a4:	2000002e 	.word	0x2000002e

000042a8 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    42a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    42aa:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    42ac:	4b4d      	ldr	r3, [pc, #308]	; (43e4 <vAPI_CalcCell+0x13c>)
    42ae:	781b      	ldrb	r3, [r3, #0]
    42b0:	2b00      	cmp	r3, #0
    42b2:	d116      	bne.n	42e2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    42b4:	2201      	movs	r2, #1
    42b6:	4b4b      	ldr	r3, [pc, #300]	; (43e4 <vAPI_CalcCell+0x13c>)
    42b8:	701a      	strb	r2, [r3, #0]
    42ba:	4a4b      	ldr	r2, [pc, #300]	; (43e8 <vAPI_CalcCell+0x140>)
    42bc:	494b      	ldr	r1, [pc, #300]	; (43ec <vAPI_CalcCell+0x144>)
    42be:	0008      	movs	r0, r1
    42c0:	3040      	adds	r0, #64	; 0x40
    42c2:	0015      	movs	r5, r2
    42c4:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    42c6:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    42c8:	8813      	ldrh	r3, [r2, #0]
    42ca:	089b      	lsrs	r3, r3, #2
    42cc:	800b      	strh	r3, [r1, #0]
    42ce:	840b      	strh	r3, [r1, #32]
    42d0:	8003      	strh	r3, [r0, #0]
    42d2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    42d4:	8014      	strh	r4, [r2, #0]
    42d6:	3202      	adds	r2, #2
    42d8:	3102      	adds	r1, #2
    42da:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    42dc:	42aa      	cmp	r2, r5
    42de:	d1f3      	bne.n	42c8 <vAPI_CalcCell+0x20>
    42e0:	e00f      	b.n	4302 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42e2:	4b43      	ldr	r3, [pc, #268]	; (43f0 <vAPI_CalcCell+0x148>)
    42e4:	7818      	ldrb	r0, [r3, #0]
    42e6:	0140      	lsls	r0, r0, #5
    42e8:	4b40      	ldr	r3, [pc, #256]	; (43ec <vAPI_CalcCell+0x144>)
    42ea:	18c0      	adds	r0, r0, r3
    42ec:	2300      	movs	r3, #0
    42ee:	4d3e      	ldr	r5, [pc, #248]	; (43e8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    42f0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42f2:	1959      	adds	r1, r3, r5
    42f4:	880a      	ldrh	r2, [r1, #0]
    42f6:	0892      	lsrs	r2, r2, #2
    42f8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    42fa:	800c      	strh	r4, [r1, #0]
    42fc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    42fe:	2b20      	cmp	r3, #32
    4300:	d1f7      	bne.n	42f2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    4302:	4b3b      	ldr	r3, [pc, #236]	; (43f0 <vAPI_CalcCell+0x148>)
    4304:	781b      	ldrb	r3, [r3, #0]
    4306:	3301      	adds	r3, #1
    4308:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    430a:	2b03      	cmp	r3, #3
    430c:	d802      	bhi.n	4314 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    430e:	4a38      	ldr	r2, [pc, #224]	; (43f0 <vAPI_CalcCell+0x148>)
    4310:	7013      	strb	r3, [r2, #0]
    4312:	e002      	b.n	431a <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    4314:	2200      	movs	r2, #0
    4316:	4b36      	ldr	r3, [pc, #216]	; (43f0 <vAPI_CalcCell+0x148>)
    4318:	701a      	strb	r2, [r3, #0]
    431a:	4834      	ldr	r0, [pc, #208]	; (43ec <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    431c:	2100      	movs	r1, #0
    431e:	0007      	movs	r7, r0
    4320:	4e31      	ldr	r6, [pc, #196]	; (43e8 <vAPI_CalcCell+0x140>)
    4322:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    4324:	8c04      	ldrh	r4, [r0, #32]
    4326:	8803      	ldrh	r3, [r0, #0]
    4328:	18e3      	adds	r3, r4, r3
    432a:	198d      	adds	r5, r1, r6
    432c:	882c      	ldrh	r4, [r5, #0]
    432e:	191b      	adds	r3, r3, r4
    4330:	0014      	movs	r4, r2
    4332:	3440      	adds	r4, #64	; 0x40
    4334:	8824      	ldrh	r4, [r4, #0]
    4336:	191b      	adds	r3, r3, r4
    4338:	3260      	adds	r2, #96	; 0x60
    433a:	8812      	ldrh	r2, [r2, #0]
    433c:	189b      	adds	r3, r3, r2
    433e:	b29b      	uxth	r3, r3
    4340:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    4342:	466a      	mov	r2, sp
    4344:	528b      	strh	r3, [r1, r2]
    4346:	3102      	adds	r1, #2
    4348:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    434a:	2920      	cmp	r1, #32
    434c:	d1e9      	bne.n	4322 <vAPI_CalcCell+0x7a>
    434e:	270f      	movs	r7, #15
    4350:	e014      	b.n	437c <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    4352:	0051      	lsls	r1, r2, #1
    4354:	4668      	mov	r0, sp
    4356:	5a08      	ldrh	r0, [r1, r0]
    4358:	1c51      	adds	r1, r2, #1
    435a:	004d      	lsls	r5, r1, #1
    435c:	466c      	mov	r4, sp
    435e:	5b2d      	ldrh	r5, [r5, r4]
    4360:	42a8      	cmp	r0, r5
    4362:	d903      	bls.n	436c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4364:	0052      	lsls	r2, r2, #1
    4366:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4368:	0049      	lsls	r1, r1, #1
    436a:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
    436c:	3301      	adds	r3, #1
    436e:	b2db      	uxtb	r3, r3
    4370:	1e1a      	subs	r2, r3, #0
    4372:	42b2      	cmp	r2, r6
    4374:	dbed      	blt.n	4352 <vAPI_CalcCell+0xaa>
    4376:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    4378:	2f00      	cmp	r7, #0
    437a:	d005      	beq.n	4388 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    437c:	003e      	movs	r6, r7
    437e:	2200      	movs	r2, #0
    4380:	2300      	movs	r3, #0
    4382:	2f00      	cmp	r7, #0
    4384:	dce5      	bgt.n	4352 <vAPI_CalcCell+0xaa>
    4386:	e7f6      	b.n	4376 <vAPI_CalcCell+0xce>
    4388:	466b      	mov	r3, sp
    438a:	3306      	adds	r3, #6
    438c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    438e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
    4390:	881a      	ldrh	r2, [r3, #0]
    4392:	1880      	adds	r0, r0, r2
    4394:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    4396:	4299      	cmp	r1, r3
    4398:	d1fa      	bne.n	4390 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    439a:	210d      	movs	r1, #13
    439c:	4b15      	ldr	r3, [pc, #84]	; (43f4 <vAPI_CalcCell+0x14c>)
    439e:	4798      	blx	r3
    43a0:	4b15      	ldr	r3, [pc, #84]	; (43f8 <vAPI_CalcCell+0x150>)
    43a2:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    43a4:	466b      	mov	r3, sp
    43a6:	8bda      	ldrh	r2, [r3, #30]
    43a8:	4b14      	ldr	r3, [pc, #80]	; (43fc <vAPI_CalcCell+0x154>)
    43aa:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
    43ac:	466b      	mov	r3, sp
    43ae:	88da      	ldrh	r2, [r3, #6]
    43b0:	4b13      	ldr	r3, [pc, #76]	; (4400 <vAPI_CalcCell+0x158>)
    43b2:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
    43b4:	4b13      	ldr	r3, [pc, #76]	; (4404 <vAPI_CalcCell+0x15c>)
    43b6:	2200      	movs	r2, #0
    43b8:	5e9b      	ldrsh	r3, [r3, r2]
    43ba:	2b00      	cmp	r3, #0
    43bc:	da10      	bge.n	43e0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    43be:	4a12      	ldr	r2, [pc, #72]	; (4408 <vAPI_CalcCell+0x160>)
    43c0:	7812      	ldrb	r2, [r2, #0]
    43c2:	3201      	adds	r2, #1
    43c4:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    43c6:	2a03      	cmp	r2, #3
    43c8:	d802      	bhi.n	43d0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    43ca:	490f      	ldr	r1, [pc, #60]	; (4408 <vAPI_CalcCell+0x160>)
    43cc:	700a      	strb	r2, [r1, #0]
    43ce:	e002      	b.n	43d6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    43d0:	2100      	movs	r1, #0
    43d2:	4a0d      	ldr	r2, [pc, #52]	; (4408 <vAPI_CalcCell+0x160>)
    43d4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    43d6:	4a0c      	ldr	r2, [pc, #48]	; (4408 <vAPI_CalcCell+0x160>)
    43d8:	7812      	ldrb	r2, [r2, #0]
    43da:	0052      	lsls	r2, r2, #1
    43dc:	490b      	ldr	r1, [pc, #44]	; (440c <vAPI_CalcCell+0x164>)
    43de:	5253      	strh	r3, [r2, r1]
    }
}
    43e0:	b009      	add	sp, #36	; 0x24
    43e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43e4:	2000002c 	.word	0x2000002c
    43e8:	200010c0 	.word	0x200010c0
    43ec:	20000d2c 	.word	0x20000d2c
    43f0:	20000031 	.word	0x20000031
    43f4:	000096d9 	.word	0x000096d9
    43f8:	20000ec4 	.word	0x20000ec4
    43fc:	20000f00 	.word	0x20000f00
    4400:	20000ec6 	.word	0x20000ec6
    4404:	20000f26 	.word	0x20000f26
    4408:	20000030 	.word	0x20000030
    440c:	20000f74 	.word	0x20000f74

00004410 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    4410:	4b2f      	ldr	r3, [pc, #188]	; (44d0 <vAPI_CalcTempture+0xc0>)
    4412:	2200      	movs	r2, #0
    4414:	569a      	ldrsb	r2, [r3, r2]
    4416:	4b2f      	ldr	r3, [pc, #188]	; (44d4 <vAPI_CalcTempture+0xc4>)
    4418:	781b      	ldrb	r3, [r3, #0]
    441a:	b25b      	sxtb	r3, r3
    441c:	429a      	cmp	r2, r3
    441e:	dd02      	ble.n	4426 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    4420:	4b2d      	ldr	r3, [pc, #180]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4422:	801a      	strh	r2, [r3, #0]
    4424:	e001      	b.n	442a <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    4426:	4a2c      	ldr	r2, [pc, #176]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4428:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    442a:	4b2c      	ldr	r3, [pc, #176]	; (44dc <vAPI_CalcTempture+0xcc>)
    442c:	2200      	movs	r2, #0
    442e:	569a      	ldrsb	r2, [r3, r2]
    4430:	4b2b      	ldr	r3, [pc, #172]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4432:	781b      	ldrb	r3, [r3, #0]
    4434:	b25b      	sxtb	r3, r3
    4436:	429a      	cmp	r2, r3
    4438:	dd0a      	ble.n	4450 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    443a:	492a      	ldr	r1, [pc, #168]	; (44e4 <vAPI_CalcTempture+0xd4>)
    443c:	7809      	ldrb	r1, [r1, #0]
    443e:	b249      	sxtb	r1, r1
    4440:	428a      	cmp	r2, r1
    4442:	dd02      	ble.n	444a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    4444:	4928      	ldr	r1, [pc, #160]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4446:	800a      	strh	r2, [r1, #0]
    4448:	e00c      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    444a:	4827      	ldr	r0, [pc, #156]	; (44e8 <vAPI_CalcTempture+0xd8>)
    444c:	8001      	strh	r1, [r0, #0]
    444e:	e009      	b.n	4464 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    4450:	4924      	ldr	r1, [pc, #144]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4452:	7809      	ldrb	r1, [r1, #0]
    4454:	b249      	sxtb	r1, r1
    4456:	428b      	cmp	r3, r1
    4458:	dd02      	ble.n	4460 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    445a:	4923      	ldr	r1, [pc, #140]	; (44e8 <vAPI_CalcTempture+0xd8>)
    445c:	800b      	strh	r3, [r1, #0]
    445e:	e001      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    4460:	4821      	ldr	r0, [pc, #132]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4462:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
    4464:	321c      	adds	r2, #28
    4466:	da01      	bge.n	446c <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
    4468:	4a1c      	ldr	r2, [pc, #112]	; (44dc <vAPI_CalcTempture+0xcc>)
    446a:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
    446c:	331c      	adds	r3, #28
    446e:	da03      	bge.n	4478 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
    4470:	4b1c      	ldr	r3, [pc, #112]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4472:	781a      	ldrb	r2, [r3, #0]
    4474:	4b1a      	ldr	r3, [pc, #104]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4476:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
    4478:	4b1a      	ldr	r3, [pc, #104]	; (44e4 <vAPI_CalcTempture+0xd4>)
    447a:	781b      	ldrb	r3, [r3, #0]
    447c:	b25b      	sxtb	r3, r3
    447e:	001a      	movs	r2, r3
    4480:	321c      	adds	r2, #28
    4482:	da0a      	bge.n	449a <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
    4484:	4b16      	ldr	r3, [pc, #88]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4486:	781b      	ldrb	r3, [r3, #0]
    4488:	b25b      	sxtb	r3, r3
    448a:	4a16      	ldr	r2, [pc, #88]	; (44e4 <vAPI_CalcTempture+0xd4>)
    448c:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
    448e:	4a13      	ldr	r2, [pc, #76]	; (44dc <vAPI_CalcTempture+0xcc>)
    4490:	7812      	ldrb	r2, [r2, #0]
    4492:	b252      	sxtb	r2, r2
    4494:	4293      	cmp	r3, r2
    4496:	dc0d      	bgt.n	44b4 <vAPI_CalcTempture+0xa4>
    4498:	e017      	b.n	44ca <vAPI_CalcTempture+0xba>
    449a:	4a10      	ldr	r2, [pc, #64]	; (44dc <vAPI_CalcTempture+0xcc>)
    449c:	7812      	ldrb	r2, [r2, #0]
    449e:	b252      	sxtb	r2, r2
    44a0:	490f      	ldr	r1, [pc, #60]	; (44e0 <vAPI_CalcTempture+0xd0>)
    44a2:	7809      	ldrb	r1, [r1, #0]
    44a4:	b249      	sxtb	r1, r1
    44a6:	428a      	cmp	r2, r1
    44a8:	da0a      	bge.n	44c0 <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    44aa:	4b0e      	ldr	r3, [pc, #56]	; (44e4 <vAPI_CalcTempture+0xd4>)
    44ac:	781b      	ldrb	r3, [r3, #0]
    44ae:	b25b      	sxtb	r3, r3
    44b0:	429a      	cmp	r2, r3
    44b2:	da02      	bge.n	44ba <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    44b4:	4b0d      	ldr	r3, [pc, #52]	; (44ec <vAPI_CalcTempture+0xdc>)
    44b6:	801a      	strh	r2, [r3, #0]
    44b8:	e009      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ba:	4a0c      	ldr	r2, [pc, #48]	; (44ec <vAPI_CalcTempture+0xdc>)
    44bc:	8013      	strh	r3, [r2, #0]
    44be:	e006      	b.n	44ce <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    44c0:	428b      	cmp	r3, r1
    44c2:	dd02      	ble.n	44ca <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    44c4:	4b09      	ldr	r3, [pc, #36]	; (44ec <vAPI_CalcTempture+0xdc>)
    44c6:	8019      	strh	r1, [r3, #0]
    44c8:	e001      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ca:	4a08      	ldr	r2, [pc, #32]	; (44ec <vAPI_CalcTempture+0xdc>)
    44cc:	8013      	strh	r3, [r2, #0]
        }
    }
}
    44ce:	4770      	bx	lr
    44d0:	20000e0a 	.word	0x20000e0a
    44d4:	20000ec9 	.word	0x20000ec9
    44d8:	2000109c 	.word	0x2000109c
    44dc:	20000efa 	.word	0x20000efa
    44e0:	20000ec2 	.word	0x20000ec2
    44e4:	20000ec0 	.word	0x20000ec0
    44e8:	20001090 	.word	0x20001090
    44ec:	20000e08 	.word	0x20000e08

000044f0 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    44f0:	b510      	push	{r4, lr}
    44f2:	4a0a      	ldr	r2, [pc, #40]	; (451c <vAPI_ADC_Read_Data_bal_2+0x2c>)
    44f4:	490a      	ldr	r1, [pc, #40]	; (4520 <vAPI_ADC_Read_Data_bal_2+0x30>)
    44f6:	0014      	movs	r4, r2
    44f8:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    44fa:	7813      	ldrb	r3, [r2, #0]
    44fc:	021b      	lsls	r3, r3, #8
    44fe:	7850      	ldrb	r0, [r2, #1]
    4500:	18c3      	adds	r3, r0, r3
    4502:	800b      	strh	r3, [r1, #0]
    4504:	3202      	adds	r2, #2
    4506:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    4508:	42a2      	cmp	r2, r4
    450a:	d1f6      	bne.n	44fa <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    450c:	4b05      	ldr	r3, [pc, #20]	; (4524 <vAPI_ADC_Read_Data_bal_2+0x34>)
    450e:	4798      	blx	r3
    vAPI_CalcTempture();
    4510:	4b05      	ldr	r3, [pc, #20]	; (4528 <vAPI_ADC_Read_Data_bal_2+0x38>)
    4512:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4514:	4b05      	ldr	r3, [pc, #20]	; (452c <vAPI_ADC_Read_Data_bal_2+0x3c>)
    4516:	4798      	blx	r3
}
    4518:	bd10      	pop	{r4, pc}
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	20000e72 	.word	0x20000e72
    4520:	200010c0 	.word	0x200010c0
    4524:	000042a9 	.word	0x000042a9
    4528:	00004411 	.word	0x00004411
    452c:	00005a71 	.word	0x00005a71

00004530 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    4530:	b570      	push	{r4, r5, r6, lr}
    4532:	4a2e      	ldr	r2, [pc, #184]	; (45ec <vAPI_ADC_Read_Data+0xbc>)
    4534:	492e      	ldr	r1, [pc, #184]	; (45f0 <vAPI_ADC_Read_Data+0xc0>)
    4536:	0014      	movs	r4, r2
    4538:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    453a:	7813      	ldrb	r3, [r2, #0]
    453c:	021b      	lsls	r3, r3, #8
    453e:	7850      	ldrb	r0, [r2, #1]
    4540:	18c3      	adds	r3, r0, r3
    4542:	800b      	strh	r3, [r1, #0]
    4544:	3202      	adds	r2, #2
    4546:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    4548:	42a2      	cmp	r2, r4
    454a:	d1f6      	bne.n	453a <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    454c:	4c29      	ldr	r4, [pc, #164]	; (45f4 <vAPI_ADC_Read_Data+0xc4>)
    454e:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4550:	5ce0      	ldrb	r0, [r4, r3]
    4552:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    4554:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4556:	5ce3      	ldrb	r3, [r4, r3]
    4558:	1818      	adds	r0, r3, r0
    455a:	b280      	uxth	r0, r0
    455c:	4d26      	ldr	r5, [pc, #152]	; (45f8 <vAPI_ADC_Read_Data+0xc8>)
    455e:	47a8      	blx	r5
    4560:	4b26      	ldr	r3, [pc, #152]	; (45fc <vAPI_ADC_Read_Data+0xcc>)
    4562:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    4564:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4566:	5ce0      	ldrb	r0, [r4, r3]
    4568:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    456a:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    456c:	5ce3      	ldrb	r3, [r4, r3]
    456e:	1818      	adds	r0, r3, r0
    4570:	b280      	uxth	r0, r0
    4572:	47a8      	blx	r5
    4574:	4b22      	ldr	r3, [pc, #136]	; (4600 <vAPI_ADC_Read_Data+0xd0>)
    4576:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4578:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    457a:	5ce0      	ldrb	r0, [r4, r3]
    457c:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    457e:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4580:	5ce3      	ldrb	r3, [r4, r3]
    4582:	1818      	adds	r0, r3, r0
    4584:	b280      	uxth	r0, r0
    4586:	47a8      	blx	r5
    4588:	4b1e      	ldr	r3, [pc, #120]	; (4604 <vAPI_ADC_Read_Data+0xd4>)
    458a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    458c:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    458e:	5ce0      	ldrb	r0, [r4, r3]
    4590:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4592:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4594:	5ce3      	ldrb	r3, [r4, r3]
    4596:	1818      	adds	r0, r3, r0
    4598:	b280      	uxth	r0, r0
    459a:	47a8      	blx	r5
    459c:	4b1a      	ldr	r3, [pc, #104]	; (4608 <vAPI_ADC_Read_Data+0xd8>)
    459e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    45a0:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a2:	5ce0      	ldrb	r0, [r4, r3]
    45a4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    45a6:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a8:	5ce3      	ldrb	r3, [r4, r3]
    45aa:	1818      	adds	r0, r3, r0
    45ac:	b280      	uxth	r0, r0
    45ae:	47a8      	blx	r5
    45b0:	4b16      	ldr	r3, [pc, #88]	; (460c <vAPI_ADC_Read_Data+0xdc>)
    45b2:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    45b4:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    45b6:	5ce3      	ldrb	r3, [r4, r3]
    45b8:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    45ba:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    45bc:	5ca2      	ldrb	r2, [r4, r2]
    45be:	18d3      	adds	r3, r2, r3
    45c0:	4a13      	ldr	r2, [pc, #76]	; (4610 <vAPI_ADC_Read_Data+0xe0>)
    45c2:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45c4:	2386      	movs	r3, #134	; 0x86
    45c6:	5ce3      	ldrb	r3, [r4, r3]
    45c8:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    45ca:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45cc:	5ca2      	ldrb	r2, [r4, r2]
    45ce:	18d3      	adds	r3, r2, r3
    45d0:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    45d2:	4a10      	ldr	r2, [pc, #64]	; (4614 <vAPI_ADC_Read_Data+0xe4>)
    45d4:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    45d6:	4a10      	ldr	r2, [pc, #64]	; (4618 <vAPI_ADC_Read_Data+0xe8>)
    45d8:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    45da:	4a10      	ldr	r2, [pc, #64]	; (461c <vAPI_ADC_Read_Data+0xec>)
    45dc:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    45de:	4b10      	ldr	r3, [pc, #64]	; (4620 <vAPI_ADC_Read_Data+0xf0>)
    45e0:	4798      	blx	r3
    vAPI_CalcTempture();
    45e2:	4b10      	ldr	r3, [pc, #64]	; (4624 <vAPI_ADC_Read_Data+0xf4>)
    45e4:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    45e6:	4b10      	ldr	r3, [pc, #64]	; (4628 <vAPI_ADC_Read_Data+0xf8>)
    45e8:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    45ea:	bd70      	pop	{r4, r5, r6, pc}
    45ec:	20000e72 	.word	0x20000e72
    45f0:	200010c0 	.word	0x200010c0
    45f4:	20000e0c 	.word	0x20000e0c
    45f8:	000041b1 	.word	0x000041b1
    45fc:	20000e0a 	.word	0x20000e0a
    4600:	20000ec9 	.word	0x20000ec9
    4604:	20000efa 	.word	0x20000efa
    4608:	20000ec2 	.word	0x20000ec2
    460c:	20000ec0 	.word	0x20000ec0
    4610:	20000f26 	.word	0x20000f26
    4614:	20000ef8 	.word	0x20000ef8
    4618:	20000032 	.word	0x20000032
    461c:	2000002e 	.word	0x2000002e
    4620:	000042a9 	.word	0x000042a9
    4624:	00004411 	.word	0x00004411
    4628:	00005a71 	.word	0x00005a71

0000462c <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    462c:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    462e:	4a42      	ldr	r2, [pc, #264]	; (4738 <AFE_HardwareProtection_Write+0x10c>)
    4630:	210b      	movs	r1, #11
    4632:	20e0      	movs	r0, #224	; 0xe0
    4634:	4c41      	ldr	r4, [pc, #260]	; (473c <AFE_HardwareProtection_Write+0x110>)
    4636:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
    4638:	220f      	movs	r2, #15
    463a:	2111      	movs	r1, #17
    463c:	20e0      	movs	r0, #224	; 0xe0
    463e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    4640:	4a3f      	ldr	r2, [pc, #252]	; (4740 <AFE_HardwareProtection_Write+0x114>)
    4642:	2117      	movs	r1, #23
    4644:	20e0      	movs	r0, #224	; 0xe0
    4646:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
    4648:	4a3e      	ldr	r2, [pc, #248]	; (4744 <AFE_HardwareProtection_Write+0x118>)
    464a:	2112      	movs	r1, #18
    464c:	20e0      	movs	r0, #224	; 0xe0
    464e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
    4650:	22f0      	movs	r2, #240	; 0xf0
    4652:	32ff      	adds	r2, #255	; 0xff
    4654:	2113      	movs	r1, #19
    4656:	20e0      	movs	r0, #224	; 0xe0
    4658:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    465a:	4a3b      	ldr	r2, [pc, #236]	; (4748 <AFE_HardwareProtection_Write+0x11c>)
    465c:	2106      	movs	r1, #6
    465e:	20e0      	movs	r0, #224	; 0xe0
    4660:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
    4662:	22c0      	movs	r2, #192	; 0xc0
    4664:	0092      	lsls	r2, r2, #2
    4666:	2107      	movs	r1, #7
    4668:	20e0      	movs	r0, #224	; 0xe0
    466a:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    466c:	4a37      	ldr	r2, [pc, #220]	; (474c <AFE_HardwareProtection_Write+0x120>)
    466e:	2104      	movs	r1, #4
    4670:	20e0      	movs	r0, #224	; 0xe0
    4672:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4674:	25e0      	movs	r5, #224	; 0xe0
    4676:	006d      	lsls	r5, r5, #1
    4678:	002a      	movs	r2, r5
    467a:	2108      	movs	r1, #8
    467c:	20e0      	movs	r0, #224	; 0xe0
    467e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4680:	002a      	movs	r2, r5
    4682:	2109      	movs	r1, #9
    4684:	20e0      	movs	r0, #224	; 0xe0
    4686:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
    4688:	2280      	movs	r2, #128	; 0x80
    468a:	0212      	lsls	r2, r2, #8
    468c:	2103      	movs	r1, #3
    468e:	20e0      	movs	r0, #224	; 0xe0
    4690:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    4692:	4d2f      	ldr	r5, [pc, #188]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4694:	002a      	movs	r2, r5
    4696:	2101      	movs	r1, #1
    4698:	20e0      	movs	r0, #224	; 0xe0
    469a:	4e2e      	ldr	r6, [pc, #184]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    469c:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    469e:	882b      	ldrh	r3, [r5, #0]
    46a0:	22d2      	movs	r2, #210	; 0xd2
    46a2:	0092      	lsls	r2, r2, #2
    46a4:	431a      	orrs	r2, r3
    46a6:	4b2c      	ldr	r3, [pc, #176]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    46a8:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    46aa:	2101      	movs	r1, #1
    46ac:	20e0      	movs	r0, #224	; 0xe0
    46ae:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    46b0:	2200      	movs	r2, #0
    46b2:	210b      	movs	r1, #11
    46b4:	20e0      	movs	r0, #224	; 0xe0
    46b6:	47a0      	blx	r4
	
	delay_us(100);
    46b8:	2064      	movs	r0, #100	; 0x64
    46ba:	4b28      	ldr	r3, [pc, #160]	; (475c <AFE_HardwareProtection_Write+0x130>)
    46bc:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    46be:	002a      	movs	r2, r5
    46c0:	2103      	movs	r1, #3
    46c2:	20e0      	movs	r0, #224	; 0xe0
    46c4:	47b0      	blx	r6
    46c6:	2800      	cmp	r0, #0
    46c8:	d105      	bne.n	46d6 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46ca:	4b21      	ldr	r3, [pc, #132]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46cc:	2200      	movs	r2, #0
    46ce:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    46d0:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46d2:	2b00      	cmp	r3, #0
    46d4:	da2e      	bge.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    46d6:	4a1e      	ldr	r2, [pc, #120]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46d8:	2111      	movs	r1, #17
    46da:	20e0      	movs	r0, #224	; 0xe0
    46dc:	4b1d      	ldr	r3, [pc, #116]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46de:	4798      	blx	r3
    46e0:	2800      	cmp	r0, #0
    46e2:	d104      	bne.n	46ee <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46e4:	4b1a      	ldr	r3, [pc, #104]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46e6:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    46e8:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46ea:	071b      	lsls	r3, r3, #28
    46ec:	d022      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    46ee:	4a18      	ldr	r2, [pc, #96]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46f0:	2101      	movs	r1, #1
    46f2:	20e0      	movs	r0, #224	; 0xe0
    46f4:	4b17      	ldr	r3, [pc, #92]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46f6:	4798      	blx	r3
    46f8:	2800      	cmp	r0, #0
    46fa:	d106      	bne.n	470a <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    46fc:	4b14      	ldr	r3, [pc, #80]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46fe:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4700:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4702:	23d2      	movs	r3, #210	; 0xd2
    4704:	009b      	lsls	r3, r3, #2
    4706:	421a      	tst	r2, r3
    4708:	d014      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
    470a:	22d2      	movs	r2, #210	; 0xd2
    470c:	0092      	lsls	r2, r2, #2
    470e:	4b12      	ldr	r3, [pc, #72]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    4710:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4712:	4a0f      	ldr	r2, [pc, #60]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4714:	2106      	movs	r1, #6
    4716:	20e0      	movs	r0, #224	; 0xe0
    4718:	4b0e      	ldr	r3, [pc, #56]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    471a:	4798      	blx	r3
    471c:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    471e:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4720:	2b00      	cmp	r3, #0
    4722:	d107      	bne.n	4734 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4724:	4b0a      	ldr	r3, [pc, #40]	; (4750 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4726:	8818      	ldrh	r0, [r3, #0]
    4728:	4b0d      	ldr	r3, [pc, #52]	; (4760 <AFE_HardwareProtection_Write+0x134>)
    472a:	469c      	mov	ip, r3
    472c:	4460      	add	r0, ip
    472e:	1e43      	subs	r3, r0, #1
    4730:	4198      	sbcs	r0, r3
    4732:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    4734:	bd70      	pop	{r4, r5, r6, pc}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	0000e3b5 	.word	0x0000e3b5
    473c:	000072b1 	.word	0x000072b1
    4740:	00002442 	.word	0x00002442
    4744:	00000c43 	.word	0x00000c43
    4748:	00002e2d 	.word	0x00002e2d
    474c:	0000fe3f 	.word	0x0000fe3f
    4750:	20000f18 	.word	0x20000f18
    4754:	0000738d 	.word	0x0000738d
    4758:	2000109a 	.word	0x2000109a
    475c:	000075ed 	.word	0x000075ed
    4760:	ffffd1d3 	.word	0xffffd1d3

00004764 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4764:	b510      	push	{r4, lr}
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4766:	4a1c      	ldr	r2, [pc, #112]	; (47d8 <AFE_Init+0x74>)
    4768:	210b      	movs	r1, #11
    476a:	20e0      	movs	r0, #224	; 0xe0
    476c:	4b1b      	ldr	r3, [pc, #108]	; (47dc <AFE_Init+0x78>)
    476e:	4798      	blx	r3
    4770:	4b1b      	ldr	r3, [pc, #108]	; (47e0 <AFE_Init+0x7c>)
    4772:	7018      	strb	r0, [r3, #0]
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    if (!AFE_disconnect)
    4774:	2800      	cmp	r0, #0
    4776:	d122      	bne.n	47be <AFE_Init+0x5a>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4778:	22f8      	movs	r2, #248	; 0xf8
    477a:	0152      	lsls	r2, r2, #5
    477c:	210f      	movs	r1, #15
    477e:	30e0      	adds	r0, #224	; 0xe0
    4780:	4b16      	ldr	r3, [pc, #88]	; (47dc <AFE_Init+0x78>)
    4782:	4798      	blx	r3
    4784:	4b16      	ldr	r3, [pc, #88]	; (47e0 <AFE_Init+0x7c>)
    4786:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4788:	2800      	cmp	r0, #0
    478a:	d123      	bne.n	47d4 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    478c:	4a15      	ldr	r2, [pc, #84]	; (47e4 <AFE_Init+0x80>)
    478e:	2105      	movs	r1, #5
    4790:	30e0      	adds	r0, #224	; 0xe0
    4792:	4b12      	ldr	r3, [pc, #72]	; (47dc <AFE_Init+0x78>)
    4794:	4798      	blx	r3
    4796:	4b12      	ldr	r3, [pc, #72]	; (47e0 <AFE_Init+0x7c>)
    4798:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    479a:	2800      	cmp	r0, #0
    479c:	d11a      	bne.n	47d4 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    479e:	4a12      	ldr	r2, [pc, #72]	; (47e8 <AFE_Init+0x84>)
    47a0:	210c      	movs	r1, #12
    47a2:	30e0      	adds	r0, #224	; 0xe0
    47a4:	4b0d      	ldr	r3, [pc, #52]	; (47dc <AFE_Init+0x78>)
    47a6:	4798      	blx	r3
    47a8:	4b0d      	ldr	r3, [pc, #52]	; (47e0 <AFE_Init+0x7c>)
    47aa:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
	if (!AFE_disconnect)
    47ac:	2800      	cmp	r0, #0
    47ae:	d111      	bne.n	47d4 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    47b0:	4a0e      	ldr	r2, [pc, #56]	; (47ec <AFE_Init+0x88>)
    47b2:	211a      	movs	r1, #26
    47b4:	30e0      	adds	r0, #224	; 0xe0
    47b6:	4b09      	ldr	r3, [pc, #36]	; (47dc <AFE_Init+0x78>)
    47b8:	4798      	blx	r3
    47ba:	4b09      	ldr	r3, [pc, #36]	; (47e0 <AFE_Init+0x7c>)
    47bc:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    47be:	4b08      	ldr	r3, [pc, #32]	; (47e0 <AFE_Init+0x7c>)
    47c0:	781b      	ldrb	r3, [r3, #0]
    47c2:	2b00      	cmp	r3, #0
    47c4:	d106      	bne.n	47d4 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    47c6:	2200      	movs	r2, #0
    47c8:	210b      	movs	r1, #11
    47ca:	20e0      	movs	r0, #224	; 0xe0
    47cc:	4b03      	ldr	r3, [pc, #12]	; (47dc <AFE_Init+0x78>)
    47ce:	4798      	blx	r3
    47d0:	4b03      	ldr	r3, [pc, #12]	; (47e0 <AFE_Init+0x7c>)
    47d2:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    47d4:	bd10      	pop	{r4, pc}
    47d6:	46c0      	nop			; (mov r8, r8)
    47d8:	0000e3b5 	.word	0x0000e3b5
    47dc:	000072b1 	.word	0x000072b1
    47e0:	20000f70 	.word	0x20000f70
    47e4:	00000fff 	.word	0x00000fff
    47e8:	00000703 	.word	0x00000703
    47ec:	00001032 	.word	0x00001032

000047f0 <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    47f0:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    47f2:	4a12      	ldr	r2, [pc, #72]	; (483c <Cells_Bal_Close+0x4c>)
    47f4:	210b      	movs	r1, #11
    47f6:	20e0      	movs	r0, #224	; 0xe0
    47f8:	4c11      	ldr	r4, [pc, #68]	; (4840 <Cells_Bal_Close+0x50>)
    47fa:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
    47fc:	4a11      	ldr	r2, [pc, #68]	; (4844 <Cells_Bal_Close+0x54>)
    47fe:	210a      	movs	r1, #10
    4800:	20e0      	movs	r0, #224	; 0xe0
    4802:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
    4804:	2200      	movs	r2, #0
    4806:	2115      	movs	r1, #21
    4808:	20e0      	movs	r0, #224	; 0xe0
    480a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
    480c:	2201      	movs	r2, #1
    480e:	2114      	movs	r1, #20
    4810:	20e0      	movs	r0, #224	; 0xe0
    4812:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
    4814:	25e0      	movs	r5, #224	; 0xe0
    4816:	006d      	lsls	r5, r5, #1
    4818:	002a      	movs	r2, r5
    481a:	2108      	movs	r1, #8
    481c:	20e0      	movs	r0, #224	; 0xe0
    481e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
    4820:	002a      	movs	r2, r5
    4822:	2109      	movs	r1, #9
    4824:	20e0      	movs	r0, #224	; 0xe0
    4826:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    4828:	4a07      	ldr	r2, [pc, #28]	; (4848 <Cells_Bal_Close+0x58>)
    482a:	2118      	movs	r1, #24
    482c:	20e0      	movs	r0, #224	; 0xe0
    482e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4830:	2200      	movs	r2, #0
    4832:	210b      	movs	r1, #11
    4834:	20e0      	movs	r0, #224	; 0xe0
    4836:	47a0      	blx	r4
}
    4838:	bd70      	pop	{r4, r5, r6, pc}
    483a:	46c0      	nop			; (mov r8, r8)
    483c:	0000e3b5 	.word	0x0000e3b5
    4840:	000072b1 	.word	0x000072b1
    4844:	00004007 	.word	0x00004007
    4848:	00000711 	.word	0x00000711

0000484c <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    484c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    484e:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4850:	4d12      	ldr	r5, [pc, #72]	; (489c <AFE_ONE_VPC_ADC+0x50>)
    4852:	4e13      	ldr	r6, [pc, #76]	; (48a0 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4854:	4f13      	ldr	r7, [pc, #76]	; (48a4 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4856:	002a      	movs	r2, r5
    4858:	2130      	movs	r1, #48	; 0x30
    485a:	20e0      	movs	r0, #224	; 0xe0
    485c:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    485e:	882b      	ldrh	r3, [r5, #0]
    4860:	07db      	lsls	r3, r3, #31
    4862:	d513      	bpl.n	488c <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4864:	2201      	movs	r2, #1
    4866:	2130      	movs	r1, #48	; 0x30
    4868:	20e0      	movs	r0, #224	; 0xe0
    486a:	4c0f      	ldr	r4, [pc, #60]	; (48a8 <AFE_ONE_VPC_ADC+0x5c>)
    486c:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    486e:	4a0f      	ldr	r2, [pc, #60]	; (48ac <AFE_ONE_VPC_ADC+0x60>)
    4870:	210a      	movs	r1, #10
    4872:	20e0      	movs	r0, #224	; 0xe0
    4874:	47a0      	blx	r4
			delay_ms(10);
    4876:	200a      	movs	r0, #10
    4878:	4b0a      	ldr	r3, [pc, #40]	; (48a4 <AFE_ONE_VPC_ADC+0x58>)
    487a:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    487c:	4c07      	ldr	r4, [pc, #28]	; (489c <AFE_ONE_VPC_ADC+0x50>)
    487e:	0022      	movs	r2, r4
    4880:	214a      	movs	r1, #74	; 0x4a
    4882:	20e0      	movs	r0, #224	; 0xe0
    4884:	4b06      	ldr	r3, [pc, #24]	; (48a0 <AFE_ONE_VPC_ADC+0x54>)
    4886:	4798      	blx	r3
			vpc = spi_read_value[0];
    4888:	8820      	ldrh	r0, [r4, #0]
			break;
    488a:	e006      	b.n	489a <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    488c:	2001      	movs	r0, #1
    488e:	47b8      	blx	r7
    4890:	3c01      	subs	r4, #1
    4892:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    4894:	2c00      	cmp	r4, #0
    4896:	d1de      	bne.n	4856 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4898:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    489a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    489c:	20000f18 	.word	0x20000f18
    48a0:	0000738d 	.word	0x0000738d
    48a4:	00007619 	.word	0x00007619
    48a8:	000072b1 	.word	0x000072b1
    48ac:	00004001 	.word	0x00004001

000048b0 <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    48b0:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
    48b2:	4b48      	ldr	r3, [pc, #288]	; (49d4 <SPI_AllReg_WR+0x124>)
    48b4:	785b      	ldrb	r3, [r3, #1]
    48b6:	07db      	lsls	r3, r3, #31
    48b8:	d400      	bmi.n	48bc <SPI_AllReg_WR+0xc>
    48ba:	e08a      	b.n	49d2 <SPI_AllReg_WR+0x122>
		else printf("SOV 低. \r\n");
		uint16_t adc_value = 0;
		Adc_Read_AdcValue(&adc_value);
		printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    48bc:	4b46      	ldr	r3, [pc, #280]	; (49d8 <SPI_AllReg_WR+0x128>)
    48be:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    48c0:	4b44      	ldr	r3, [pc, #272]	; (49d4 <SPI_AllReg_WR+0x124>)
    48c2:	785a      	ldrb	r2, [r3, #1]
    48c4:	2101      	movs	r1, #1
    48c6:	438a      	bics	r2, r1
    48c8:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    48ca:	781a      	ldrb	r2, [r3, #0]
    48cc:	438a      	bics	r2, r1
    48ce:	701a      	strb	r2, [r3, #0]
    48d0:	2280      	movs	r2, #128	; 0x80
    48d2:	00d2      	lsls	r2, r2, #3
    48d4:	2382      	movs	r3, #130	; 0x82
    48d6:	05db      	lsls	r3, r3, #23
    48d8:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
    48da:	4b40      	ldr	r3, [pc, #256]	; (49dc <SPI_AllReg_WR+0x12c>)
    48dc:	4798      	blx	r3
	    delay_ms(3);
    48de:	2003      	movs	r0, #3
    48e0:	4b3f      	ldr	r3, [pc, #252]	; (49e0 <SPI_AllReg_WR+0x130>)
    48e2:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
    48e4:	4a3f      	ldr	r2, [pc, #252]	; (49e4 <SPI_AllReg_WR+0x134>)
    48e6:	7813      	ldrb	r3, [r2, #0]
    48e8:	3301      	adds	r3, #1
    48ea:	b2db      	uxtb	r3, r3
    48ec:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    48ee:	4b3e      	ldr	r3, [pc, #248]	; (49e8 <SPI_AllReg_WR+0x138>)
    48f0:	785b      	ldrb	r3, [r3, #1]
    48f2:	065b      	lsls	r3, r3, #25
    48f4:	d533      	bpl.n	495e <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
    48f6:	4a3d      	ldr	r2, [pc, #244]	; (49ec <SPI_AllReg_WR+0x13c>)
    48f8:	210a      	movs	r1, #10
    48fa:	20e0      	movs	r0, #224	; 0xe0
    48fc:	4d3c      	ldr	r5, [pc, #240]	; (49f0 <SPI_AllReg_WR+0x140>)
    48fe:	47a8      	blx	r5
		    Cells_Bal_Close();
    4900:	4b3c      	ldr	r3, [pc, #240]	; (49f4 <SPI_AllReg_WR+0x144>)
    4902:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4904:	4c3c      	ldr	r4, [pc, #240]	; (49f8 <SPI_AllReg_WR+0x148>)
    4906:	0022      	movs	r2, r4
    4908:	2130      	movs	r1, #48	; 0x30
    490a:	20e0      	movs	r0, #224	; 0xe0
    490c:	4b3b      	ldr	r3, [pc, #236]	; (49fc <SPI_AllReg_WR+0x14c>)
    490e:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4910:	2207      	movs	r2, #7
    4912:	2130      	movs	r1, #48	; 0x30
    4914:	20e0      	movs	r0, #224	; 0xe0
    4916:	47a8      	blx	r5
		    delay_us(100);
    4918:	2064      	movs	r0, #100	; 0x64
    491a:	4b39      	ldr	r3, [pc, #228]	; (4a00 <SPI_AllReg_WR+0x150>)
    491c:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
    491e:	8823      	ldrh	r3, [r4, #0]
    4920:	2205      	movs	r2, #5
    4922:	4013      	ands	r3, r2
    4924:	2b05      	cmp	r3, #5
    4926:	d106      	bne.n	4936 <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4928:	3251      	adds	r2, #81	; 0x51
    492a:	2101      	movs	r1, #1
    492c:	20e0      	movs	r0, #224	; 0xe0
    492e:	4b35      	ldr	r3, [pc, #212]	; (4a04 <SPI_AllReg_WR+0x154>)
    4930:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    4932:	4b35      	ldr	r3, [pc, #212]	; (4a08 <SPI_AllReg_WR+0x158>)
    4934:	4798      	blx	r3
		    }
		    delay_us(200);
    4936:	20c8      	movs	r0, #200	; 0xc8
    4938:	4b31      	ldr	r3, [pc, #196]	; (4a00 <SPI_AllReg_WR+0x150>)
    493a:	4798      	blx	r3
		    delay_ms(1);
    493c:	2001      	movs	r0, #1
    493e:	4b28      	ldr	r3, [pc, #160]	; (49e0 <SPI_AllReg_WR+0x130>)
    4940:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    4942:	4b32      	ldr	r3, [pc, #200]	; (4a0c <SPI_AllReg_WR+0x15c>)
    4944:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    4946:	4b2c      	ldr	r3, [pc, #176]	; (49f8 <SPI_AllReg_WR+0x148>)
    4948:	881b      	ldrh	r3, [r3, #0]
    494a:	07db      	lsls	r3, r3, #31
    494c:	d525      	bpl.n	499a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    494e:	2256      	movs	r2, #86	; 0x56
    4950:	2101      	movs	r1, #1
    4952:	20e0      	movs	r0, #224	; 0xe0
    4954:	4b2b      	ldr	r3, [pc, #172]	; (4a04 <SPI_AllReg_WR+0x154>)
    4956:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    4958:	4b2d      	ldr	r3, [pc, #180]	; (4a10 <SPI_AllReg_WR+0x160>)
    495a:	4798      	blx	r3
    495c:	e01d      	b.n	499a <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    495e:	4a2d      	ldr	r2, [pc, #180]	; (4a14 <SPI_AllReg_WR+0x164>)
    4960:	210a      	movs	r1, #10
    4962:	20e0      	movs	r0, #224	; 0xe0
    4964:	4d22      	ldr	r5, [pc, #136]	; (49f0 <SPI_AllReg_WR+0x140>)
    4966:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4968:	4c23      	ldr	r4, [pc, #140]	; (49f8 <SPI_AllReg_WR+0x148>)
    496a:	0022      	movs	r2, r4
    496c:	2130      	movs	r1, #48	; 0x30
    496e:	20e0      	movs	r0, #224	; 0xe0
    4970:	4b22      	ldr	r3, [pc, #136]	; (49fc <SPI_AllReg_WR+0x14c>)
    4972:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4974:	2207      	movs	r2, #7
    4976:	2130      	movs	r1, #48	; 0x30
    4978:	20e0      	movs	r0, #224	; 0xe0
    497a:	47a8      	blx	r5
		    delay_us(100);
    497c:	2064      	movs	r0, #100	; 0x64
    497e:	4b20      	ldr	r3, [pc, #128]	; (4a00 <SPI_AllReg_WR+0x150>)
    4980:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4982:	8823      	ldrh	r3, [r4, #0]
    4984:	2205      	movs	r2, #5
    4986:	4013      	ands	r3, r2
    4988:	2b05      	cmp	r3, #5
    498a:	d106      	bne.n	499a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    498c:	3251      	adds	r2, #81	; 0x51
    498e:	2101      	movs	r1, #1
    4990:	20e0      	movs	r0, #224	; 0xe0
    4992:	4b1c      	ldr	r3, [pc, #112]	; (4a04 <SPI_AllReg_WR+0x154>)
    4994:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4996:	4b20      	ldr	r3, [pc, #128]	; (4a18 <SPI_AllReg_WR+0x168>)
    4998:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    499a:	4b20      	ldr	r3, [pc, #128]	; (4a1c <SPI_AllReg_WR+0x16c>)
    499c:	4798      	blx	r3
	    AFE_Control();
    499e:	4b20      	ldr	r3, [pc, #128]	; (4a20 <SPI_AllReg_WR+0x170>)
    49a0:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    49a2:	4b11      	ldr	r3, [pc, #68]	; (49e8 <SPI_AllReg_WR+0x138>)
    49a4:	785b      	ldrb	r3, [r3, #1]
    49a6:	065b      	lsls	r3, r3, #25
    49a8:	d505      	bpl.n	49b6 <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    49aa:	4a1e      	ldr	r2, [pc, #120]	; (4a24 <SPI_AllReg_WR+0x174>)
    49ac:	2118      	movs	r1, #24
    49ae:	20e0      	movs	r0, #224	; 0xe0
    49b0:	4b0f      	ldr	r3, [pc, #60]	; (49f0 <SPI_AllReg_WR+0x140>)
    49b2:	4798      	blx	r3
    49b4:	e004      	b.n	49c0 <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    49b6:	4a1c      	ldr	r2, [pc, #112]	; (4a28 <SPI_AllReg_WR+0x178>)
    49b8:	2118      	movs	r1, #24
    49ba:	20e0      	movs	r0, #224	; 0xe0
    49bc:	4b0c      	ldr	r3, [pc, #48]	; (49f0 <SPI_AllReg_WR+0x140>)
    49be:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    49c0:	4b1a      	ldr	r3, [pc, #104]	; (4a2c <SPI_AllReg_WR+0x17c>)
    49c2:	4798      	blx	r3
	    delay_ms(3);
    49c4:	2003      	movs	r0, #3
    49c6:	4b06      	ldr	r3, [pc, #24]	; (49e0 <SPI_AllReg_WR+0x130>)
    49c8:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
    49ca:	4b19      	ldr	r3, [pc, #100]	; (4a30 <SPI_AllReg_WR+0x180>)
    49cc:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
    49ce:	4b19      	ldr	r3, [pc, #100]	; (4a34 <SPI_AllReg_WR+0x184>)
    49d0:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
    49d2:	bd70      	pop	{r4, r5, r6, pc}
    49d4:	20000f28 	.word	0x20000f28
    49d8:	00005f55 	.word	0x00005f55
    49dc:	0000723d 	.word	0x0000723d
    49e0:	00007619 	.word	0x00007619
    49e4:	20000f24 	.word	0x20000f24
    49e8:	20001098 	.word	0x20001098
    49ec:	00004107 	.word	0x00004107
    49f0:	000072b1 	.word	0x000072b1
    49f4:	000047f1 	.word	0x000047f1
    49f8:	20000f18 	.word	0x20000f18
    49fc:	0000738d 	.word	0x0000738d
    4a00:	000075ed 	.word	0x000075ed
    4a04:	00007485 	.word	0x00007485
    4a08:	000041e5 	.word	0x000041e5
    4a0c:	0000484d 	.word	0x0000484d
    4a10:	000044f1 	.word	0x000044f1
    4a14:	00004007 	.word	0x00004007
    4a18:	00004531 	.word	0x00004531
    4a1c:	00004765 	.word	0x00004765
    4a20:	0000654d 	.word	0x0000654d
    4a24:	00000701 	.word	0x00000701
    4a28:	00000711 	.word	0x00000711
    4a2c:	000070c1 	.word	0x000070c1
    4a30:	00006f21 	.word	0x00006f21
    4a34:	0000664d 	.word	0x0000664d

00004a38 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
    4a38:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
    4a3a:	4b01      	ldr	r3, [pc, #4]	; (4a40 <AFE_Reg_Read+0x8>)
    4a3c:	4798      	blx	r3
}
    4a3e:	bd10      	pop	{r4, pc}
    4a40:	000048b1 	.word	0x000048b1

00004a44 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4a44:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4a46:	4a7c      	ldr	r2, [pc, #496]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4a48:	7853      	ldrb	r3, [r2, #1]
    4a4a:	2104      	movs	r1, #4
    4a4c:	438b      	bics	r3, r1
    4a4e:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
    4a50:	4a7a      	ldr	r2, [pc, #488]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
    4a52:	312c      	adds	r1, #44	; 0x2c
    4a54:	20e0      	movs	r0, #224	; 0xe0
    4a56:	4b7a      	ldr	r3, [pc, #488]	; (4c40 <AFE_HardwareProtection_Read+0x1fc>)
    4a58:	4798      	blx	r3
    4a5a:	2800      	cmp	r0, #0
    4a5c:	d123      	bne.n	4aa6 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a5e:	4c76      	ldr	r4, [pc, #472]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4a60:	4b76      	ldr	r3, [pc, #472]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a62:	8819      	ldrh	r1, [r3, #0]
    4a64:	23dc      	movs	r3, #220	; 0xdc
    4a66:	009b      	lsls	r3, r3, #2
    4a68:	4019      	ands	r1, r3
    4a6a:	8823      	ldrh	r3, [r4, #0]
    4a6c:	4a75      	ldr	r2, [pc, #468]	; (4c44 <AFE_HardwareProtection_Read+0x200>)
    4a6e:	4013      	ands	r3, r2
    4a70:	430b      	orrs	r3, r1
    4a72:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4a74:	2200      	movs	r2, #0
    4a76:	2152      	movs	r1, #82	; 0x52
    4a78:	30e0      	adds	r0, #224	; 0xe0
    4a7a:	4d73      	ldr	r5, [pc, #460]	; (4c48 <AFE_HardwareProtection_Read+0x204>)
    4a7c:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4a7e:	2200      	movs	r2, #0
    4a80:	2153      	movs	r1, #83	; 0x53
    4a82:	20e0      	movs	r0, #224	; 0xe0
    4a84:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4a86:	7863      	ldrb	r3, [r4, #1]
    4a88:	079b      	lsls	r3, r3, #30
    4a8a:	d100      	bne.n	4a8e <AFE_HardwareProtection_Read+0x4a>
    4a8c:	e0cc      	b.n	4c28 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4a8e:	4a6f      	ldr	r2, [pc, #444]	; (4c4c <AFE_HardwareProtection_Read+0x208>)
    4a90:	7851      	ldrb	r1, [r2, #1]
    4a92:	2308      	movs	r3, #8
    4a94:	430b      	orrs	r3, r1
    4a96:	7053      	strb	r3, [r2, #1]
    4a98:	e00a      	b.n	4ab0 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4a9a:	4a6c      	ldr	r2, [pc, #432]	; (4c4c <AFE_HardwareProtection_Read+0x208>)
    4a9c:	7853      	ldrb	r3, [r2, #1]
    4a9e:	2108      	movs	r1, #8
    4aa0:	438b      	bics	r3, r1
    4aa2:	7053      	strb	r3, [r2, #1]
    4aa4:	e004      	b.n	4ab0 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4aa6:	4a64      	ldr	r2, [pc, #400]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4aa8:	7851      	ldrb	r1, [r2, #1]
    4aaa:	2304      	movs	r3, #4
    4aac:	430b      	orrs	r3, r1
    4aae:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4ab0:	4b61      	ldr	r3, [pc, #388]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4ab2:	881b      	ldrh	r3, [r3, #0]
    4ab4:	2270      	movs	r2, #112	; 0x70
    4ab6:	421a      	tst	r2, r3
    4ab8:	d100      	bne.n	4abc <AFE_HardwareProtection_Read+0x78>
    4aba:	e080      	b.n	4bbe <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4abc:	4b64      	ldr	r3, [pc, #400]	; (4c50 <AFE_HardwareProtection_Read+0x20c>)
    4abe:	781b      	ldrb	r3, [r3, #0]
    4ac0:	b2db      	uxtb	r3, r3
    4ac2:	2b28      	cmp	r3, #40	; 0x28
    4ac4:	d925      	bls.n	4b12 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4ac6:	4b63      	ldr	r3, [pc, #396]	; (4c54 <AFE_HardwareProtection_Read+0x210>)
    4ac8:	781b      	ldrb	r3, [r3, #0]
    4aca:	b2db      	uxtb	r3, r3
    4acc:	2b05      	cmp	r3, #5
    4ace:	d81d      	bhi.n	4b0c <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4ad0:	4a60      	ldr	r2, [pc, #384]	; (4c54 <AFE_HardwareProtection_Read+0x210>)
    4ad2:	7813      	ldrb	r3, [r2, #0]
    4ad4:	3301      	adds	r3, #1
    4ad6:	b2db      	uxtb	r3, r3
    4ad8:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4ada:	2200      	movs	r2, #0
    4adc:	4b5c      	ldr	r3, [pc, #368]	; (4c50 <AFE_HardwareProtection_Read+0x20c>)
    4ade:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4ae0:	22a0      	movs	r2, #160	; 0xa0
    4ae2:	0212      	lsls	r2, r2, #8
    4ae4:	2103      	movs	r1, #3
    4ae6:	20e0      	movs	r0, #224	; 0xe0
    4ae8:	4c57      	ldr	r4, [pc, #348]	; (4c48 <AFE_HardwareProtection_Read+0x204>)
    4aea:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4aec:	22dc      	movs	r2, #220	; 0xdc
    4aee:	0092      	lsls	r2, r2, #2
    4af0:	2130      	movs	r1, #48	; 0x30
    4af2:	20e0      	movs	r0, #224	; 0xe0
    4af4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4af6:	2580      	movs	r5, #128	; 0x80
    4af8:	022d      	lsls	r5, r5, #8
    4afa:	002a      	movs	r2, r5
    4afc:	2103      	movs	r1, #3
    4afe:	20e0      	movs	r0, #224	; 0xe0
    4b00:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b02:	002a      	movs	r2, r5
    4b04:	2103      	movs	r1, #3
    4b06:	20e0      	movs	r0, #224	; 0xe0
    4b08:	47a0      	blx	r4
    4b0a:	e002      	b.n	4b12 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4b0c:	2229      	movs	r2, #41	; 0x29
    4b0e:	4b50      	ldr	r3, [pc, #320]	; (4c50 <AFE_HardwareProtection_Read+0x20c>)
    4b10:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4b12:	4b51      	ldr	r3, [pc, #324]	; (4c58 <AFE_HardwareProtection_Read+0x214>)
    4b14:	781b      	ldrb	r3, [r3, #0]
    4b16:	b2db      	uxtb	r3, r3
    4b18:	2b50      	cmp	r3, #80	; 0x50
    4b1a:	d925      	bls.n	4b68 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4b1c:	4b4f      	ldr	r3, [pc, #316]	; (4c5c <AFE_HardwareProtection_Read+0x218>)
    4b1e:	781b      	ldrb	r3, [r3, #0]
    4b20:	b2db      	uxtb	r3, r3
    4b22:	2b05      	cmp	r3, #5
    4b24:	d81d      	bhi.n	4b62 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4b26:	4a4d      	ldr	r2, [pc, #308]	; (4c5c <AFE_HardwareProtection_Read+0x218>)
    4b28:	7813      	ldrb	r3, [r2, #0]
    4b2a:	3301      	adds	r3, #1
    4b2c:	b2db      	uxtb	r3, r3
    4b2e:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4b30:	2200      	movs	r2, #0
    4b32:	4b49      	ldr	r3, [pc, #292]	; (4c58 <AFE_HardwareProtection_Read+0x214>)
    4b34:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4b36:	22a0      	movs	r2, #160	; 0xa0
    4b38:	0212      	lsls	r2, r2, #8
    4b3a:	2103      	movs	r1, #3
    4b3c:	20e0      	movs	r0, #224	; 0xe0
    4b3e:	4c42      	ldr	r4, [pc, #264]	; (4c48 <AFE_HardwareProtection_Read+0x204>)
    4b40:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b42:	22dc      	movs	r2, #220	; 0xdc
    4b44:	0092      	lsls	r2, r2, #2
    4b46:	2130      	movs	r1, #48	; 0x30
    4b48:	20e0      	movs	r0, #224	; 0xe0
    4b4a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b4c:	2580      	movs	r5, #128	; 0x80
    4b4e:	022d      	lsls	r5, r5, #8
    4b50:	002a      	movs	r2, r5
    4b52:	2103      	movs	r1, #3
    4b54:	20e0      	movs	r0, #224	; 0xe0
    4b56:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b58:	002a      	movs	r2, r5
    4b5a:	2103      	movs	r1, #3
    4b5c:	20e0      	movs	r0, #224	; 0xe0
    4b5e:	47a0      	blx	r4
    4b60:	e002      	b.n	4b68 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4b62:	2229      	movs	r2, #41	; 0x29
    4b64:	4b3c      	ldr	r3, [pc, #240]	; (4c58 <AFE_HardwareProtection_Read+0x214>)
    4b66:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4b68:	4b3d      	ldr	r3, [pc, #244]	; (4c60 <AFE_HardwareProtection_Read+0x21c>)
    4b6a:	781b      	ldrb	r3, [r3, #0]
    4b6c:	b2db      	uxtb	r3, r3
    4b6e:	2b28      	cmp	r3, #40	; 0x28
    4b70:	d925      	bls.n	4bbe <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4b72:	4b3c      	ldr	r3, [pc, #240]	; (4c64 <AFE_HardwareProtection_Read+0x220>)
    4b74:	781b      	ldrb	r3, [r3, #0]
    4b76:	b2db      	uxtb	r3, r3
    4b78:	2b05      	cmp	r3, #5
    4b7a:	d81d      	bhi.n	4bb8 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4b7c:	4a39      	ldr	r2, [pc, #228]	; (4c64 <AFE_HardwareProtection_Read+0x220>)
    4b7e:	7813      	ldrb	r3, [r2, #0]
    4b80:	3301      	adds	r3, #1
    4b82:	b2db      	uxtb	r3, r3
    4b84:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4b86:	2200      	movs	r2, #0
    4b88:	4b35      	ldr	r3, [pc, #212]	; (4c60 <AFE_HardwareProtection_Read+0x21c>)
    4b8a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4b8c:	22a0      	movs	r2, #160	; 0xa0
    4b8e:	0212      	lsls	r2, r2, #8
    4b90:	2103      	movs	r1, #3
    4b92:	20e0      	movs	r0, #224	; 0xe0
    4b94:	4c2c      	ldr	r4, [pc, #176]	; (4c48 <AFE_HardwareProtection_Read+0x204>)
    4b96:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b98:	22dc      	movs	r2, #220	; 0xdc
    4b9a:	0092      	lsls	r2, r2, #2
    4b9c:	2130      	movs	r1, #48	; 0x30
    4b9e:	20e0      	movs	r0, #224	; 0xe0
    4ba0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ba2:	2580      	movs	r5, #128	; 0x80
    4ba4:	022d      	lsls	r5, r5, #8
    4ba6:	002a      	movs	r2, r5
    4ba8:	2103      	movs	r1, #3
    4baa:	20e0      	movs	r0, #224	; 0xe0
    4bac:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4bae:	002a      	movs	r2, r5
    4bb0:	2103      	movs	r1, #3
    4bb2:	20e0      	movs	r0, #224	; 0xe0
    4bb4:	47a0      	blx	r4
    4bb6:	e002      	b.n	4bbe <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4bb8:	2229      	movs	r2, #41	; 0x29
    4bba:	4b29      	ldr	r3, [pc, #164]	; (4c60 <AFE_HardwareProtection_Read+0x21c>)
    4bbc:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4bbe:	4a1f      	ldr	r2, [pc, #124]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
    4bc0:	2103      	movs	r1, #3
    4bc2:	20e0      	movs	r0, #224	; 0xe0
    4bc4:	4b1e      	ldr	r3, [pc, #120]	; (4c40 <AFE_HardwareProtection_Read+0x1fc>)
    4bc6:	4798      	blx	r3
    4bc8:	2800      	cmp	r0, #0
    4bca:	d115      	bne.n	4bf8 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4bcc:	4b1b      	ldr	r3, [pc, #108]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
    4bce:	881b      	ldrh	r3, [r3, #0]
    4bd0:	049b      	lsls	r3, r3, #18
    4bd2:	d405      	bmi.n	4be0 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4bd4:	4a18      	ldr	r2, [pc, #96]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4bd6:	7853      	ldrb	r3, [r2, #1]
    4bd8:	217f      	movs	r1, #127	; 0x7f
    4bda:	400b      	ands	r3, r1
    4bdc:	7053      	strb	r3, [r2, #1]
    4bde:	e00b      	b.n	4bf8 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4be0:	4a15      	ldr	r2, [pc, #84]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4be2:	7853      	ldrb	r3, [r2, #1]
    4be4:	2180      	movs	r1, #128	; 0x80
    4be6:	4249      	negs	r1, r1
    4be8:	430b      	orrs	r3, r1
    4bea:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bec:	2280      	movs	r2, #128	; 0x80
    4bee:	0212      	lsls	r2, r2, #8
    4bf0:	3183      	adds	r1, #131	; 0x83
    4bf2:	20e0      	movs	r0, #224	; 0xe0
    4bf4:	4b14      	ldr	r3, [pc, #80]	; (4c48 <AFE_HardwareProtection_Read+0x204>)
    4bf6:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4bf8:	4a10      	ldr	r2, [pc, #64]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
    4bfa:	2155      	movs	r1, #85	; 0x55
    4bfc:	20e0      	movs	r0, #224	; 0xe0
    4bfe:	4b10      	ldr	r3, [pc, #64]	; (4c40 <AFE_HardwareProtection_Read+0x1fc>)
    4c00:	4798      	blx	r3
    4c02:	2800      	cmp	r0, #0
    4c04:	d10a      	bne.n	4c1c <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4c06:	490c      	ldr	r1, [pc, #48]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4c08:	4b0c      	ldr	r3, [pc, #48]	; (4c3c <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4c0a:	881b      	ldrh	r3, [r3, #0]
    4c0c:	071b      	lsls	r3, r3, #28
    4c0e:	0f9b      	lsrs	r3, r3, #30
    4c10:	880a      	ldrh	r2, [r1, #0]
    4c12:	3003      	adds	r0, #3
    4c14:	4382      	bics	r2, r0
    4c16:	4313      	orrs	r3, r2
    4c18:	800b      	strh	r3, [r1, #0]
    4c1a:	e00b      	b.n	4c34 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4c1c:	4a06      	ldr	r2, [pc, #24]	; (4c38 <AFE_HardwareProtection_Read+0x1f4>)
    4c1e:	7851      	ldrb	r1, [r2, #1]
    4c20:	2304      	movs	r3, #4
    4c22:	430b      	orrs	r3, r1
    4c24:	7053      	strb	r3, [r2, #1]
	}
}
    4c26:	e005      	b.n	4c34 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4c28:	4b08      	ldr	r3, [pc, #32]	; (4c4c <AFE_HardwareProtection_Read+0x208>)
    4c2a:	785b      	ldrb	r3, [r3, #1]
    4c2c:	071b      	lsls	r3, r3, #28
    4c2e:	d500      	bpl.n	4c32 <AFE_HardwareProtection_Read+0x1ee>
    4c30:	e733      	b.n	4a9a <AFE_HardwareProtection_Read+0x56>
    4c32:	e73d      	b.n	4ab0 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4c34:	bd70      	pop	{r4, r5, r6, pc}
    4c36:	46c0      	nop			; (mov r8, r8)
    4c38:	20001098 	.word	0x20001098
    4c3c:	20000f18 	.word	0x20000f18
    4c40:	0000738d 	.word	0x0000738d
    4c44:	fffffc8f 	.word	0xfffffc8f
    4c48:	000072b1 	.word	0x000072b1
    4c4c:	20000f28 	.word	0x20000f28
    4c50:	200010bf 	.word	0x200010bf
    4c54:	20000036 	.word	0x20000036
    4c58:	200010be 	.word	0x200010be
    4c5c:	20000035 	.word	0x20000035
    4c60:	20001096 	.word	0x20001096
    4c64:	20000034 	.word	0x20000034

00004c68 <configure_can>:
	
uint8_t address_assign_flag = 1;
uint8_t address_conflict = 0;

void configure_can(void)
{
    4c68:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c6a:	4647      	mov	r7, r8
    4c6c:	b480      	push	{r7}
    4c6e:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4c70:	ae09      	add	r6, sp, #36	; 0x24
    4c72:	2400      	movs	r4, #0
    4c74:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4c76:	2501      	movs	r5, #1
    4c78:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    4c7a:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4c7c:	2306      	movs	r3, #6
    4c7e:	4698      	mov	r8, r3
    4c80:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4c82:	0031      	movs	r1, r6
    4c84:	2018      	movs	r0, #24
    4c86:	4f20      	ldr	r7, [pc, #128]	; (4d08 <configure_can+0xa0>)
    4c88:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    4c8a:	4643      	mov	r3, r8
    4c8c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4c8e:	0031      	movs	r1, r6
    4c90:	2019      	movs	r0, #25
    4c92:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4c94:	2308      	movs	r3, #8
    4c96:	466a      	mov	r2, sp
    4c98:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    4c9a:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4c9c:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4c9e:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4ca0:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4ca2:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4ca4:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    4ca6:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    4ca8:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    4caa:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4cac:	2301      	movs	r3, #1
    4cae:	425b      	negs	r3, r3
    4cb0:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4cb2:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4cb4:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    4cb6:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    4cb8:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    4cba:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4cbc:	2302      	movs	r3, #2
    4cbe:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4cc0:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4cc2:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4cc4:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    4cc6:	4b11      	ldr	r3, [pc, #68]	; (4d0c <configure_can+0xa4>)
    4cc8:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    4cca:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4ccc:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4cce:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4cd0:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4cd2:	2320      	movs	r3, #32
    4cd4:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    4cd6:	3301      	adds	r3, #1
    4cd8:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    4cda:	4c0d      	ldr	r4, [pc, #52]	; (4d10 <configure_can+0xa8>)
    4cdc:	490d      	ldr	r1, [pc, #52]	; (4d14 <configure_can+0xac>)
    4cde:	0020      	movs	r0, r4
    4ce0:	4b0d      	ldr	r3, [pc, #52]	; (4d18 <configure_can+0xb0>)
    4ce2:	4798      	blx	r3

	can_start(&can_instance);
    4ce4:	0020      	movs	r0, r4
    4ce6:	4b0d      	ldr	r3, [pc, #52]	; (4d1c <configure_can+0xb4>)
    4ce8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4cea:	2280      	movs	r2, #128	; 0x80
    4cec:	0212      	lsls	r2, r2, #8
    4cee:	4b0c      	ldr	r3, [pc, #48]	; (4d20 <configure_can+0xb8>)
    4cf0:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4cf2:	6822      	ldr	r2, [r4, #0]
    4cf4:	6d53      	ldr	r3, [r2, #84]	; 0x54
    4cf6:	21c0      	movs	r1, #192	; 0xc0
    4cf8:	0549      	lsls	r1, r1, #21
    4cfa:	430b      	orrs	r3, r1
    4cfc:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    4cfe:	b00a      	add	sp, #40	; 0x28
    4d00:	bc04      	pop	{r2}
    4d02:	4690      	mov	r8, r2
    4d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d06:	46c0      	nop			; (mov r8, r8)
    4d08:	000094d9 	.word	0x000094d9
    4d0c:	1fffffff 	.word	0x1fffffff
    4d10:	2000010c 	.word	0x2000010c
    4d14:	42001c00 	.word	0x42001c00
    4d18:	00007bb9 	.word	0x00007bb9
    4d1c:	00007eb9 	.word	0x00007eb9
    4d20:	e000e100 	.word	0xe000e100

00004d24 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    4d24:	b510      	push	{r4, lr}
    4d26:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    4d28:	4b0a      	ldr	r3, [pc, #40]	; (4d54 <can_set_standard_filter_1+0x30>)
    4d2a:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    4d2c:	9a01      	ldr	r2, [sp, #4]
    4d2e:	4b0a      	ldr	r3, [pc, #40]	; (4d58 <can_set_standard_filter_1+0x34>)
    4d30:	4013      	ands	r3, r2
    4d32:	2280      	movs	r2, #128	; 0x80
    4d34:	0252      	lsls	r2, r2, #9
    4d36:	4313      	orrs	r3, r2
    4d38:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    4d3a:	4c08      	ldr	r4, [pc, #32]	; (4d5c <can_set_standard_filter_1+0x38>)
    4d3c:	2201      	movs	r2, #1
    4d3e:	a901      	add	r1, sp, #4
    4d40:	0020      	movs	r0, r4
    4d42:	4b07      	ldr	r3, [pc, #28]	; (4d60 <can_set_standard_filter_1+0x3c>)
    4d44:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4d46:	6822      	ldr	r2, [r4, #0]
    4d48:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4d4a:	2301      	movs	r3, #1
    4d4c:	430b      	orrs	r3, r1
    4d4e:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    4d50:	b002      	add	sp, #8
    4d52:	bd10      	pop	{r4, pc}
    4d54:	880007ff 	.word	0x880007ff
    4d58:	f800ffff 	.word	0xf800ffff
    4d5c:	2000010c 	.word	0x2000010c
    4d60:	00007ed1 	.word	0x00007ed1

00004d64 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    4d64:	b510      	push	{r4, lr}
    4d66:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    4d68:	2300      	movs	r3, #0
    4d6a:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    4d6c:	2388      	movs	r3, #136	; 0x88
    4d6e:	041b      	lsls	r3, r3, #16
    4d70:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    4d72:	9b00      	ldr	r3, [sp, #0]
    4d74:	0480      	lsls	r0, r0, #18
    4d76:	4c12      	ldr	r4, [pc, #72]	; (4dc0 <can_send_standard_message+0x5c>)
    4d78:	4020      	ands	r0, r4
    4d7a:	4318      	orrs	r0, r3
    4d7c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    4d7e:	9c01      	ldr	r4, [sp, #4]
    4d80:	200f      	movs	r0, #15
    4d82:	4010      	ands	r0, r2
    4d84:	0400      	lsls	r0, r0, #16
    4d86:	4b0f      	ldr	r3, [pc, #60]	; (4dc4 <can_send_standard_message+0x60>)
    4d88:	4023      	ands	r3, r4
    4d8a:	4303      	orrs	r3, r0
    4d8c:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    4d8e:	2a00      	cmp	r2, #0
    4d90:	d007      	beq.n	4da2 <can_send_standard_message+0x3e>
    4d92:	ab02      	add	r3, sp, #8
    4d94:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    4d96:	7808      	ldrb	r0, [r1, #0]
    4d98:	7018      	strb	r0, [r3, #0]
		data++;
    4d9a:	3101      	adds	r1, #1
    4d9c:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    4d9e:	4291      	cmp	r1, r2
    4da0:	d1f9      	bne.n	4d96 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    4da2:	4c09      	ldr	r4, [pc, #36]	; (4dc8 <can_send_standard_message+0x64>)
    4da4:	2200      	movs	r2, #0
    4da6:	4669      	mov	r1, sp
    4da8:	0020      	movs	r0, r4
    4daa:	4b08      	ldr	r3, [pc, #32]	; (4dcc <can_send_standard_message+0x68>)
    4dac:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    4dae:	6823      	ldr	r3, [r4, #0]
    4db0:	699a      	ldr	r2, [r3, #24]
    4db2:	0792      	lsls	r2, r2, #30
    4db4:	d402      	bmi.n	4dbc <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    4db6:	2101      	movs	r1, #1
    4db8:	22d0      	movs	r2, #208	; 0xd0
    4dba:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    4dbc:	b004      	add	sp, #16
    4dbe:	bd10      	pop	{r4, pc}
    4dc0:	1ffc0000 	.word	0x1ffc0000
    4dc4:	fff0ffff 	.word	0xfff0ffff
    4dc8:	2000010c 	.word	0x2000010c
    4dcc:	00007f59 	.word	0x00007f59

00004dd0 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4dd0:	2300      	movs	r3, #0
    4dd2:	4a02      	ldr	r2, [pc, #8]	; (4ddc <buff_init+0xc>)
    4dd4:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    4dd6:	4a02      	ldr	r2, [pc, #8]	; (4de0 <buff_init+0x10>)
    4dd8:	6013      	str	r3, [r2, #0]
}
    4dda:	4770      	bx	lr
    4ddc:	20000048 	.word	0x20000048
    4de0:	20000110 	.word	0x20000110

00004de4 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4de4:	4b05      	ldr	r3, [pc, #20]	; (4dfc <write_byte+0x18>)
    4de6:	681a      	ldr	r2, [r3, #0]
    4de8:	1c51      	adds	r1, r2, #1
    4dea:	6019      	str	r1, [r3, #0]
    4dec:	4904      	ldr	r1, [pc, #16]	; (4e00 <write_byte+0x1c>)
    4dee:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4df0:	681a      	ldr	r2, [r3, #0]
    4df2:	21ff      	movs	r1, #255	; 0xff
    4df4:	400a      	ands	r2, r1
    4df6:	601a      	str	r2, [r3, #0]
}
    4df8:	4770      	bx	lr
    4dfa:	46c0      	nop			; (mov r8, r8)
    4dfc:	20000110 	.word	0x20000110
    4e00:	20000114 	.word	0x20000114

00004e04 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    4e04:	b530      	push	{r4, r5, lr}
    4e06:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    4e08:	4b24      	ldr	r3, [pc, #144]	; (4e9c <CAN0_Handler+0x98>)
    4e0a:	681b      	ldr	r3, [r3, #0]
    4e0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    4e0e:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    4e10:	9a01      	ldr	r2, [sp, #4]
    4e12:	07d2      	lsls	r2, r2, #31
    4e14:	d52f      	bpl.n	4e76 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4e16:	2201      	movs	r2, #1
    4e18:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    4e1a:	4c21      	ldr	r4, [pc, #132]	; (4ea0 <CAN0_Handler+0x9c>)
    4e1c:	6822      	ldr	r2, [r4, #0]
    4e1e:	4d1f      	ldr	r5, [pc, #124]	; (4e9c <CAN0_Handler+0x98>)
    4e20:	4920      	ldr	r1, [pc, #128]	; (4ea4 <CAN0_Handler+0xa0>)
    4e22:	0028      	movs	r0, r5
    4e24:	4b20      	ldr	r3, [pc, #128]	; (4ea8 <CAN0_Handler+0xa4>)
    4e26:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    4e28:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    4e2a:	6829      	ldr	r1, [r5, #0]
    4e2c:	223f      	movs	r2, #63	; 0x3f
    4e2e:	4013      	ands	r3, r2
    4e30:	3269      	adds	r2, #105	; 0x69
    4e32:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    4e34:	6823      	ldr	r3, [r4, #0]
    4e36:	3301      	adds	r3, #1
    4e38:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    4e3a:	6823      	ldr	r3, [r4, #0]
    4e3c:	2b20      	cmp	r3, #32
    4e3e:	d102      	bne.n	4e46 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    4e40:	2200      	movs	r2, #0
    4e42:	4b17      	ldr	r3, [pc, #92]	; (4ea0 <CAN0_Handler+0x9c>)
    4e44:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e46:	2300      	movs	r3, #0
    4e48:	9300      	str	r3, [sp, #0]
    4e4a:	4b16      	ldr	r3, [pc, #88]	; (4ea4 <CAN0_Handler+0xa0>)
    4e4c:	685b      	ldr	r3, [r3, #4]
    4e4e:	031b      	lsls	r3, r3, #12
    4e50:	0f1b      	lsrs	r3, r3, #28
    4e52:	9a00      	ldr	r2, [sp, #0]
    4e54:	4293      	cmp	r3, r2
    4e56:	d90e      	bls.n	4e76 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    4e58:	4c12      	ldr	r4, [pc, #72]	; (4ea4 <CAN0_Handler+0xa0>)
    4e5a:	4d14      	ldr	r5, [pc, #80]	; (4eac <CAN0_Handler+0xa8>)
    4e5c:	9b00      	ldr	r3, [sp, #0]
    4e5e:	18e3      	adds	r3, r4, r3
    4e60:	7a18      	ldrb	r0, [r3, #8]
    4e62:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e64:	9b00      	ldr	r3, [sp, #0]
    4e66:	3301      	adds	r3, #1
    4e68:	9300      	str	r3, [sp, #0]
    4e6a:	6863      	ldr	r3, [r4, #4]
    4e6c:	031b      	lsls	r3, r3, #12
    4e6e:	0f1b      	lsrs	r3, r3, #28
    4e70:	9a00      	ldr	r2, [sp, #0]
    4e72:	4293      	cmp	r3, r2
    4e74:	d8f2      	bhi.n	4e5c <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    4e76:	9b01      	ldr	r3, [sp, #4]
    4e78:	011b      	lsls	r3, r3, #4
    4e7a:	d402      	bmi.n	4e82 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4e7c:	9b01      	ldr	r3, [sp, #4]
    4e7e:	00db      	lsls	r3, r3, #3
    4e80:	d509      	bpl.n	4e96 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4e82:	4b06      	ldr	r3, [pc, #24]	; (4e9c <CAN0_Handler+0x98>)
    4e84:	681b      	ldr	r3, [r3, #0]
    4e86:	22c0      	movs	r2, #192	; 0xc0
    4e88:	0552      	lsls	r2, r2, #21
    4e8a:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4e8c:	2280      	movs	r2, #128	; 0x80
    4e8e:	0512      	lsls	r2, r2, #20
    4e90:	2382      	movs	r3, #130	; 0x82
    4e92:	05db      	lsls	r3, r3, #23
    4e94:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    4e96:	b003      	add	sp, #12
    4e98:	bd30      	pop	{r4, r5, pc}
    4e9a:	46c0      	nop			; (mov r8, r8)
    4e9c:	2000010c 	.word	0x2000010c
    4ea0:	20000218 	.word	0x20000218
    4ea4:	20000038 	.word	0x20000038
    4ea8:	00007f0d 	.word	0x00007f0d
    4eac:	00004de5 	.word	0x00004de5

00004eb0 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    4eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4eb2:	4657      	mov	r7, sl
    4eb4:	464e      	mov	r6, r9
    4eb6:	4645      	mov	r5, r8
    4eb8:	b4e0      	push	{r5, r6, r7}
    4eba:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4ebc:	2900      	cmp	r1, #0
    4ebe:	d104      	bne.n	4eca <read_bytes+0x1a>
    4ec0:	e01e      	b.n	4f00 <read_bytes+0x50>
    4ec2:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    4ec4:	2c00      	cmp	r4, #0
    4ec6:	d109      	bne.n	4edc <read_bytes+0x2c>
    4ec8:	e01a      	b.n	4f00 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4eca:	4c10      	ldr	r4, [pc, #64]	; (4f0c <read_bytes+0x5c>)
    4ecc:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4ece:	4f10      	ldr	r7, [pc, #64]	; (4f10 <read_bytes+0x60>)
    4ed0:	4e10      	ldr	r6, [pc, #64]	; (4f14 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4ed2:	003a      	movs	r2, r7
    4ed4:	4810      	ldr	r0, [pc, #64]	; (4f18 <read_bytes+0x68>)
    4ed6:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    4ed8:	20ff      	movs	r0, #255	; 0xff
    4eda:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4edc:	6838      	ldr	r0, [r7, #0]
    4ede:	6835      	ldr	r5, [r6, #0]
    4ee0:	42a8      	cmp	r0, r5
    4ee2:	d00b      	beq.n	4efc <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4ee4:	6815      	ldr	r5, [r2, #0]
    4ee6:	1c68      	adds	r0, r5, #1
    4ee8:	6010      	str	r0, [r2, #0]
    4eea:	4640      	mov	r0, r8
    4eec:	5d45      	ldrb	r5, [r0, r5]
    4eee:	4650      	mov	r0, sl
    4ef0:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    4ef2:	6815      	ldr	r5, [r2, #0]
    4ef4:	4660      	mov	r0, ip
    4ef6:	4005      	ands	r5, r0
    4ef8:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4efa:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4efc:	428b      	cmp	r3, r1
    4efe:	d1e0      	bne.n	4ec2 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    4f00:	bc1c      	pop	{r2, r3, r4}
    4f02:	4690      	mov	r8, r2
    4f04:	4699      	mov	r9, r3
    4f06:	46a2      	mov	sl, r4
    4f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f0a:	46c0      	nop			; (mov r8, r8)
    4f0c:	0000270f 	.word	0x0000270f
    4f10:	20000048 	.word	0x20000048
    4f14:	20000110 	.word	0x20000110
    4f18:	20000114 	.word	0x20000114

00004f1c <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    4f1c:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4f1e:	3901      	subs	r1, #1
    4f20:	2900      	cmp	r1, #0
    4f22:	dd09      	ble.n	4f38 <check_sum+0x1c>
    4f24:	2200      	movs	r2, #0
    4f26:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    4f28:	5cc4      	ldrb	r4, [r0, r3]
    4f2a:	1912      	adds	r2, r2, r4
    4f2c:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4f2e:	3301      	adds	r3, #1
    4f30:	b2db      	uxtb	r3, r3
    4f32:	428b      	cmp	r3, r1
    4f34:	dbf8      	blt.n	4f28 <check_sum+0xc>
    4f36:	e000      	b.n	4f3a <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    4f38:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    4f3a:	4250      	negs	r0, r2
    4f3c:	b2c0      	uxtb	r0, r0
}
    4f3e:	bd10      	pop	{r4, pc}

00004f40 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    4f40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f42:	4657      	mov	r7, sl
    4f44:	464e      	mov	r6, r9
    4f46:	4645      	mov	r5, r8
    4f48:	b4e0      	push	{r5, r6, r7}
    4f4a:	0007      	movs	r7, r0
    4f4c:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f4e:	1e4e      	subs	r6, r1, #1
    4f50:	10f6      	asrs	r6, r6, #3
    4f52:	3601      	adds	r6, #1
    4f54:	2e00      	cmp	r6, #0
    4f56:	dd1d      	ble.n	4f94 <send_message+0x54>
    4f58:	2100      	movs	r1, #0
    4f5a:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f5c:	4b10      	ldr	r3, [pc, #64]	; (4fa0 <send_message+0x60>)
    4f5e:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f60:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    4f62:	4b10      	ldr	r3, [pc, #64]	; (4fa4 <send_message+0x64>)
    4f64:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    4f66:	2d08      	cmp	r5, #8
    4f68:	d907      	bls.n	4f7a <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f6a:	00c9      	lsls	r1, r1, #3
    4f6c:	1879      	adds	r1, r7, r1
    4f6e:	2208      	movs	r2, #8
    4f70:	2001      	movs	r0, #1
    4f72:	47c8      	blx	r9
			length = length - 8;
    4f74:	3d08      	subs	r5, #8
    4f76:	b2ed      	uxtb	r5, r5
    4f78:	e004      	b.n	4f84 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f7a:	00c9      	lsls	r1, r1, #3
    4f7c:	1879      	adds	r1, r7, r1
    4f7e:	002a      	movs	r2, r5
    4f80:	2001      	movs	r0, #1
    4f82:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    4f84:	20fa      	movs	r0, #250	; 0xfa
    4f86:	0040      	lsls	r0, r0, #1
    4f88:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f8a:	3401      	adds	r4, #1
    4f8c:	b2e4      	uxtb	r4, r4
    4f8e:	1e21      	subs	r1, r4, #0
    4f90:	42b1      	cmp	r1, r6
    4f92:	dbe8      	blt.n	4f66 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    4f94:	bc1c      	pop	{r2, r3, r4}
    4f96:	4690      	mov	r8, r2
    4f98:	4699      	mov	r9, r3
    4f9a:	46a2      	mov	sl, r4
    4f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f9e:	46c0      	nop			; (mov r8, r8)
    4fa0:	00004d65 	.word	0x00004d65
    4fa4:	000075ed 	.word	0x000075ed

00004fa8 <address_answer>:
		}
	}
}

void address_answer(void)
{
    4fa8:	b510      	push	{r4, lr}
    4faa:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4fac:	ac01      	add	r4, sp, #4
    4fae:	2355      	movs	r3, #85	; 0x55
    4fb0:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4fb2:	4b0b      	ldr	r3, [pc, #44]	; (4fe0 <address_answer+0x38>)
    4fb4:	781b      	ldrb	r3, [r3, #0]
    4fb6:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    4fb8:	4a0a      	ldr	r2, [pc, #40]	; (4fe4 <address_answer+0x3c>)
    4fba:	7812      	ldrb	r2, [r2, #0]
    4fbc:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    4fbe:	2201      	movs	r2, #1
    4fc0:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    4fc2:	3257      	adds	r2, #87	; 0x57
    4fc4:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    4fc6:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    4fc8:	2104      	movs	r1, #4
    4fca:	466b      	mov	r3, sp
    4fcc:	1dd8      	adds	r0, r3, #7
    4fce:	4b06      	ldr	r3, [pc, #24]	; (4fe8 <address_answer+0x40>)
    4fd0:	4798      	blx	r3
    4fd2:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    4fd4:	2107      	movs	r1, #7
    4fd6:	0020      	movs	r0, r4
    4fd8:	4b04      	ldr	r3, [pc, #16]	; (4fec <address_answer+0x44>)
    4fda:	4798      	blx	r3
}
    4fdc:	b004      	add	sp, #16
    4fde:	bd10      	pop	{r4, pc}
    4fe0:	20000ec1 	.word	0x20000ec1
    4fe4:	20000f1c 	.word	0x20000f1c
    4fe8:	00004f1d 	.word	0x00004f1d
    4fec:	00004f41 	.word	0x00004f41

00004ff0 <profile_answer>:

void profile_answer(void)
{
    4ff0:	b570      	push	{r4, r5, r6, lr}
	profile_data[0] = 0x55;
    4ff2:	4c5b      	ldr	r4, [pc, #364]	; (5160 <profile_answer+0x170>)
    4ff4:	2155      	movs	r1, #85	; 0x55
    4ff6:	7021      	strb	r1, [r4, #0]
	profile_data[1] = ID_address;
    4ff8:	4b5a      	ldr	r3, [pc, #360]	; (5164 <profile_answer+0x174>)
    4ffa:	781b      	ldrb	r3, [r3, #0]
    4ffc:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    4ffe:	4b5a      	ldr	r3, [pc, #360]	; (5168 <profile_answer+0x178>)
    5000:	781b      	ldrb	r3, [r3, #0]
    5002:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    5004:	225a      	movs	r2, #90	; 0x5a
    5006:	70e2      	strb	r2, [r4, #3]
	profile_data[4] = 0xd6;
    5008:	23d6      	movs	r3, #214	; 0xd6
    500a:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //数据开始
    500c:	3bc9      	subs	r3, #201	; 0xc9
    500e:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    5010:	3b0c      	subs	r3, #12
    5012:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6000;    //额定容量
    5014:	336f      	adds	r3, #111	; 0x6f
    5016:	71e3      	strb	r3, [r4, #7]
	profile_data[8] = 6000>>8;
    5018:	3b59      	subs	r3, #89	; 0x59
    501a:	7223      	strb	r3, [r4, #8]
	profile_data[9] = 4800;    // 公称电压
    501c:	33a9      	adds	r3, #169	; 0xa9
    501e:	7263      	strb	r3, [r4, #9]
	profile_data[10] = 4800>>8;
    5020:	3bae      	subs	r3, #174	; 0xae
    5022:	72a3      	strb	r3, [r4, #10]
	profile_data[11] = 45;    //充电最高温度
    5024:	202d      	movs	r0, #45	; 0x2d
    5026:	72e0      	strb	r0, [r4, #11]
	profile_data[12] = -10;    //充电最低温度
    5028:	33e4      	adds	r3, #228	; 0xe4
    502a:	7323      	strb	r3, [r4, #12]
	
	profile_data[13] = 0;    //制造公司名
    502c:	2300      	movs	r3, #0
    502e:	7363      	strb	r3, [r4, #13]
	profile_data[14] = 0;
    5030:	73a3      	strb	r3, [r4, #14]
	profile_data[15] = 0;
    5032:	73e3      	strb	r3, [r4, #15]
	profile_data[16] = 0;
    5034:	7423      	strb	r3, [r4, #16]
	profile_data[17] = 0;
    5036:	7463      	strb	r3, [r4, #17]
	profile_data[18] = 0;
    5038:	74a3      	strb	r3, [r4, #18]
	profile_data[19] = 0;
    503a:	74e3      	strb	r3, [r4, #19]
	profile_data[20] = 0;
    503c:	7523      	strb	r3, [r4, #20]
	
	profile_data[21] = 0;    //模组名
    503e:	7563      	strb	r3, [r4, #21]
	profile_data[22] = 0;
    5040:	75a3      	strb	r3, [r4, #22]
	profile_data[23] = 0;
    5042:	75e3      	strb	r3, [r4, #23]
	profile_data[24] = 0;
    5044:	7623      	strb	r3, [r4, #24]
	profile_data[25] = 0;
    5046:	7663      	strb	r3, [r4, #25]
	profile_data[26] = 0;
    5048:	76a3      	strb	r3, [r4, #26]
	profile_data[27] = 0;
    504a:	76e3      	strb	r3, [r4, #27]
	profile_data[28] = 0;	
    504c:	7723      	strb	r3, [r4, #28]
	
	profile_data[29] = 0;    //制造日
    504e:	7763      	strb	r3, [r4, #29]
	profile_data[30] = 0;
    5050:	77a3      	strb	r3, [r4, #30]
	
	profile_data[31] = 0;    //制造S/N
    5052:	77e3      	strb	r3, [r4, #31]
	profile_data[32] = 0;
    5054:	2520      	movs	r5, #32
    5056:	5563      	strb	r3, [r4, r5]
	
	profile_data[33] = 0;    //通信协议
    5058:	3501      	adds	r5, #1
    505a:	5563      	strb	r3, [r4, r5]
	profile_data[34] = 0;    //F/W version
    505c:	3501      	adds	r5, #1
    505e:	5563      	strb	r3, [r4, r5]
	profile_data[35] = 0;    //数据 version
    5060:	3501      	adds	r5, #1
    5062:	5563      	strb	r3, [r4, r5]
	profile_data[36] = 0;    //保护板version
    5064:	3501      	adds	r5, #1
    5066:	5563      	strb	r3, [r4, r5]
	
	profile_data[37] = 0;    //满充电解除SOC
    5068:	3501      	adds	r5, #1
    506a:	5563      	strb	r3, [r4, r5]
	profile_data[38] = 0;	
    506c:	3501      	adds	r5, #1
    506e:	5563      	strb	r3, [r4, r5]
	
	profile_data[39] = 0;    //充电完成解除SOC
    5070:	3501      	adds	r5, #1
    5072:	5563      	strb	r3, [r4, r5]
	profile_data[40] = 0;
    5074:	3501      	adds	r5, #1
    5076:	5563      	strb	r3, [r4, r5]
		
	profile_data[41] = 0;    //CV控制开始电芯电压1
    5078:	3501      	adds	r5, #1
    507a:	5563      	strb	r3, [r4, r5]
	profile_data[42] = 0;
    507c:	3501      	adds	r5, #1
    507e:	5563      	strb	r3, [r4, r5]
		
	profile_data[43] = 0;    //CV控制开始电芯电压2
    5080:	3501      	adds	r5, #1
    5082:	5563      	strb	r3, [r4, r5]
	profile_data[44] = 0;		
    5084:	3501      	adds	r5, #1
    5086:	5563      	strb	r3, [r4, r5]

	profile_data[45] = 0;    //CV控制开始电芯电压3
    5088:	5423      	strb	r3, [r4, r0]
	profile_data[46] = 0;
    508a:	3001      	adds	r0, #1
    508c:	5423      	strb	r3, [r4, r0]

	profile_data[47] = 0;    //CV控制开始电芯电压4
    508e:	3001      	adds	r0, #1
    5090:	5423      	strb	r3, [r4, r0]
	profile_data[48] = 0;
    5092:	3001      	adds	r0, #1
    5094:	5423      	strb	r3, [r4, r0]

	profile_data[49] = 0;    //放电中止电压
    5096:	3001      	adds	r0, #1
    5098:	5423      	strb	r3, [r4, r0]
	profile_data[50] = 0;
    509a:	3001      	adds	r0, #1
    509c:	5423      	strb	r3, [r4, r0]
	
	profile_data[51] = 0;    //过充电保护电压1
    509e:	3001      	adds	r0, #1
    50a0:	5423      	strb	r3, [r4, r0]
	profile_data[52] = 0;
    50a2:	3001      	adds	r0, #1
    50a4:	5423      	strb	r3, [r4, r0]
	
	profile_data[53] = 0;    //过放电保护电压1
    50a6:	3001      	adds	r0, #1
    50a8:	5423      	strb	r3, [r4, r0]
	profile_data[54] = 0;
    50aa:	3001      	adds	r0, #1
    50ac:	5423      	strb	r3, [r4, r0]

	profile_data[55] = 0;    //过充电保护电压2
    50ae:	3001      	adds	r0, #1
    50b0:	5423      	strb	r3, [r4, r0]
	profile_data[56] = 0;
    50b2:	3001      	adds	r0, #1
    50b4:	5423      	strb	r3, [r4, r0]
	
	profile_data[57] = 0;    //过放电保护电压2
    50b6:	3001      	adds	r0, #1
    50b8:	5423      	strb	r3, [r4, r0]
	profile_data[58] = 0;	
    50ba:	3001      	adds	r0, #1
    50bc:	5423      	strb	r3, [r4, r0]
	
	profile_data[59] = 0;    //最大充电电流限制值
    50be:	3001      	adds	r0, #1
    50c0:	5423      	strb	r3, [r4, r0]
	profile_data[60] = 0;	
    50c2:	3001      	adds	r0, #1
    50c4:	5423      	strb	r3, [r4, r0]
	
	profile_data[61] = 0;    //最大放电电流限制值
    50c6:	3001      	adds	r0, #1
    50c8:	5423      	strb	r3, [r4, r0]
	profile_data[62] = 0;	
    50ca:	3001      	adds	r0, #1
    50cc:	5423      	strb	r3, [r4, r0]
	
	profile_data[63] = 0;    //充电过电流
    50ce:	3001      	adds	r0, #1
    50d0:	5423      	strb	r3, [r4, r0]
	profile_data[64] = 0;
    50d2:	3001      	adds	r0, #1
    50d4:	5423      	strb	r3, [r4, r0]
	
	profile_data[65] = 0;    //充电放电流
    50d6:	3001      	adds	r0, #1
    50d8:	5423      	strb	r3, [r4, r0]
	profile_data[66] = 0;
    50da:	3001      	adds	r0, #1
    50dc:	5423      	strb	r3, [r4, r0]
	
	profile_data[67] = 0;    //过温升保护温度
    50de:	3001      	adds	r0, #1
    50e0:	5423      	strb	r3, [r4, r0]
	profile_data[68] = 0;	 //均衡控制开始电压差
    50e2:	3001      	adds	r0, #1
    50e4:	5423      	strb	r3, [r4, r0]
	profile_data[69] = 0;    //均衡控制开始电压差
    50e6:	3001      	adds	r0, #1
    50e8:	5423      	strb	r3, [r4, r0]
	profile_data[70] = 0;    //满充电容量测定终止SOC
    50ea:	3001      	adds	r0, #1
    50ec:	5423      	strb	r3, [r4, r0]
	
	profile_data[71] = 0;    //1C 充放电电流
    50ee:	3001      	adds	r0, #1
    50f0:	5423      	strb	r3, [r4, r0]
	profile_data[72] = 0;
    50f2:	3001      	adds	r0, #1
    50f4:	5423      	strb	r3, [r4, r0]
	
	profile_data[73] = 0;    //最大充电倍率设定1
    50f6:	3001      	adds	r0, #1
    50f8:	5423      	strb	r3, [r4, r0]
	profile_data[74] = 0;
    50fa:	3001      	adds	r0, #1
    50fc:	5423      	strb	r3, [r4, r0]

	profile_data[75] = 0;    //最大充电倍率设定2
    50fe:	3001      	adds	r0, #1
    5100:	5423      	strb	r3, [r4, r0]
	profile_data[76] = 0;
    5102:	3001      	adds	r0, #1
    5104:	5423      	strb	r3, [r4, r0]
	
	profile_data[77] = 0;    //最大充电倍率设定3
    5106:	3001      	adds	r0, #1
    5108:	5423      	strb	r3, [r4, r0]
	profile_data[78] = 0;
    510a:	3001      	adds	r0, #1
    510c:	5423      	strb	r3, [r4, r0]
	
	profile_data[79] = 0;    //最大充电倍率设定4
    510e:	3001      	adds	r0, #1
    5110:	5423      	strb	r3, [r4, r0]
	profile_data[80] = 0;
    5112:	3001      	adds	r0, #1
    5114:	5423      	strb	r3, [r4, r0]
	
	profile_data[81] = 0;    //最大放电倍率设定1
    5116:	3001      	adds	r0, #1
    5118:	5423      	strb	r3, [r4, r0]
	profile_data[82] = 0;
    511a:	3001      	adds	r0, #1
    511c:	5423      	strb	r3, [r4, r0]

	profile_data[83] = 0;    //最大放电倍率设定2
    511e:	3001      	adds	r0, #1
    5120:	5423      	strb	r3, [r4, r0]
	profile_data[84] = 0;
    5122:	3001      	adds	r0, #1
    5124:	5423      	strb	r3, [r4, r0]
	
	profile_data[85] = 0;    //最大放电倍率设定3
    5126:	5463      	strb	r3, [r4, r1]
	profile_data[86] = 0;
    5128:	3101      	adds	r1, #1
    512a:	5463      	strb	r3, [r4, r1]
	
	profile_data[87] = 0;    //最大放电倍率设定4
    512c:	3101      	adds	r1, #1
    512e:	5463      	strb	r3, [r4, r1]
	profile_data[88] = 0;
    5130:	3101      	adds	r1, #1
    5132:	5463      	strb	r3, [r4, r1]
	
	profile_data[89] = 0;    //DOD设定1
    5134:	3101      	adds	r1, #1
    5136:	5463      	strb	r3, [r4, r1]
	profile_data[90] = 0;    //DOD设定2
    5138:	54a3      	strb	r3, [r4, r2]
	profile_data[91] = 0;    //DOD设定3
    513a:	3201      	adds	r2, #1
    513c:	54a3      	strb	r3, [r4, r2]
	profile_data[92] = 0;    //DOD设定4
    513e:	3201      	adds	r2, #1
    5140:	54a3      	strb	r3, [r4, r2]
	
	profile_data[93] = 0;    //电芯的lot rank
    5142:	3201      	adds	r2, #1
    5144:	54a3      	strb	r3, [r4, r2]
	profile_data[94] = 0;
    5146:	3201      	adds	r2, #1
    5148:	54a3      	strb	r3, [r4, r2]
	
	profile_data[95] = check_sum(profile_data+3,93);
    514a:	1ce0      	adds	r0, r4, #3
    514c:	3104      	adds	r1, #4
    514e:	4b07      	ldr	r3, [pc, #28]	; (516c <profile_answer+0x17c>)
    5150:	4798      	blx	r3
    5152:	235f      	movs	r3, #95	; 0x5f
    5154:	54e0      	strb	r0, [r4, r3]
	send_message(profile_data,96);
    5156:	2160      	movs	r1, #96	; 0x60
    5158:	0020      	movs	r0, r4
    515a:	4b05      	ldr	r3, [pc, #20]	; (5170 <profile_answer+0x180>)
    515c:	4798      	blx	r3
}
    515e:	bd70      	pop	{r4, r5, r6, pc}
    5160:	2000004c 	.word	0x2000004c
    5164:	20000ec1 	.word	0x20000ec1
    5168:	20000f1c 	.word	0x20000f1c
    516c:	00004f1d 	.word	0x00004f1d
    5170:	00004f41 	.word	0x00004f41

00005174 <battery_answer>:

void battery_answer(void)
{
    5174:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    5176:	2137      	movs	r1, #55	; 0x37
    5178:	4801      	ldr	r0, [pc, #4]	; (5180 <battery_answer+0xc>)
    517a:	4b02      	ldr	r3, [pc, #8]	; (5184 <battery_answer+0x10>)
    517c:	4798      	blx	r3
}
    517e:	bd10      	pop	{r4, pc}
    5180:	200000cc 	.word	0x200000cc
    5184:	00004f41 	.word	0x00004f41

00005188 <latch_answer>:

void latch_answer(void)
{
    5188:	b510      	push	{r4, lr}
    518a:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    518c:	ac01      	add	r4, sp, #4
    518e:	2355      	movs	r3, #85	; 0x55
    5190:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    5192:	4b0c      	ldr	r3, [pc, #48]	; (51c4 <latch_answer+0x3c>)
    5194:	781b      	ldrb	r3, [r3, #0]
    5196:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5198:	4b0b      	ldr	r3, [pc, #44]	; (51c8 <latch_answer+0x40>)
    519a:	781b      	ldrb	r3, [r3, #0]
    519c:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x01;
    519e:	2301      	movs	r3, #1
    51a0:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x58;
    51a2:	3357      	adds	r3, #87	; 0x57
    51a4:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = Latch_id;    // 数据开始
    51a6:	4b09      	ldr	r3, [pc, #36]	; (51cc <latch_answer+0x44>)
    51a8:	781b      	ldrb	r3, [r3, #0]
    51aa:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    51ac:	2104      	movs	r1, #4
    51ae:	466b      	mov	r3, sp
    51b0:	1dd8      	adds	r0, r3, #7
    51b2:	4b07      	ldr	r3, [pc, #28]	; (51d0 <latch_answer+0x48>)
    51b4:	4798      	blx	r3
    51b6:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    51b8:	2107      	movs	r1, #7
    51ba:	0020      	movs	r0, r4
    51bc:	4b05      	ldr	r3, [pc, #20]	; (51d4 <latch_answer+0x4c>)
    51be:	4798      	blx	r3
}
    51c0:	b004      	add	sp, #16
    51c2:	bd10      	pop	{r4, pc}
    51c4:	20000ec1 	.word	0x20000ec1
    51c8:	20000f1c 	.word	0x20000f1c
    51cc:	20000ec8 	.word	0x20000ec8
    51d0:	00004f1d 	.word	0x00004f1d
    51d4:	00004f41 	.word	0x00004f41

000051d8 <battery_load>:
{
	
}

void battery_load(void)
{
    51d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    51da:	4647      	mov	r7, r8
    51dc:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	uint32_t DCH_CHG_temp = 0;
	
	battery_data[0] = 0x55;
    51de:	4c5e      	ldr	r4, [pc, #376]	; (5358 <battery_load+0x180>)
    51e0:	2355      	movs	r3, #85	; 0x55
    51e2:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    51e4:	4b5d      	ldr	r3, [pc, #372]	; (535c <battery_load+0x184>)
    51e6:	781b      	ldrb	r3, [r3, #0]
    51e8:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    51ea:	4b5d      	ldr	r3, [pc, #372]	; (5360 <battery_load+0x188>)
    51ec:	781b      	ldrb	r3, [r3, #0]
    51ee:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    51f0:	2631      	movs	r6, #49	; 0x31
    51f2:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    51f4:	23d5      	movs	r3, #213	; 0xd5
    51f6:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    51f8:	4b5a      	ldr	r3, [pc, #360]	; (5364 <battery_load+0x18c>)
    51fa:	781b      	ldrb	r3, [r3, #0]
    51fc:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    51fe:	4b5a      	ldr	r3, [pc, #360]	; (5368 <battery_load+0x190>)
    5200:	881a      	ldrh	r2, [r3, #0]
    5202:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    5204:	881a      	ldrh	r2, [r3, #0]
    5206:	0a12      	lsrs	r2, r2, #8
    5208:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    520a:	685a      	ldr	r2, [r3, #4]
    520c:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    520e:	685a      	ldr	r2, [r3, #4]
    5210:	1212      	asrs	r2, r2, #8
    5212:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    5214:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5216:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    5218:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    521a:	0a1b      	lsrs	r3, r3, #8
    521c:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    521e:	4b53      	ldr	r3, [pc, #332]	; (536c <battery_load+0x194>)
    5220:	2200      	movs	r2, #0
    5222:	5e9a      	ldrsh	r2, [r3, r2]
    5224:	23e1      	movs	r3, #225	; 0xe1
    5226:	00db      	lsls	r3, r3, #3
    5228:	435a      	muls	r2, r3
    522a:	17d3      	asrs	r3, r2, #31
    522c:	045b      	lsls	r3, r3, #17
    522e:	0c5b      	lsrs	r3, r3, #17
    5230:	189b      	adds	r3, r3, r2
    5232:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    5234:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    5236:	121b      	asrs	r3, r3, #8
    5238:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    523a:	4b4d      	ldr	r3, [pc, #308]	; (5370 <battery_load+0x198>)
    523c:	2000      	movs	r0, #0
    523e:	5618      	ldrsb	r0, [r3, r0]
    5240:	4b4c      	ldr	r3, [pc, #304]	; (5374 <battery_load+0x19c>)
    5242:	781b      	ldrb	r3, [r3, #0]
    5244:	b25b      	sxtb	r3, r3
    5246:	18c0      	adds	r0, r0, r3
    5248:	4b4b      	ldr	r3, [pc, #300]	; (5378 <battery_load+0x1a0>)
    524a:	781b      	ldrb	r3, [r3, #0]
    524c:	b25b      	sxtb	r3, r3
    524e:	18c0      	adds	r0, r0, r3
    5250:	4f4a      	ldr	r7, [pc, #296]	; (537c <battery_load+0x1a4>)
    5252:	2103      	movs	r1, #3
    5254:	47b8      	blx	r7
    5256:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    5258:	4b49      	ldr	r3, [pc, #292]	; (5380 <battery_load+0x1a8>)
    525a:	881b      	ldrh	r3, [r3, #0]
    525c:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    525e:	4b49      	ldr	r3, [pc, #292]	; (5384 <battery_load+0x1ac>)
    5260:	881b      	ldrh	r3, [r3, #0]
    5262:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    5264:	2500      	movs	r5, #0
    5266:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    5268:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    526a:	4b47      	ldr	r3, [pc, #284]	; (5388 <battery_load+0x1b0>)
    526c:	8818      	ldrh	r0, [r3, #0]
    526e:	4b47      	ldr	r3, [pc, #284]	; (538c <battery_load+0x1b4>)
    5270:	4358      	muls	r0, r3
    5272:	4947      	ldr	r1, [pc, #284]	; (5390 <battery_load+0x1b8>)
    5274:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    5276:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    5278:	0a00      	lsrs	r0, r0, #8
    527a:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    527c:	4b45      	ldr	r3, [pc, #276]	; (5394 <battery_load+0x1bc>)
    527e:	8818      	ldrh	r0, [r3, #0]
    5280:	2332      	movs	r3, #50	; 0x32
    5282:	33ff      	adds	r3, #255	; 0xff
    5284:	4698      	mov	r8, r3
    5286:	4358      	muls	r0, r3
    5288:	4941      	ldr	r1, [pc, #260]	; (5390 <battery_load+0x1b8>)
    528a:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    528c:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    528e:	0a00      	lsrs	r0, r0, #8
    5290:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    5292:	4b41      	ldr	r3, [pc, #260]	; (5398 <battery_load+0x1c0>)
    5294:	8818      	ldrh	r0, [r3, #0]
    5296:	4643      	mov	r3, r8
    5298:	4358      	muls	r0, r3
    529a:	493d      	ldr	r1, [pc, #244]	; (5390 <battery_load+0x1b8>)
    529c:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    529e:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    52a0:	0a00      	lsrs	r0, r0, #8
    52a2:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    52a4:	4b3d      	ldr	r3, [pc, #244]	; (539c <battery_load+0x1c4>)
    52a6:	8818      	ldrh	r0, [r3, #0]
    52a8:	4643      	mov	r3, r8
    52aa:	4358      	muls	r0, r3
    52ac:	4938      	ldr	r1, [pc, #224]	; (5390 <battery_load+0x1b8>)
    52ae:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    52b0:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    52b2:	0a00      	lsrs	r0, r0, #8
    52b4:	76a0      	strb	r0, [r4, #26]
	
	DCH_CHG_temp = DCH_Val/1000;
    52b6:	4b3a      	ldr	r3, [pc, #232]	; (53a0 <battery_load+0x1c8>)
    52b8:	6818      	ldr	r0, [r3, #0]
    52ba:	4f3a      	ldr	r7, [pc, #232]	; (53a4 <battery_load+0x1cc>)
    52bc:	21fa      	movs	r1, #250	; 0xfa
    52be:	0089      	lsls	r1, r1, #2
    52c0:	47b8      	blx	r7
	battery_data[27] = DCH_CHG_temp;    //累积放电量
    52c2:	76e0      	strb	r0, [r4, #27]
	battery_data[28] = DCH_CHG_temp>>8;
    52c4:	0a03      	lsrs	r3, r0, #8
    52c6:	7723      	strb	r3, [r4, #28]
	battery_data[29] = DCH_CHG_temp>>16;
    52c8:	0c03      	lsrs	r3, r0, #16
    52ca:	7763      	strb	r3, [r4, #29]
	battery_data[30] = DCH_CHG_temp>>24;
    52cc:	0e00      	lsrs	r0, r0, #24
    52ce:	77a0      	strb	r0, [r4, #30]
	
	DCH_CHG_temp = CHG_Val/1000;
    52d0:	4b35      	ldr	r3, [pc, #212]	; (53a8 <battery_load+0x1d0>)
    52d2:	6818      	ldr	r0, [r3, #0]
    52d4:	21fa      	movs	r1, #250	; 0xfa
    52d6:	0089      	lsls	r1, r1, #2
    52d8:	47b8      	blx	r7
	battery_data[31] = DCH_CHG_temp;    //累积充电量
    52da:	77e0      	strb	r0, [r4, #31]
	battery_data[32] = DCH_CHG_temp>>8;
    52dc:	0a02      	lsrs	r2, r0, #8
    52de:	2320      	movs	r3, #32
    52e0:	54e2      	strb	r2, [r4, r3]
	battery_data[33] = DCH_CHG_temp>>16;
    52e2:	0c02      	lsrs	r2, r0, #16
    52e4:	3301      	adds	r3, #1
    52e6:	54e2      	strb	r2, [r4, r3]
	battery_data[34] = DCH_CHG_temp>>24;	
    52e8:	0e00      	lsrs	r0, r0, #24
    52ea:	3301      	adds	r3, #1
    52ec:	54e0      	strb	r0, [r4, r3]
	
	battery_data[35] = Time_Val;    //累积利用时间
    52ee:	4b2f      	ldr	r3, [pc, #188]	; (53ac <battery_load+0x1d4>)
    52f0:	681b      	ldr	r3, [r3, #0]
    52f2:	2223      	movs	r2, #35	; 0x23
    52f4:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    52f6:	0a19      	lsrs	r1, r3, #8
    52f8:	3201      	adds	r2, #1
    52fa:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    52fc:	0c19      	lsrs	r1, r3, #16
    52fe:	3201      	adds	r2, #1
    5300:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    5302:	0e1b      	lsrs	r3, r3, #24
    5304:	3201      	adds	r2, #1
    5306:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    5308:	2327      	movs	r3, #39	; 0x27
    530a:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    530c:	3301      	adds	r3, #1
    530e:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    5310:	3301      	adds	r3, #1
    5312:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    5314:	3301      	adds	r3, #1
    5316:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    5318:	3301      	adds	r3, #1
    531a:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    531c:	3301      	adds	r3, #1
    531e:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    5320:	3301      	adds	r3, #1
    5322:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = 0;    //异常 Flag
    5324:	3301      	adds	r3, #1
    5326:	54e5      	strb	r5, [r4, r3]
	battery_data[47] = 0;    //异常 Flag
    5328:	3301      	adds	r3, #1
    532a:	54e5      	strb	r5, [r4, r3]
	battery_data[48] = 0;    //异常 Flag
    532c:	3301      	adds	r3, #1
    532e:	54e5      	strb	r5, [r4, r3]
	
	battery_data[49] = 0;    //电池状态
    5330:	55a5      	strb	r5, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    5332:	3302      	adds	r3, #2
    5334:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    5336:	3301      	adds	r3, #1
    5338:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    533a:	324f      	adds	r2, #79	; 0x4f
    533c:	3301      	adds	r3, #1
    533e:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    5340:	3a68      	subs	r2, #104	; 0x68
    5342:	3301      	adds	r3, #1
    5344:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    5346:	1ce0      	adds	r0, r4, #3
    5348:	2134      	movs	r1, #52	; 0x34
    534a:	4b19      	ldr	r3, [pc, #100]	; (53b0 <battery_load+0x1d8>)
    534c:	4798      	blx	r3
    534e:	2336      	movs	r3, #54	; 0x36
    5350:	54e0      	strb	r0, [r4, r3]
}
    5352:	bc04      	pop	{r2}
    5354:	4690      	mov	r8, r2
    5356:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5358:	200000cc 	.word	0x200000cc
    535c:	20000ec1 	.word	0x20000ec1
    5360:	20000f1c 	.word	0x20000f1c
    5364:	20000ec8 	.word	0x20000ec8
    5368:	20000ecc 	.word	0x20000ecc
    536c:	20000f26 	.word	0x20000f26
    5370:	20000efa 	.word	0x20000efa
    5374:	20000ec2 	.word	0x20000ec2
    5378:	20000ec0 	.word	0x20000ec0
    537c:	000097ed 	.word	0x000097ed
    5380:	20000e08 	.word	0x20000e08
    5384:	20001090 	.word	0x20001090
    5388:	20000ef8 	.word	0x20000ef8
    538c:	000017d8 	.word	0x000017d8
    5390:	00002710 	.word	0x00002710
    5394:	20000ec4 	.word	0x20000ec4
    5398:	20000ec6 	.word	0x20000ec6
    539c:	20000f00 	.word	0x20000f00
    53a0:	20000f20 	.word	0x20000f20
    53a4:	000096d9 	.word	0x000096d9
    53a8:	20000efc 	.word	0x20000efc
    53ac:	20000f14 	.word	0x20000f14
    53b0:	00004f1d 	.word	0x00004f1d

000053b4 <can_process>:
	}
}


void can_process(void)
{
    53b4:	b570      	push	{r4, r5, r6, lr}
    53b6:	b0c2      	sub	sp, #264	; 0x108
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
    53b8:	4b5d      	ldr	r3, [pc, #372]	; (5530 <can_process+0x17c>)
    53ba:	681a      	ldr	r2, [r3, #0]
    53bc:	4b5d      	ldr	r3, [pc, #372]	; (5534 <can_process+0x180>)
    53be:	681b      	ldr	r3, [r3, #0]
    53c0:	429a      	cmp	r2, r3
    53c2:	d100      	bne.n	53c6 <can_process+0x12>
    53c4:	e0b2      	b.n	552c <can_process+0x178>
	{
		broadcast = 0;
		CanTxBuffer[0] = 0x55;
    53c6:	2255      	movs	r2, #85	; 0x55
    53c8:	4b5b      	ldr	r3, [pc, #364]	; (5538 <can_process+0x184>)
    53ca:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    53cc:	2101      	movs	r1, #1
    53ce:	466b      	mov	r3, sp
    53d0:	1dd8      	adds	r0, r3, #7
    53d2:	4b5a      	ldr	r3, [pc, #360]	; (553c <can_process+0x188>)
    53d4:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    53d6:	466b      	mov	r3, sp
    53d8:	3307      	adds	r3, #7
    53da:	781b      	ldrb	r3, [r3, #0]
    53dc:	2b55      	cmp	r3, #85	; 0x55
    53de:	d000      	beq.n	53e2 <can_process+0x2e>
    53e0:	e0a4      	b.n	552c <can_process+0x178>
		{
			read_bytes(&ch,1);
    53e2:	2101      	movs	r1, #1
    53e4:	466b      	mov	r3, sp
    53e6:	1dd8      	adds	r0, r3, #7
    53e8:	4b54      	ldr	r3, [pc, #336]	; (553c <can_process+0x188>)
    53ea:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    53ec:	466b      	mov	r3, sp
    53ee:	79dc      	ldrb	r4, [r3, #7]
    53f0:	2c00      	cmp	r4, #0
    53f2:	d134      	bne.n	545e <can_process+0xaa>
			{
				read_bytes(&ch,1);
    53f4:	2101      	movs	r1, #1
    53f6:	466b      	mov	r3, sp
    53f8:	1dd8      	adds	r0, r3, #7
    53fa:	4b50      	ldr	r3, [pc, #320]	; (553c <can_process+0x188>)
    53fc:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    53fe:	466b      	mov	r3, sp
    5400:	3307      	adds	r3, #7
    5402:	781b      	ldrb	r3, [r3, #0]
    5404:	2b00      	cmp	r3, #0
    5406:	d000      	beq.n	540a <can_process+0x56>
    5408:	e090      	b.n	552c <can_process+0x178>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    540a:	2101      	movs	r1, #1
    540c:	466b      	mov	r3, sp
    540e:	1dd8      	adds	r0, r3, #7
    5410:	4b4a      	ldr	r3, [pc, #296]	; (553c <can_process+0x188>)
    5412:	4798      	blx	r3
					if(ch == 0x00)
    5414:	466b      	mov	r3, sp
    5416:	3307      	adds	r3, #7
    5418:	781b      	ldrb	r3, [r3, #0]
    541a:	2b00      	cmp	r3, #0
    541c:	d000      	beq.n	5420 <can_process+0x6c>
    541e:	e085      	b.n	552c <can_process+0x178>
					{
						read_bytes(&ch,1); 
    5420:	2101      	movs	r1, #1
    5422:	466b      	mov	r3, sp
    5424:	1dd8      	adds	r0, r3, #7
    5426:	4b45      	ldr	r3, [pc, #276]	; (553c <can_process+0x188>)
    5428:	4798      	blx	r3
						if(ch == 0x01)
    542a:	466b      	mov	r3, sp
    542c:	3307      	adds	r3, #7
    542e:	781b      	ldrb	r3, [r3, #0]
    5430:	2b01      	cmp	r3, #1
    5432:	d17b      	bne.n	552c <can_process+0x178>
						{
							read_bytes(&ch,1); 
    5434:	2101      	movs	r1, #1
    5436:	466b      	mov	r3, sp
    5438:	1dd8      	adds	r0, r3, #7
    543a:	4b40      	ldr	r3, [pc, #256]	; (553c <can_process+0x188>)
    543c:	4798      	blx	r3
							if(ch == 0xff)
    543e:	466b      	mov	r3, sp
    5440:	3307      	adds	r3, #7
    5442:	781b      	ldrb	r3, [r3, #0]
    5444:	2bff      	cmp	r3, #255	; 0xff
    5446:	d171      	bne.n	552c <can_process+0x178>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    5448:	483d      	ldr	r0, [pc, #244]	; (5540 <can_process+0x18c>)
    544a:	4b3e      	ldr	r3, [pc, #248]	; (5544 <can_process+0x190>)
    544c:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    544e:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    5452:	4a3d      	ldr	r2, [pc, #244]	; (5548 <can_process+0x194>)
    5454:	4b3d      	ldr	r3, [pc, #244]	; (554c <can_process+0x198>)
    5456:	60da      	str	r2, [r3, #12]
    5458:	f3bf 8f4f 	dsb	sy
    545c:	e7fe      	b.n	545c <can_process+0xa8>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    545e:	4b3c      	ldr	r3, [pc, #240]	; (5550 <can_process+0x19c>)
    5460:	781b      	ldrb	r3, [r3, #0]
    5462:	42a3      	cmp	r3, r4
    5464:	d001      	beq.n	546a <can_process+0xb6>
    5466:	2cff      	cmp	r4, #255	; 0xff
    5468:	d160      	bne.n	552c <can_process+0x178>
			{
				if (ch == 0xff)
				{
					broadcast = 1;
				}
				read_bytes(&Sequence_ID,1);   //取出定序ID
    546a:	2101      	movs	r1, #1
    546c:	4839      	ldr	r0, [pc, #228]	; (5554 <can_process+0x1a0>)
    546e:	4d33      	ldr	r5, [pc, #204]	; (553c <can_process+0x188>)
    5470:	47a8      	blx	r5
				read_bytes(buffer,1);   //第四个字节 数据长
    5472:	2101      	movs	r1, #1
    5474:	a802      	add	r0, sp, #8
    5476:	47a8      	blx	r5

				if(buffer[0] <= 4)
    5478:	ab02      	add	r3, sp, #8
    547a:	7819      	ldrb	r1, [r3, #0]
    547c:	2904      	cmp	r1, #4
    547e:	d855      	bhi.n	552c <can_process+0x178>
				{
					read_bytes(buffer+1,buffer[0]+2);
    5480:	3102      	adds	r1, #2
    5482:	2009      	movs	r0, #9
    5484:	4468      	add	r0, sp
    5486:	4b2d      	ldr	r3, [pc, #180]	; (553c <can_process+0x188>)
    5488:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    548a:	ae02      	add	r6, sp, #8
    548c:	7835      	ldrb	r5, [r6, #0]
    548e:	1ce9      	adds	r1, r5, #3
    5490:	b2c9      	uxtb	r1, r1
    5492:	0030      	movs	r0, r6
    5494:	4b30      	ldr	r3, [pc, #192]	; (5558 <can_process+0x1a4>)
    5496:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    5498:	1975      	adds	r5, r6, r5
    549a:	78ab      	ldrb	r3, [r5, #2]
    549c:	4283      	cmp	r3, r0
    549e:	d145      	bne.n	552c <can_process+0x178>
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
	{
		broadcast = 0;
    54a0:	0023      	movs	r3, r4
    54a2:	3bff      	subs	r3, #255	; 0xff
    54a4:	425a      	negs	r2, r3
    54a6:	4153      	adcs	r3, r2
    54a8:	b2db      	uxtb	r3, r3
				{
					read_bytes(buffer+1,buffer[0]+2);
					checksum = check_sum(buffer,buffer[0]+3);
					if ( checksum == (buffer[buffer[0]+2]) )
					{
						switch(buffer[1])
    54aa:	aa02      	add	r2, sp, #8
    54ac:	7852      	ldrb	r2, [r2, #1]
    54ae:	b2d1      	uxtb	r1, r2
    54b0:	29c5      	cmp	r1, #197	; 0xc5
    54b2:	d019      	beq.n	54e8 <can_process+0x134>
    54b4:	d804      	bhi.n	54c0 <can_process+0x10c>
    54b6:	2a48      	cmp	r2, #72	; 0x48
    54b8:	d024      	beq.n	5504 <can_process+0x150>
    54ba:	2a58      	cmp	r2, #88	; 0x58
    54bc:	d029      	beq.n	5512 <can_process+0x15e>
    54be:	e035      	b.n	552c <can_process+0x178>
    54c0:	b2d1      	uxtb	r1, r2
    54c2:	29c6      	cmp	r1, #198	; 0xc6
    54c4:	d017      	beq.n	54f6 <can_process+0x142>
    54c6:	29ce      	cmp	r1, #206	; 0xce
    54c8:	d130      	bne.n	552c <can_process+0x178>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    54ca:	4b24      	ldr	r3, [pc, #144]	; (555c <can_process+0x1a8>)
    54cc:	781b      	ldrb	r3, [r3, #0]
    54ce:	2b00      	cmp	r3, #0
    54d0:	d12c      	bne.n	552c <can_process+0x178>
								{
									Latch_id = buffer[2];
    54d2:	ab02      	add	r3, sp, #8
    54d4:	789a      	ldrb	r2, [r3, #2]
    54d6:	4b22      	ldr	r3, [pc, #136]	; (5560 <can_process+0x1ac>)
    54d8:	701a      	strb	r2, [r3, #0]
									battery_load();
    54da:	4b22      	ldr	r3, [pc, #136]	; (5564 <can_process+0x1b0>)
    54dc:	4798      	blx	r3
									if ( broadcast == 0)
    54de:	2cff      	cmp	r4, #255	; 0xff
    54e0:	d024      	beq.n	552c <can_process+0x178>
									{
										latch_answer();
    54e2:	4b21      	ldr	r3, [pc, #132]	; (5568 <can_process+0x1b4>)
    54e4:	4798      	blx	r3
    54e6:	e021      	b.n	552c <can_process+0x178>
									}
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0 && broadcast == 0)
    54e8:	4a1c      	ldr	r2, [pc, #112]	; (555c <can_process+0x1a8>)
    54ea:	7812      	ldrb	r2, [r2, #0]
    54ec:	4313      	orrs	r3, r2
    54ee:	d11d      	bne.n	552c <can_process+0x178>
								{
									battery_answer();
    54f0:	4b1e      	ldr	r3, [pc, #120]	; (556c <can_process+0x1b8>)
    54f2:	4798      	blx	r3
    54f4:	e01a      	b.n	552c <can_process+0x178>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0 && broadcast == 0)
    54f6:	4a19      	ldr	r2, [pc, #100]	; (555c <can_process+0x1a8>)
    54f8:	7812      	ldrb	r2, [r2, #0]
    54fa:	4313      	orrs	r3, r2
    54fc:	d116      	bne.n	552c <can_process+0x178>
								{
									profile_answer();
    54fe:	4b1c      	ldr	r3, [pc, #112]	; (5570 <can_process+0x1bc>)
    5500:	4798      	blx	r3
    5502:	e013      	b.n	552c <can_process+0x178>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0 && broadcast == 0)
    5504:	4a15      	ldr	r2, [pc, #84]	; (555c <can_process+0x1a8>)
    5506:	7812      	ldrb	r2, [r2, #0]
    5508:	4313      	orrs	r3, r2
    550a:	d10f      	bne.n	552c <can_process+0x178>
								{
									address_answer();
    550c:	4b19      	ldr	r3, [pc, #100]	; (5574 <can_process+0x1c0>)
    550e:	4798      	blx	r3
    5510:	e00c      	b.n	552c <can_process+0x178>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    5512:	ab02      	add	r3, sp, #8
    5514:	789a      	ldrb	r2, [r3, #2]
    5516:	4b0e      	ldr	r3, [pc, #56]	; (5550 <can_process+0x19c>)
    5518:	781b      	ldrb	r3, [r3, #0]
    551a:	429a      	cmp	r2, r3
    551c:	d106      	bne.n	552c <can_process+0x178>
    551e:	4b0f      	ldr	r3, [pc, #60]	; (555c <can_process+0x1a8>)
    5520:	781b      	ldrb	r3, [r3, #0]
    5522:	2b01      	cmp	r3, #1
    5524:	d102      	bne.n	552c <can_process+0x178>
								{
									address_conflict = 1;
    5526:	2201      	movs	r2, #1
    5528:	4b13      	ldr	r3, [pc, #76]	; (5578 <can_process+0x1c4>)
    552a:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
    552c:	b042      	add	sp, #264	; 0x108
    552e:	bd70      	pop	{r4, r5, r6, pc}
    5530:	20000048 	.word	0x20000048
    5534:	20000110 	.word	0x20000110
    5538:	20000f90 	.word	0x20000f90
    553c:	00004eb1 	.word	0x00004eb1
    5540:	0003fd00 	.word	0x0003fd00
    5544:	00008469 	.word	0x00008469
    5548:	05fa0004 	.word	0x05fa0004
    554c:	e000ed00 	.word	0xe000ed00
    5550:	20000ec1 	.word	0x20000ec1
    5554:	20000f1c 	.word	0x20000f1c
    5558:	00004f1d 	.word	0x00004f1d
    555c:	20000000 	.word	0x20000000
    5560:	20000ec8 	.word	0x20000ec8
    5564:	000051d9 	.word	0x000051d9
    5568:	00005189 	.word	0x00005189
    556c:	00005175 	.word	0x00005175
    5570:	00004ff1 	.word	0x00004ff1
    5574:	00004fa9 	.word	0x00004fa9
    5578:	2000021c 	.word	0x2000021c

0000557c <Address_Send>:
		
	}
}

void Address_Send(void)
{
    557c:	b510      	push	{r4, lr}
    557e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5580:	ac01      	add	r4, sp, #4
    5582:	2355      	movs	r3, #85	; 0x55
    5584:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    5586:	4b0a      	ldr	r3, [pc, #40]	; (55b0 <Address_Send+0x34>)
    5588:	781b      	ldrb	r3, [r3, #0]
    558a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    558c:	2300      	movs	r3, #0
    558e:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    5590:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    5592:	3348      	adds	r3, #72	; 0x48
    5594:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    5596:	2103      	movs	r1, #3
    5598:	466b      	mov	r3, sp
    559a:	1dd8      	adds	r0, r3, #7
    559c:	4b05      	ldr	r3, [pc, #20]	; (55b4 <Address_Send+0x38>)
    559e:	4798      	blx	r3
    55a0:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    55a2:	2106      	movs	r1, #6
    55a4:	0020      	movs	r0, r4
    55a6:	4b04      	ldr	r3, [pc, #16]	; (55b8 <Address_Send+0x3c>)
    55a8:	4798      	blx	r3
    55aa:	b004      	add	sp, #16
    55ac:	bd10      	pop	{r4, pc}
    55ae:	46c0      	nop			; (mov r8, r8)
    55b0:	20000ec1 	.word	0x20000ec1
    55b4:	00004f1d 	.word	0x00004f1d
    55b8:	00004f41 	.word	0x00004f41

000055bc <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    55bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    55be:	464f      	mov	r7, r9
    55c0:	4646      	mov	r6, r8
    55c2:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    55c4:	2382      	movs	r3, #130	; 0x82
    55c6:	05db      	lsls	r3, r3, #23
    55c8:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    55ca:	065b      	lsls	r3, r3, #25
    55cc:	d40d      	bmi.n	55ea <Address_Init+0x2e>
	{
		ID_address = 0x01;
    55ce:	2201      	movs	r2, #1
    55d0:	4b28      	ldr	r3, [pc, #160]	; (5674 <Address_Init+0xb8>)
    55d2:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    55d4:	2200      	movs	r2, #0
    55d6:	4b28      	ldr	r3, [pc, #160]	; (5678 <Address_Init+0xbc>)
    55d8:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    55da:	2382      	movs	r3, #130	; 0x82
    55dc:	05db      	lsls	r3, r3, #23
    55de:	3220      	adds	r2, #32
    55e0:	615a      	str	r2, [r3, #20]
    55e2:	2280      	movs	r2, #128	; 0x80
    55e4:	0112      	lsls	r2, r2, #4
    55e6:	615a      	str	r2, [r3, #20]
    55e8:	e040      	b.n	566c <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    55ea:	2182      	movs	r1, #130	; 0x82
    55ec:	05c9      	lsls	r1, r1, #23
		ID_OUT_Low();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == true);//等待ID_IN 为低
    55ee:	2210      	movs	r2, #16
    55f0:	6a0b      	ldr	r3, [r1, #32]
    55f2:	421a      	tst	r2, r3
    55f4:	d1fc      	bne.n	55f0 <Address_Init+0x34>
		delay_ms(10);
    55f6:	200a      	movs	r0, #10
    55f8:	4b20      	ldr	r3, [pc, #128]	; (567c <Address_Init+0xc0>)
    55fa:	4798      	blx	r3
    55fc:	2182      	movs	r1, #130	; 0x82
    55fe:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == true);//确认ID_IN 为低
    5600:	2210      	movs	r2, #16
    5602:	6a0b      	ldr	r3, [r1, #32]
    5604:	421a      	tst	r2, r3
    5606:	d1fc      	bne.n	5602 <Address_Init+0x46>
		
		ID_address = 0x01;
    5608:	2201      	movs	r2, #1
    560a:	4b1a      	ldr	r3, [pc, #104]	; (5674 <Address_Init+0xb8>)
    560c:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    560e:	4f1a      	ldr	r7, [pc, #104]	; (5678 <Address_Init+0xbc>)
		{
			Address_Send();
    5610:	4b1b      	ldr	r3, [pc, #108]	; (5680 <Address_Init+0xc4>)
    5612:	4699      	mov	r9, r3
			time_count = 0;
    5614:	4b1b      	ldr	r3, [pc, #108]	; (5684 <Address_Init+0xc8>)
    5616:	4698      	mov	r8, r3
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5618:	e025      	b.n	5666 <Address_Init+0xaa>
		{
			Address_Send();
    561a:	47c8      	blx	r9
			time_count = 0;
    561c:	2300      	movs	r3, #0
    561e:	4642      	mov	r2, r8
    5620:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    5622:	4a19      	ldr	r2, [pc, #100]	; (5688 <Address_Init+0xcc>)
    5624:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    5626:	4e19      	ldr	r6, [pc, #100]	; (568c <Address_Init+0xd0>)
				time_count++;
    5628:	4c16      	ldr	r4, [pc, #88]	; (5684 <Address_Init+0xc8>)
				delay_ms(1);
    562a:	4d14      	ldr	r5, [pc, #80]	; (567c <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    562c:	47b0      	blx	r6
				time_count++;
    562e:	6823      	ldr	r3, [r4, #0]
    5630:	3301      	adds	r3, #1
    5632:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    5634:	2001      	movs	r0, #1
    5636:	47a8      	blx	r5
				if (time_count >= 50)
    5638:	6823      	ldr	r3, [r4, #0]
    563a:	2b31      	cmp	r3, #49	; 0x31
    563c:	d907      	bls.n	564e <Address_Init+0x92>
				{
					address_assign_flag = 0;
    563e:	2200      	movs	r2, #0
    5640:	4b0d      	ldr	r3, [pc, #52]	; (5678 <Address_Init+0xbc>)
    5642:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5644:	3220      	adds	r2, #32
    5646:	2382      	movs	r3, #130	; 0x82
    5648:	05db      	lsls	r3, r3, #23
    564a:	615a      	str	r2, [r3, #20]
    564c:	e00b      	b.n	5666 <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    564e:	4b0e      	ldr	r3, [pc, #56]	; (5688 <Address_Init+0xcc>)
    5650:	781b      	ldrb	r3, [r3, #0]
    5652:	2b00      	cmp	r3, #0
    5654:	d0ea      	beq.n	562c <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_Low();
					break;
				}
			}
			if (address_assign_flag == 1)
    5656:	4b08      	ldr	r3, [pc, #32]	; (5678 <Address_Init+0xbc>)
    5658:	781b      	ldrb	r3, [r3, #0]
    565a:	2b01      	cmp	r3, #1
    565c:	d103      	bne.n	5666 <Address_Init+0xaa>
			{
				ID_address++;
    565e:	4a05      	ldr	r2, [pc, #20]	; (5674 <Address_Init+0xb8>)
    5660:	7813      	ldrb	r3, [r2, #0]
    5662:	3301      	adds	r3, #1
    5664:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5666:	783b      	ldrb	r3, [r7, #0]
    5668:	2b01      	cmp	r3, #1
    566a:	d0d6      	beq.n	561a <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    566c:	bc0c      	pop	{r2, r3}
    566e:	4690      	mov	r8, r2
    5670:	4699      	mov	r9, r3
    5672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5674:	20000ec1 	.word	0x20000ec1
    5678:	20000000 	.word	0x20000000
    567c:	00007619 	.word	0x00007619
    5680:	0000557d 	.word	0x0000557d
    5684:	20000214 	.word	0x20000214
    5688:	2000021c 	.word	0x2000021c
    568c:	000053b5 	.word	0x000053b5

00005690 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5690:	b500      	push	{lr}
    5692:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5694:	2300      	movs	r3, #0
    5696:	466a      	mov	r2, sp
    5698:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    569a:	4a07      	ldr	r2, [pc, #28]	; (56b8 <Configure_Flash+0x28>)
    569c:	6852      	ldr	r2, [r2, #4]
    569e:	06d2      	lsls	r2, r2, #27
    56a0:	0f12      	lsrs	r2, r2, #28
    56a2:	4669      	mov	r1, sp
    56a4:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    56a6:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    56a8:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    56aa:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    56ac:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    56ae:	4668      	mov	r0, sp
    56b0:	4b02      	ldr	r3, [pc, #8]	; (56bc <Configure_Flash+0x2c>)
    56b2:	4798      	blx	r3
}
    56b4:	b003      	add	sp, #12
    56b6:	bd00      	pop	{pc}
    56b8:	41004000 	.word	0x41004000
    56bc:	000081e1 	.word	0x000081e1

000056c0 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    56c0:	b570      	push	{r4, r5, r6, lr}
    56c2:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    56c4:	4c02      	ldr	r4, [pc, #8]	; (56d0 <Bsp_Erase_Row+0x10>)
    56c6:	0028      	movs	r0, r5
    56c8:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    56ca:	2805      	cmp	r0, #5
    56cc:	d0fb      	beq.n	56c6 <Bsp_Erase_Row+0x6>
}
    56ce:	bd70      	pop	{r4, r5, r6, pc}
    56d0:	00008469 	.word	0x00008469

000056d4 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    56d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56d6:	0006      	movs	r6, r0
    56d8:	000d      	movs	r5, r1
    56da:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    56dc:	4f03      	ldr	r7, [pc, #12]	; (56ec <Bsp_Write_Buffer+0x18>)
    56de:	0022      	movs	r2, r4
    56e0:	0029      	movs	r1, r5
    56e2:	0030      	movs	r0, r6
    56e4:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    56e6:	2805      	cmp	r0, #5
    56e8:	d0f9      	beq.n	56de <Bsp_Write_Buffer+0xa>
}
    56ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    56ec:	00008329 	.word	0x00008329

000056f0 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    56f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56f2:	0006      	movs	r6, r0
    56f4:	000d      	movs	r5, r1
    56f6:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    56f8:	4f03      	ldr	r7, [pc, #12]	; (5708 <Bsp_Read_Buffer+0x18>)
    56fa:	0022      	movs	r2, r4
    56fc:	0029      	movs	r1, r5
    56fe:	0030      	movs	r0, r6
    5700:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5702:	2805      	cmp	r0, #5
    5704:	d0f9      	beq.n	56fa <Bsp_Read_Buffer+0xa>
}
    5706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5708:	000083f1 	.word	0x000083f1

0000570c <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    570c:	4a34      	ldr	r2, [pc, #208]	; (57e0 <EEPROM_To_RAM+0xd4>)
    570e:	7851      	ldrb	r1, [r2, #1]
    5710:	4b34      	ldr	r3, [pc, #208]	; (57e4 <EEPROM_To_RAM+0xd8>)
    5712:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    5714:	7c99      	ldrb	r1, [r3, #18]
    5716:	b2c9      	uxtb	r1, r1
    5718:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    571a:	7c99      	ldrb	r1, [r3, #18]
    571c:	b2c9      	uxtb	r1, r1
    571e:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    5720:	7911      	ldrb	r1, [r2, #4]
    5722:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    5724:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    5726:	0209      	lsls	r1, r1, #8
    5728:	b289      	uxth	r1, r1
    572a:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    572c:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    572e:	7951      	ldrb	r1, [r2, #5]
    5730:	4301      	orrs	r1, r0
    5732:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    5734:	7991      	ldrb	r1, [r2, #6]
    5736:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5738:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    573a:	0209      	lsls	r1, r1, #8
    573c:	b289      	uxth	r1, r1
    573e:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    5740:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    5742:	79d1      	ldrb	r1, [r2, #7]
    5744:	4301      	orrs	r1, r0
    5746:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    5748:	7a11      	ldrb	r1, [r2, #8]
    574a:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    574c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    574e:	0209      	lsls	r1, r1, #8
    5750:	b289      	uxth	r1, r1
    5752:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5754:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    5756:	7a51      	ldrb	r1, [r2, #9]
    5758:	4301      	orrs	r1, r0
    575a:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    575c:	7ad1      	ldrb	r1, [r2, #11]
    575e:	4b22      	ldr	r3, [pc, #136]	; (57e8 <EEPROM_To_RAM+0xdc>)
    5760:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5762:	7b11      	ldrb	r1, [r2, #12]
    5764:	4b21      	ldr	r3, [pc, #132]	; (57ec <EEPROM_To_RAM+0xe0>)
    5766:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    5768:	8819      	ldrh	r1, [r3, #0]
    576a:	0209      	lsls	r1, r1, #8
    576c:	b289      	uxth	r1, r1
    576e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5770:	8818      	ldrh	r0, [r3, #0]
    5772:	7b51      	ldrb	r1, [r2, #13]
    5774:	4301      	orrs	r1, r0
    5776:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    5778:	7b91      	ldrb	r1, [r2, #14]
    577a:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    577c:	8859      	ldrh	r1, [r3, #2]
    577e:	0209      	lsls	r1, r1, #8
    5780:	b289      	uxth	r1, r1
    5782:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5784:	8858      	ldrh	r0, [r3, #2]
    5786:	7bd1      	ldrb	r1, [r2, #15]
    5788:	4301      	orrs	r1, r0
    578a:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    578c:	2110      	movs	r1, #16
    578e:	5651      	ldrsb	r1, [r2, r1]
    5790:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5792:	2111      	movs	r1, #17
    5794:	5651      	ldrsb	r1, [r2, r1]
    5796:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    5798:	7c91      	ldrb	r1, [r2, #18]
    579a:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    579c:	88d9      	ldrh	r1, [r3, #6]
    579e:	b249      	sxtb	r1, r1
    57a0:	0209      	lsls	r1, r1, #8
    57a2:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    57a4:	88d9      	ldrh	r1, [r3, #6]
    57a6:	b209      	sxth	r1, r1
    57a8:	7cd0      	ldrb	r0, [r2, #19]
    57aa:	4301      	orrs	r1, r0
    57ac:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    57ae:	7d11      	ldrb	r1, [r2, #20]
    57b0:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    57b2:	8919      	ldrh	r1, [r3, #8]
    57b4:	b249      	sxtb	r1, r1
    57b6:	0209      	lsls	r1, r1, #8
    57b8:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    57ba:	8919      	ldrh	r1, [r3, #8]
    57bc:	b209      	sxth	r1, r1
    57be:	7d50      	ldrb	r0, [r2, #21]
    57c0:	4301      	orrs	r1, r0
    57c2:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    57c4:	7d91      	ldrb	r1, [r2, #22]
    57c6:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    57c8:	8959      	ldrh	r1, [r3, #10]
    57ca:	0209      	lsls	r1, r1, #8
    57cc:	b289      	uxth	r1, r1
    57ce:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    57d0:	8958      	ldrh	r0, [r3, #10]
    57d2:	7dd1      	ldrb	r1, [r2, #23]
    57d4:	4301      	orrs	r1, r0
    57d6:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    57d8:	7e12      	ldrb	r2, [r2, #24]
    57da:	b252      	sxtb	r2, r2
    57dc:	731a      	strb	r2, [r3, #12]
}
    57de:	4770      	bx	lr
    57e0:	200010a0 	.word	0x200010a0
    57e4:	20000ecc 	.word	0x20000ecc
    57e8:	20000f8c 	.word	0x20000f8c
    57ec:	20000f7c 	.word	0x20000f7c

000057f0 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    57f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    57f2:	4b2e      	ldr	r3, [pc, #184]	; (58ac <EEPROM_Init+0xbc>)
    57f4:	22b3      	movs	r2, #179	; 0xb3
    57f6:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    57f8:	492d      	ldr	r1, [pc, #180]	; (58b0 <EEPROM_Init+0xc0>)
    57fa:	880a      	ldrh	r2, [r1, #0]
    57fc:	0a12      	lsrs	r2, r2, #8
    57fe:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    5800:	880a      	ldrh	r2, [r1, #0]
    5802:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    5804:	4a2b      	ldr	r2, [pc, #172]	; (58b4 <EEPROM_Init+0xc4>)
    5806:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5808:	0a09      	lsrs	r1, r1, #8
    580a:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    580c:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    580e:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    5810:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5812:	0a09      	lsrs	r1, r1, #8
    5814:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    5816:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5818:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    581a:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    581c:	0a09      	lsrs	r1, r1, #8
    581e:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    5820:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    5822:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    5824:	4a24      	ldr	r2, [pc, #144]	; (58b8 <EEPROM_Init+0xc8>)
    5826:	8812      	ldrh	r2, [r2, #0]
    5828:	0a11      	lsrs	r1, r2, #8
    582a:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    582c:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    582e:	4a23      	ldr	r2, [pc, #140]	; (58bc <EEPROM_Init+0xcc>)
    5830:	8811      	ldrh	r1, [r2, #0]
    5832:	0a09      	lsrs	r1, r1, #8
    5834:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    5836:	8811      	ldrh	r1, [r2, #0]
    5838:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    583a:	8851      	ldrh	r1, [r2, #2]
    583c:	0a09      	lsrs	r1, r1, #8
    583e:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    5840:	8851      	ldrh	r1, [r2, #2]
    5842:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    5844:	7911      	ldrb	r1, [r2, #4]
    5846:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    5848:	7951      	ldrb	r1, [r2, #5]
    584a:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    584c:	88d1      	ldrh	r1, [r2, #6]
    584e:	0a09      	lsrs	r1, r1, #8
    5850:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5852:	88d1      	ldrh	r1, [r2, #6]
    5854:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    5856:	8911      	ldrh	r1, [r2, #8]
    5858:	0a09      	lsrs	r1, r1, #8
    585a:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    585c:	8911      	ldrh	r1, [r2, #8]
    585e:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5860:	8951      	ldrh	r1, [r2, #10]
    5862:	0a09      	lsrs	r1, r1, #8
    5864:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    5866:	8951      	ldrh	r1, [r2, #10]
    5868:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    586a:	7b12      	ldrb	r2, [r2, #12]
    586c:	b252      	sxtb	r2, r2
    586e:	1212      	asrs	r2, r2, #8
    5870:	761a      	strb	r2, [r3, #24]
    5872:	001a      	movs	r2, r3
    5874:	3319      	adds	r3, #25
    5876:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    5878:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    587a:	7810      	ldrb	r0, [r2, #0]
    587c:	181b      	adds	r3, r3, r0
    587e:	b2db      	uxtb	r3, r3
    5880:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5882:	428a      	cmp	r2, r1
    5884:	d1f9      	bne.n	587a <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    5886:	4c09      	ldr	r4, [pc, #36]	; (58ac <EEPROM_Init+0xbc>)
    5888:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    588a:	4d0d      	ldr	r5, [pc, #52]	; (58c0 <EEPROM_Init+0xd0>)
    588c:	0028      	movs	r0, r5
    588e:	4f0d      	ldr	r7, [pc, #52]	; (58c4 <EEPROM_Init+0xd4>)
    5890:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5892:	4e0d      	ldr	r6, [pc, #52]	; (58c8 <EEPROM_Init+0xd8>)
    5894:	0030      	movs	r0, r6
    5896:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5898:	221a      	movs	r2, #26
    589a:	0021      	movs	r1, r4
    589c:	0028      	movs	r0, r5
    589e:	4d0b      	ldr	r5, [pc, #44]	; (58cc <EEPROM_Init+0xdc>)
    58a0:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    58a2:	221a      	movs	r2, #26
    58a4:	0021      	movs	r1, r4
    58a6:	0030      	movs	r0, r6
    58a8:	47a8      	blx	r5

    58aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    58ac:	200010a0 	.word	0x200010a0
    58b0:	20000f02 	.word	0x20000f02
    58b4:	20000ecc 	.word	0x20000ecc
    58b8:	20000f8c 	.word	0x20000f8c
    58bc:	20000f7c 	.word	0x20000f7c
    58c0:	0003fe00 	.word	0x0003fe00
    58c4:	000056c1 	.word	0x000056c1
    58c8:	0003ff00 	.word	0x0003ff00
    58cc:	000056d5 	.word	0x000056d5

000058d0 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    58d0:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    58d2:	4c10      	ldr	r4, [pc, #64]	; (5914 <EEPROM_BACKUP_READ+0x44>)
    58d4:	221a      	movs	r2, #26
    58d6:	0021      	movs	r1, r4
    58d8:	480f      	ldr	r0, [pc, #60]	; (5918 <EEPROM_BACKUP_READ+0x48>)
    58da:	4b10      	ldr	r3, [pc, #64]	; (591c <EEPROM_BACKUP_READ+0x4c>)
    58dc:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    58de:	7823      	ldrb	r3, [r4, #0]
    58e0:	2bb3      	cmp	r3, #179	; 0xb3
    58e2:	d113      	bne.n	590c <EEPROM_BACKUP_READ+0x3c>
    58e4:	4a0b      	ldr	r2, [pc, #44]	; (5914 <EEPROM_BACKUP_READ+0x44>)
    58e6:	0010      	movs	r0, r2
    58e8:	3019      	adds	r0, #25
    58ea:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    58ec:	7811      	ldrb	r1, [r2, #0]
    58ee:	185b      	adds	r3, r3, r1
    58f0:	b2db      	uxtb	r3, r3
    58f2:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    58f4:	4282      	cmp	r2, r0
    58f6:	d1f9      	bne.n	58ec <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    58f8:	4a06      	ldr	r2, [pc, #24]	; (5914 <EEPROM_BACKUP_READ+0x44>)
    58fa:	7e52      	ldrb	r2, [r2, #25]
    58fc:	429a      	cmp	r2, r3
    58fe:	d102      	bne.n	5906 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    5900:	4b07      	ldr	r3, [pc, #28]	; (5920 <EEPROM_BACKUP_READ+0x50>)
    5902:	4798      	blx	r3
    5904:	e004      	b.n	5910 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    5906:	4b07      	ldr	r3, [pc, #28]	; (5924 <EEPROM_BACKUP_READ+0x54>)
    5908:	4798      	blx	r3
    590a:	e001      	b.n	5910 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    590c:	4b05      	ldr	r3, [pc, #20]	; (5924 <EEPROM_BACKUP_READ+0x54>)
    590e:	4798      	blx	r3
   }
}
    5910:	bd10      	pop	{r4, pc}
    5912:	46c0      	nop			; (mov r8, r8)
    5914:	200010a0 	.word	0x200010a0
    5918:	0003ff00 	.word	0x0003ff00
    591c:	000056f1 	.word	0x000056f1
    5920:	0000570d 	.word	0x0000570d
    5924:	000057f1 	.word	0x000057f1

00005928 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5928:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    592a:	4c10      	ldr	r4, [pc, #64]	; (596c <SYS_EEPROM_Init+0x44>)
    592c:	221a      	movs	r2, #26
    592e:	0021      	movs	r1, r4
    5930:	480f      	ldr	r0, [pc, #60]	; (5970 <SYS_EEPROM_Init+0x48>)
    5932:	4b10      	ldr	r3, [pc, #64]	; (5974 <SYS_EEPROM_Init+0x4c>)
    5934:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    5936:	7823      	ldrb	r3, [r4, #0]
    5938:	2bb3      	cmp	r3, #179	; 0xb3
    593a:	d113      	bne.n	5964 <SYS_EEPROM_Init+0x3c>
    593c:	4a0b      	ldr	r2, [pc, #44]	; (596c <SYS_EEPROM_Init+0x44>)
    593e:	0010      	movs	r0, r2
    5940:	3019      	adds	r0, #25
    5942:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5944:	7811      	ldrb	r1, [r2, #0]
    5946:	185b      	adds	r3, r3, r1
    5948:	b2db      	uxtb	r3, r3
    594a:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    594c:	4282      	cmp	r2, r0
    594e:	d1f9      	bne.n	5944 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5950:	4a06      	ldr	r2, [pc, #24]	; (596c <SYS_EEPROM_Init+0x44>)
    5952:	7e52      	ldrb	r2, [r2, #25]
    5954:	429a      	cmp	r2, r3
    5956:	d102      	bne.n	595e <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5958:	4b07      	ldr	r3, [pc, #28]	; (5978 <SYS_EEPROM_Init+0x50>)
    595a:	4798      	blx	r3
    595c:	e004      	b.n	5968 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    595e:	4b07      	ldr	r3, [pc, #28]	; (597c <SYS_EEPROM_Init+0x54>)
    5960:	4798      	blx	r3
    5962:	e001      	b.n	5968 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5964:	4b05      	ldr	r3, [pc, #20]	; (597c <SYS_EEPROM_Init+0x54>)
    5966:	4798      	blx	r3
	}
}
    5968:	bd10      	pop	{r4, pc}
    596a:	46c0      	nop			; (mov r8, r8)
    596c:	200010a0 	.word	0x200010a0
    5970:	0003fe00 	.word	0x0003fe00
    5974:	000056f1 	.word	0x000056f1
    5978:	0000570d 	.word	0x0000570d
    597c:	000058d1 	.word	0x000058d1

00005980 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5980:	b5f0      	push	{r4, r5, r6, r7, lr}
    5982:	4647      	mov	r7, r8
    5984:	b480      	push	{r7}
    5986:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5988:	ac01      	add	r4, sp, #4
    598a:	2701      	movs	r7, #1
    598c:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    598e:	2600      	movs	r6, #0
    5990:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5992:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5994:	0021      	movs	r1, r4
    5996:	2029      	movs	r0, #41	; 0x29
    5998:	4d13      	ldr	r5, [pc, #76]	; (59e8 <Configure_GPIO+0x68>)
    599a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    599c:	2382      	movs	r3, #130	; 0x82
    599e:	05db      	lsls	r3, r3, #23
    59a0:	4698      	mov	r8, r3
    59a2:	3380      	adds	r3, #128	; 0x80
    59a4:	2280      	movs	r2, #128	; 0x80
    59a6:	0092      	lsls	r2, r2, #2
    59a8:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    59aa:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    59ac:	0021      	movs	r1, r4
    59ae:	2005      	movs	r0, #5
    59b0:	47a8      	blx	r5
    59b2:	2320      	movs	r3, #32
    59b4:	4642      	mov	r2, r8
    59b6:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    59b8:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    59ba:	0021      	movs	r1, r4
    59bc:	200b      	movs	r0, #11
    59be:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    59c0:	2380      	movs	r3, #128	; 0x80
    59c2:	011b      	lsls	r3, r3, #4
    59c4:	4642      	mov	r2, r8
    59c6:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    59c8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    59ca:	0021      	movs	r1, r4
    59cc:	2004      	movs	r0, #4
    59ce:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    59d0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    59d2:	0021      	movs	r1, r4
    59d4:	2006      	movs	r0, #6
    59d6:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    59d8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    59da:	0021      	movs	r1, r4
    59dc:	2024      	movs	r0, #36	; 0x24
    59de:	47a8      	blx	r5
	
    59e0:	b002      	add	sp, #8
    59e2:	bc04      	pop	{r2}
    59e4:	4690      	mov	r8, r2
    59e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59e8:	000084ed 	.word	0x000084ed

000059ec <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    59ec:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    59ee:	2a01      	cmp	r2, #1
    59f0:	d11b      	bne.n	5a2a <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    59f2:	4b1a      	ldr	r3, [pc, #104]	; (5a5c <EEPROM_Write_DATA+0x70>)
    59f4:	0a0a      	lsrs	r2, r1, #8
    59f6:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    59f8:	1818      	adds	r0, r3, r0
    59fa:	7041      	strb	r1, [r0, #1]
    59fc:	2319      	movs	r3, #25
    59fe:	3b01      	subs	r3, #1
    5a00:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5a02:	2b00      	cmp	r3, #0
    5a04:	d1fb      	bne.n	59fe <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5a06:	4c16      	ldr	r4, [pc, #88]	; (5a60 <EEPROM_Write_DATA+0x74>)
    5a08:	0020      	movs	r0, r4
    5a0a:	4e16      	ldr	r6, [pc, #88]	; (5a64 <EEPROM_Write_DATA+0x78>)
    5a0c:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5a0e:	4d16      	ldr	r5, [pc, #88]	; (5a68 <EEPROM_Write_DATA+0x7c>)
    5a10:	0028      	movs	r0, r5
    5a12:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a14:	4e11      	ldr	r6, [pc, #68]	; (5a5c <EEPROM_Write_DATA+0x70>)
    5a16:	221a      	movs	r2, #26
    5a18:	0031      	movs	r1, r6
    5a1a:	0020      	movs	r0, r4
    5a1c:	4c13      	ldr	r4, [pc, #76]	; (5a6c <EEPROM_Write_DATA+0x80>)
    5a1e:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a20:	221a      	movs	r2, #26
    5a22:	0031      	movs	r1, r6
    5a24:	0028      	movs	r0, r5
    5a26:	47a0      	blx	r4
    5a28:	e017      	b.n	5a5a <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    5a2a:	4b0c      	ldr	r3, [pc, #48]	; (5a5c <EEPROM_Write_DATA+0x70>)
    5a2c:	5419      	strb	r1, [r3, r0]
    5a2e:	2319      	movs	r3, #25
    5a30:	3b01      	subs	r3, #1
    5a32:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5a34:	2b00      	cmp	r3, #0
    5a36:	d1fb      	bne.n	5a30 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5a38:	4c09      	ldr	r4, [pc, #36]	; (5a60 <EEPROM_Write_DATA+0x74>)
    5a3a:	0020      	movs	r0, r4
    5a3c:	4e09      	ldr	r6, [pc, #36]	; (5a64 <EEPROM_Write_DATA+0x78>)
    5a3e:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5a40:	4d09      	ldr	r5, [pc, #36]	; (5a68 <EEPROM_Write_DATA+0x7c>)
    5a42:	0028      	movs	r0, r5
    5a44:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a46:	4e05      	ldr	r6, [pc, #20]	; (5a5c <EEPROM_Write_DATA+0x70>)
    5a48:	221a      	movs	r2, #26
    5a4a:	0031      	movs	r1, r6
    5a4c:	0020      	movs	r0, r4
    5a4e:	4c07      	ldr	r4, [pc, #28]	; (5a6c <EEPROM_Write_DATA+0x80>)
    5a50:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a52:	221a      	movs	r2, #26
    5a54:	0031      	movs	r1, r6
    5a56:	0028      	movs	r0, r5
    5a58:	47a0      	blx	r4
	}
}
    5a5a:	bd70      	pop	{r4, r5, r6, pc}
    5a5c:	200010a0 	.word	0x200010a0
    5a60:	0003fe00 	.word	0x0003fe00
    5a64:	000056c1 	.word	0x000056c1
    5a68:	0003ff00 	.word	0x0003ff00
    5a6c:	000056d5 	.word	0x000056d5

00005a70 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    5a70:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5a72:	4b7f      	ldr	r3, [pc, #508]	; (5c70 <His_Data_Save+0x200>)
    5a74:	881b      	ldrh	r3, [r3, #0]
    5a76:	b29b      	uxth	r3, r3
    5a78:	4a7e      	ldr	r2, [pc, #504]	; (5c74 <His_Data_Save+0x204>)
    5a7a:	8811      	ldrh	r1, [r2, #0]
    5a7c:	428b      	cmp	r3, r1
    5a7e:	d910      	bls.n	5aa2 <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    5a80:	4b7d      	ldr	r3, [pc, #500]	; (5c78 <His_Data_Save+0x208>)
    5a82:	781b      	ldrb	r3, [r3, #0]
    5a84:	3301      	adds	r3, #1
    5a86:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    5a88:	2b0a      	cmp	r3, #10
    5a8a:	d802      	bhi.n	5a92 <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    5a8c:	4a7a      	ldr	r2, [pc, #488]	; (5c78 <His_Data_Save+0x208>)
    5a8e:	7013      	strb	r3, [r2, #0]
    5a90:	e00a      	b.n	5aa8 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5a92:	2200      	movs	r2, #0
    5a94:	4b78      	ldr	r3, [pc, #480]	; (5c78 <His_Data_Save+0x208>)
    5a96:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    5a98:	3201      	adds	r2, #1
    5a9a:	200c      	movs	r0, #12
    5a9c:	4b77      	ldr	r3, [pc, #476]	; (5c7c <His_Data_Save+0x20c>)
    5a9e:	4798      	blx	r3
    5aa0:	e002      	b.n	5aa8 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5aa2:	2200      	movs	r2, #0
    5aa4:	4b74      	ldr	r3, [pc, #464]	; (5c78 <His_Data_Save+0x208>)
    5aa6:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    5aa8:	4b71      	ldr	r3, [pc, #452]	; (5c70 <His_Data_Save+0x200>)
    5aaa:	885b      	ldrh	r3, [r3, #2]
    5aac:	b29b      	uxth	r3, r3
    5aae:	4a74      	ldr	r2, [pc, #464]	; (5c80 <His_Data_Save+0x210>)
    5ab0:	8811      	ldrh	r1, [r2, #0]
    5ab2:	428b      	cmp	r3, r1
    5ab4:	d210      	bcs.n	5ad8 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    5ab6:	4b73      	ldr	r3, [pc, #460]	; (5c84 <His_Data_Save+0x214>)
    5ab8:	781b      	ldrb	r3, [r3, #0]
    5aba:	3301      	adds	r3, #1
    5abc:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5abe:	2b0a      	cmp	r3, #10
    5ac0:	d802      	bhi.n	5ac8 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5ac2:	4a70      	ldr	r2, [pc, #448]	; (5c84 <His_Data_Save+0x214>)
    5ac4:	7013      	strb	r3, [r2, #0]
    5ac6:	e00a      	b.n	5ade <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5ac8:	2200      	movs	r2, #0
    5aca:	4b6e      	ldr	r3, [pc, #440]	; (5c84 <His_Data_Save+0x214>)
    5acc:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    5ace:	3201      	adds	r2, #1
    5ad0:	200e      	movs	r0, #14
    5ad2:	4b6a      	ldr	r3, [pc, #424]	; (5c7c <His_Data_Save+0x20c>)
    5ad4:	4798      	blx	r3
    5ad6:	e002      	b.n	5ade <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5ad8:	2200      	movs	r2, #0
    5ada:	4b6a      	ldr	r3, [pc, #424]	; (5c84 <His_Data_Save+0x214>)
    5adc:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5ade:	4b6a      	ldr	r3, [pc, #424]	; (5c88 <His_Data_Save+0x218>)
    5ae0:	8819      	ldrh	r1, [r3, #0]
    5ae2:	4b63      	ldr	r3, [pc, #396]	; (5c70 <His_Data_Save+0x200>)
    5ae4:	791b      	ldrb	r3, [r3, #4]
    5ae6:	b25b      	sxtb	r3, r3
    5ae8:	4299      	cmp	r1, r3
    5aea:	da0f      	bge.n	5b0c <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    5aec:	4b67      	ldr	r3, [pc, #412]	; (5c8c <His_Data_Save+0x21c>)
    5aee:	781b      	ldrb	r3, [r3, #0]
    5af0:	3301      	adds	r3, #1
    5af2:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    5af4:	2b0a      	cmp	r3, #10
    5af6:	d802      	bhi.n	5afe <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    5af8:	4a64      	ldr	r2, [pc, #400]	; (5c8c <His_Data_Save+0x21c>)
    5afa:	7013      	strb	r3, [r2, #0]
    5afc:	e009      	b.n	5b12 <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    5afe:	2200      	movs	r2, #0
    5b00:	4b62      	ldr	r3, [pc, #392]	; (5c8c <His_Data_Save+0x21c>)
    5b02:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    5b04:	2010      	movs	r0, #16
    5b06:	4b5d      	ldr	r3, [pc, #372]	; (5c7c <His_Data_Save+0x20c>)
    5b08:	4798      	blx	r3
    5b0a:	e002      	b.n	5b12 <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    5b0c:	2200      	movs	r2, #0
    5b0e:	4b5f      	ldr	r3, [pc, #380]	; (5c8c <His_Data_Save+0x21c>)
    5b10:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    5b12:	4b5f      	ldr	r3, [pc, #380]	; (5c90 <His_Data_Save+0x220>)
    5b14:	8819      	ldrh	r1, [r3, #0]
    5b16:	4b56      	ldr	r3, [pc, #344]	; (5c70 <His_Data_Save+0x200>)
    5b18:	795b      	ldrb	r3, [r3, #5]
    5b1a:	b25b      	sxtb	r3, r3
    5b1c:	4299      	cmp	r1, r3
    5b1e:	dd0f      	ble.n	5b40 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    5b20:	4b5c      	ldr	r3, [pc, #368]	; (5c94 <His_Data_Save+0x224>)
    5b22:	781b      	ldrb	r3, [r3, #0]
    5b24:	3301      	adds	r3, #1
    5b26:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    5b28:	2b0a      	cmp	r3, #10
    5b2a:	d802      	bhi.n	5b32 <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    5b2c:	4a59      	ldr	r2, [pc, #356]	; (5c94 <His_Data_Save+0x224>)
    5b2e:	7013      	strb	r3, [r2, #0]
    5b30:	e009      	b.n	5b46 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    5b32:	2200      	movs	r2, #0
    5b34:	4b57      	ldr	r3, [pc, #348]	; (5c94 <His_Data_Save+0x224>)
    5b36:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    5b38:	2011      	movs	r0, #17
    5b3a:	4b50      	ldr	r3, [pc, #320]	; (5c7c <His_Data_Save+0x20c>)
    5b3c:	4798      	blx	r3
    5b3e:	e002      	b.n	5b46 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    5b40:	2200      	movs	r2, #0
    5b42:	4b54      	ldr	r3, [pc, #336]	; (5c94 <His_Data_Save+0x224>)
    5b44:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    5b46:	4b4a      	ldr	r3, [pc, #296]	; (5c70 <His_Data_Save+0x200>)
    5b48:	88db      	ldrh	r3, [r3, #6]
    5b4a:	b21b      	sxth	r3, r3
    5b4c:	4a52      	ldr	r2, [pc, #328]	; (5c98 <His_Data_Save+0x228>)
    5b4e:	2100      	movs	r1, #0
    5b50:	5e51      	ldrsh	r1, [r2, r1]
    5b52:	428b      	cmp	r3, r1
    5b54:	dd13      	ble.n	5b7e <His_Data_Save+0x10e>
    5b56:	2900      	cmp	r1, #0
    5b58:	da11      	bge.n	5b7e <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    5b5a:	4b50      	ldr	r3, [pc, #320]	; (5c9c <His_Data_Save+0x22c>)
    5b5c:	781b      	ldrb	r3, [r3, #0]
    5b5e:	3301      	adds	r3, #1
    5b60:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    5b62:	2b0a      	cmp	r3, #10
    5b64:	d802      	bhi.n	5b6c <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    5b66:	4a4d      	ldr	r2, [pc, #308]	; (5c9c <His_Data_Save+0x22c>)
    5b68:	7013      	strb	r3, [r2, #0]
    5b6a:	e00b      	b.n	5b84 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    5b6c:	2200      	movs	r2, #0
    5b6e:	4b4b      	ldr	r3, [pc, #300]	; (5c9c <His_Data_Save+0x22c>)
    5b70:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    5b72:	b289      	uxth	r1, r1
    5b74:	3201      	adds	r2, #1
    5b76:	2012      	movs	r0, #18
    5b78:	4b40      	ldr	r3, [pc, #256]	; (5c7c <His_Data_Save+0x20c>)
    5b7a:	4798      	blx	r3
    5b7c:	e002      	b.n	5b84 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    5b7e:	2200      	movs	r2, #0
    5b80:	4b46      	ldr	r3, [pc, #280]	; (5c9c <His_Data_Save+0x22c>)
    5b82:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5b84:	4b3a      	ldr	r3, [pc, #232]	; (5c70 <His_Data_Save+0x200>)
    5b86:	891b      	ldrh	r3, [r3, #8]
    5b88:	b21b      	sxth	r3, r3
    5b8a:	4a43      	ldr	r2, [pc, #268]	; (5c98 <His_Data_Save+0x228>)
    5b8c:	2100      	movs	r1, #0
    5b8e:	5e51      	ldrsh	r1, [r2, r1]
    5b90:	428b      	cmp	r3, r1
    5b92:	da13      	bge.n	5bbc <His_Data_Save+0x14c>
    5b94:	2900      	cmp	r1, #0
    5b96:	dd11      	ble.n	5bbc <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    5b98:	4b41      	ldr	r3, [pc, #260]	; (5ca0 <His_Data_Save+0x230>)
    5b9a:	781b      	ldrb	r3, [r3, #0]
    5b9c:	3301      	adds	r3, #1
    5b9e:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5ba0:	2b0a      	cmp	r3, #10
    5ba2:	d802      	bhi.n	5baa <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5ba4:	4a3e      	ldr	r2, [pc, #248]	; (5ca0 <His_Data_Save+0x230>)
    5ba6:	7013      	strb	r3, [r2, #0]
    5ba8:	e00b      	b.n	5bc2 <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    5baa:	2200      	movs	r2, #0
    5bac:	4b3c      	ldr	r3, [pc, #240]	; (5ca0 <His_Data_Save+0x230>)
    5bae:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    5bb0:	b289      	uxth	r1, r1
    5bb2:	3201      	adds	r2, #1
    5bb4:	2014      	movs	r0, #20
    5bb6:	4b31      	ldr	r3, [pc, #196]	; (5c7c <His_Data_Save+0x20c>)
    5bb8:	4798      	blx	r3
    5bba:	e002      	b.n	5bc2 <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    5bbc:	2200      	movs	r2, #0
    5bbe:	4b38      	ldr	r3, [pc, #224]	; (5ca0 <His_Data_Save+0x230>)
    5bc0:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5bc2:	4b38      	ldr	r3, [pc, #224]	; (5ca4 <His_Data_Save+0x234>)
    5bc4:	881b      	ldrh	r3, [r3, #0]
    5bc6:	4a2a      	ldr	r2, [pc, #168]	; (5c70 <His_Data_Save+0x200>)
    5bc8:	8952      	ldrh	r2, [r2, #10]
    5bca:	b29b      	uxth	r3, r3
    5bcc:	4293      	cmp	r3, r2
    5bce:	d913      	bls.n	5bf8 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    5bd0:	4b35      	ldr	r3, [pc, #212]	; (5ca8 <His_Data_Save+0x238>)
    5bd2:	781b      	ldrb	r3, [r3, #0]
    5bd4:	3301      	adds	r3, #1
    5bd6:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    5bd8:	2b0a      	cmp	r3, #10
    5bda:	d802      	bhi.n	5be2 <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    5bdc:	4a32      	ldr	r2, [pc, #200]	; (5ca8 <His_Data_Save+0x238>)
    5bde:	7013      	strb	r3, [r2, #0]
    5be0:	e00d      	b.n	5bfe <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5be2:	2200      	movs	r2, #0
    5be4:	4b30      	ldr	r3, [pc, #192]	; (5ca8 <His_Data_Save+0x238>)
    5be6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    5be8:	4b2e      	ldr	r3, [pc, #184]	; (5ca4 <His_Data_Save+0x234>)
    5bea:	8819      	ldrh	r1, [r3, #0]
    5bec:	b289      	uxth	r1, r1
    5bee:	3201      	adds	r2, #1
    5bf0:	2016      	movs	r0, #22
    5bf2:	4b22      	ldr	r3, [pc, #136]	; (5c7c <His_Data_Save+0x20c>)
    5bf4:	4798      	blx	r3
    5bf6:	e002      	b.n	5bfe <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    5bf8:	2200      	movs	r2, #0
    5bfa:	4b2b      	ldr	r3, [pc, #172]	; (5ca8 <His_Data_Save+0x238>)
    5bfc:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    5bfe:	4b2b      	ldr	r3, [pc, #172]	; (5cac <His_Data_Save+0x23c>)
    5c00:	8819      	ldrh	r1, [r3, #0]
    5c02:	4b1b      	ldr	r3, [pc, #108]	; (5c70 <His_Data_Save+0x200>)
    5c04:	7b1b      	ldrb	r3, [r3, #12]
    5c06:	b25b      	sxtb	r3, r3
    5c08:	4299      	cmp	r1, r3
    5c0a:	dd10      	ble.n	5c2e <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    5c0c:	4b28      	ldr	r3, [pc, #160]	; (5cb0 <His_Data_Save+0x240>)
    5c0e:	781b      	ldrb	r3, [r3, #0]
    5c10:	3301      	adds	r3, #1
    5c12:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    5c14:	2b0a      	cmp	r3, #10
    5c16:	d802      	bhi.n	5c1e <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    5c18:	4a25      	ldr	r2, [pc, #148]	; (5cb0 <His_Data_Save+0x240>)
    5c1a:	7013      	strb	r3, [r2, #0]
    5c1c:	e00a      	b.n	5c34 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    5c1e:	2200      	movs	r2, #0
    5c20:	4b23      	ldr	r3, [pc, #140]	; (5cb0 <His_Data_Save+0x240>)
    5c22:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    5c24:	3201      	adds	r2, #1
    5c26:	2018      	movs	r0, #24
    5c28:	4b14      	ldr	r3, [pc, #80]	; (5c7c <His_Data_Save+0x20c>)
    5c2a:	4798      	blx	r3
    5c2c:	e002      	b.n	5c34 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    5c2e:	2200      	movs	r2, #0
    5c30:	4b1f      	ldr	r3, [pc, #124]	; (5cb0 <His_Data_Save+0x240>)
    5c32:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    5c34:	4b1f      	ldr	r3, [pc, #124]	; (5cb4 <His_Data_Save+0x244>)
    5c36:	8819      	ldrh	r1, [r3, #0]
    5c38:	4b1f      	ldr	r3, [pc, #124]	; (5cb8 <His_Data_Save+0x248>)
    5c3a:	881b      	ldrh	r3, [r3, #0]
    5c3c:	428b      	cmp	r3, r1
    5c3e:	d012      	beq.n	5c66 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    5c40:	4b1e      	ldr	r3, [pc, #120]	; (5cbc <His_Data_Save+0x24c>)
    5c42:	781b      	ldrb	r3, [r3, #0]
    5c44:	3301      	adds	r3, #1
    5c46:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    5c48:	2b0a      	cmp	r3, #10
    5c4a:	d802      	bhi.n	5c52 <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    5c4c:	4a1b      	ldr	r2, [pc, #108]	; (5cbc <His_Data_Save+0x24c>)
    5c4e:	7013      	strb	r3, [r2, #0]
    5c50:	e00c      	b.n	5c6c <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    5c52:	2200      	movs	r2, #0
    5c54:	4b19      	ldr	r3, [pc, #100]	; (5cbc <His_Data_Save+0x24c>)
    5c56:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    5c58:	4b17      	ldr	r3, [pc, #92]	; (5cb8 <His_Data_Save+0x248>)
    5c5a:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    5c5c:	3201      	adds	r2, #1
    5c5e:	200a      	movs	r0, #10
    5c60:	4b06      	ldr	r3, [pc, #24]	; (5c7c <His_Data_Save+0x20c>)
    5c62:	4798      	blx	r3
    5c64:	e002      	b.n	5c6c <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    5c66:	2200      	movs	r2, #0
    5c68:	4b14      	ldr	r3, [pc, #80]	; (5cbc <His_Data_Save+0x24c>)
    5c6a:	701a      	strb	r2, [r3, #0]
	}
}
    5c6c:	bd10      	pop	{r4, pc}
    5c6e:	46c0      	nop			; (mov r8, r8)
    5c70:	20000f7c 	.word	0x20000f7c
    5c74:	20000ec6 	.word	0x20000ec6
    5c78:	20000228 	.word	0x20000228
    5c7c:	000059ed 	.word	0x000059ed
    5c80:	20000f00 	.word	0x20000f00
    5c84:	20000221 	.word	0x20000221
    5c88:	20000e08 	.word	0x20000e08
    5c8c:	20000226 	.word	0x20000226
    5c90:	20001090 	.word	0x20001090
    5c94:	20000220 	.word	0x20000220
    5c98:	20000f26 	.word	0x20000f26
    5c9c:	2000021d 	.word	0x2000021d
    5ca0:	20000227 	.word	0x20000227
    5ca4:	20000ecc 	.word	0x20000ecc
    5ca8:	20000222 	.word	0x20000222
    5cac:	2000109c 	.word	0x2000109c
    5cb0:	20000223 	.word	0x20000223
    5cb4:	20000f8c 	.word	0x20000f8c
    5cb8:	2000021e 	.word	0x2000021e
    5cbc:	20000224 	.word	0x20000224

00005cc0 <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    5cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cc2:	4657      	mov	r7, sl
    5cc4:	464e      	mov	r6, r9
    5cc6:	4645      	mov	r5, r8
    5cc8:	b4e0      	push	{r5, r6, r7}
    5cca:	b082      	sub	sp, #8
    5ccc:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
    5cce:	2902      	cmp	r1, #2
    5cd0:	d002      	beq.n	5cd8 <Write_Time_or_mAh+0x18>
    5cd2:	2903      	cmp	r1, #3
    5cd4:	d003      	beq.n	5cde <Write_Time_or_mAh+0x1e>
    5cd6:	e005      	b.n	5ce4 <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5cd8:	4b57      	ldr	r3, [pc, #348]	; (5e38 <Write_Time_or_mAh+0x178>)
    5cda:	4698      	mov	r8, r3
    5cdc:	e004      	b.n	5ce8 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5cde:	4b57      	ldr	r3, [pc, #348]	; (5e3c <Write_Time_or_mAh+0x17c>)
    5ce0:	4698      	mov	r8, r3
    5ce2:	e001      	b.n	5ce8 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5ce4:	4b56      	ldr	r3, [pc, #344]	; (5e40 <Write_Time_or_mAh+0x180>)
    5ce6:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    5ce8:	4643      	mov	r3, r8
    5cea:	1c5f      	adds	r7, r3, #1
    5cec:	37ff      	adds	r7, #255	; 0xff
    5cee:	2208      	movs	r2, #8
    5cf0:	4669      	mov	r1, sp
    5cf2:	0038      	movs	r0, r7
    5cf4:	4b53      	ldr	r3, [pc, #332]	; (5e44 <Write_Time_or_mAh+0x184>)
    5cf6:	4798      	blx	r3
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
    5cf8:	466b      	mov	r3, sp
    5cfa:	781b      	ldrb	r3, [r3, #0]
    5cfc:	2bff      	cmp	r3, #255	; 0xff
    5cfe:	d130      	bne.n	5d62 <Write_Time_or_mAh+0xa2>
    5d00:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5d02:	4e50      	ldr	r6, [pc, #320]	; (5e44 <Write_Time_or_mAh+0x184>)
    5d04:	b2e3      	uxtb	r3, r4
    5d06:	4699      	mov	r9, r3
    5d08:	00e5      	lsls	r5, r4, #3
    5d0a:	4445      	add	r5, r8
    5d0c:	2208      	movs	r2, #8
    5d0e:	4669      	mov	r1, sp
    5d10:	0028      	movs	r0, r5
    5d12:	47b0      	blx	r6
			if (buff[0] == 0xff)
    5d14:	466b      	mov	r3, sp
    5d16:	781b      	ldrb	r3, [r3, #0]
    5d18:	2bff      	cmp	r3, #255	; 0xff
    5d1a:	d11e      	bne.n	5d5a <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    5d1c:	2300      	movs	r3, #0
    5d1e:	466a      	mov	r2, sp
    5d20:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5d22:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5d24:	4652      	mov	r2, sl
    5d26:	0e12      	lsrs	r2, r2, #24
    5d28:	4669      	mov	r1, sp
    5d2a:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5d2c:	4652      	mov	r2, sl
    5d2e:	0c12      	lsrs	r2, r2, #16
    5d30:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5d32:	4652      	mov	r2, sl
    5d34:	0a12      	lsrs	r2, r2, #8
    5d36:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5d38:	466a      	mov	r2, sp
    5d3a:	4651      	mov	r1, sl
    5d3c:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5d3e:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5d40:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    5d42:	2208      	movs	r2, #8
    5d44:	4669      	mov	r1, sp
    5d46:	0028      	movs	r0, r5
    5d48:	4b3f      	ldr	r3, [pc, #252]	; (5e48 <Write_Time_or_mAh+0x188>)
    5d4a:	4798      	blx	r3
				if (i == 16)
    5d4c:	464b      	mov	r3, r9
    5d4e:	2b10      	cmp	r3, #16
    5d50:	d16b      	bne.n	5e2a <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    5d52:	0038      	movs	r0, r7
    5d54:	4b3d      	ldr	r3, [pc, #244]	; (5e4c <Write_Time_or_mAh+0x18c>)
    5d56:	4798      	blx	r3
    5d58:	e067      	b.n	5e2a <Write_Time_or_mAh+0x16a>
    5d5a:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
	{
		for (i=0;i<64;i++)
    5d5c:	2c40      	cmp	r4, #64	; 0x40
    5d5e:	d1d1      	bne.n	5d04 <Write_Time_or_mAh+0x44>
    5d60:	e063      	b.n	5e2a <Write_Time_or_mAh+0x16a>
    5d62:	2600      	movs	r6, #0
    5d64:	2400      	movs	r4, #0
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    5d66:	4b37      	ldr	r3, [pc, #220]	; (5e44 <Write_Time_or_mAh+0x184>)
    5d68:	4699      	mov	r9, r3
    5d6a:	00f5      	lsls	r5, r6, #3
    5d6c:	19ed      	adds	r5, r5, r7
    5d6e:	2208      	movs	r2, #8
    5d70:	4669      	mov	r1, sp
    5d72:	0028      	movs	r0, r5
    5d74:	47c8      	blx	r9
			if (buff[0] == 0xff)
    5d76:	466b      	mov	r3, sp
    5d78:	781b      	ldrb	r3, [r3, #0]
    5d7a:	2bff      	cmp	r3, #255	; 0xff
    5d7c:	d11d      	bne.n	5dba <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    5d7e:	2300      	movs	r3, #0
    5d80:	466a      	mov	r2, sp
    5d82:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5d84:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5d86:	4652      	mov	r2, sl
    5d88:	0e12      	lsrs	r2, r2, #24
    5d8a:	4669      	mov	r1, sp
    5d8c:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5d8e:	4652      	mov	r2, sl
    5d90:	0c12      	lsrs	r2, r2, #16
    5d92:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5d94:	4652      	mov	r2, sl
    5d96:	0a12      	lsrs	r2, r2, #8
    5d98:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5d9a:	466a      	mov	r2, sp
    5d9c:	4651      	mov	r1, sl
    5d9e:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5da0:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5da2:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    5da4:	2208      	movs	r2, #8
    5da6:	4669      	mov	r1, sp
    5da8:	0028      	movs	r0, r5
    5daa:	4b27      	ldr	r3, [pc, #156]	; (5e48 <Write_Time_or_mAh+0x188>)
    5dac:	4798      	blx	r3
				if (i == 16)
    5dae:	2c10      	cmp	r4, #16
    5db0:	d109      	bne.n	5dc6 <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    5db2:	4640      	mov	r0, r8
    5db4:	4b25      	ldr	r3, [pc, #148]	; (5e4c <Write_Time_or_mAh+0x18c>)
    5db6:	4798      	blx	r3
    5db8:	e037      	b.n	5e2a <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
    5dba:	3401      	adds	r4, #1
    5dbc:	b2e4      	uxtb	r4, r4
    5dbe:	3601      	adds	r6, #1
    5dc0:	2c20      	cmp	r4, #32
    5dc2:	d1d2      	bne.n	5d6a <Write_Time_or_mAh+0xaa>
    5dc4:	e001      	b.n	5dca <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    5dc6:	2c20      	cmp	r4, #32
    5dc8:	d12f      	bne.n	5e2a <Write_Time_or_mAh+0x16a>
    5dca:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5dcc:	4e1d      	ldr	r6, [pc, #116]	; (5e44 <Write_Time_or_mAh+0x184>)
    5dce:	b2eb      	uxtb	r3, r5
    5dd0:	4699      	mov	r9, r3
    5dd2:	00ec      	lsls	r4, r5, #3
    5dd4:	4444      	add	r4, r8
    5dd6:	2208      	movs	r2, #8
    5dd8:	4669      	mov	r1, sp
    5dda:	0020      	movs	r0, r4
    5ddc:	47b0      	blx	r6
				if (buff[0] == 0xff)
    5dde:	466b      	mov	r3, sp
    5de0:	781b      	ldrb	r3, [r3, #0]
    5de2:	2bff      	cmp	r3, #255	; 0xff
    5de4:	d11e      	bne.n	5e24 <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    5de6:	2300      	movs	r3, #0
    5de8:	466a      	mov	r2, sp
    5dea:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    5dec:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    5dee:	4652      	mov	r2, sl
    5df0:	0e12      	lsrs	r2, r2, #24
    5df2:	4669      	mov	r1, sp
    5df4:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    5df6:	4652      	mov	r2, sl
    5df8:	0c12      	lsrs	r2, r2, #16
    5dfa:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    5dfc:	4652      	mov	r2, sl
    5dfe:	0a12      	lsrs	r2, r2, #8
    5e00:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    5e02:	466a      	mov	r2, sp
    5e04:	4651      	mov	r1, sl
    5e06:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    5e08:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    5e0a:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    5e0c:	2208      	movs	r2, #8
    5e0e:	4669      	mov	r1, sp
    5e10:	0020      	movs	r0, r4
    5e12:	4b0d      	ldr	r3, [pc, #52]	; (5e48 <Write_Time_or_mAh+0x188>)
    5e14:	4798      	blx	r3
					if (i == 16)
    5e16:	464b      	mov	r3, r9
    5e18:	2b10      	cmp	r3, #16
    5e1a:	d106      	bne.n	5e2a <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    5e1c:	0038      	movs	r0, r7
    5e1e:	4b0b      	ldr	r3, [pc, #44]	; (5e4c <Write_Time_or_mAh+0x18c>)
    5e20:	4798      	blx	r3
    5e22:	e002      	b.n	5e2a <Write_Time_or_mAh+0x16a>
    5e24:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    5e26:	2d20      	cmp	r5, #32
    5e28:	d1d1      	bne.n	5dce <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    5e2a:	b002      	add	sp, #8
    5e2c:	bc1c      	pop	{r2, r3, r4}
    5e2e:	4690      	mov	r8, r2
    5e30:	4699      	mov	r9, r3
    5e32:	46a2      	mov	sl, r4
    5e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e36:	46c0      	nop			; (mov r8, r8)
    5e38:	0003f900 	.word	0x0003f900
    5e3c:	0003fb00 	.word	0x0003fb00
    5e40:	0003f700 	.word	0x0003f700
    5e44:	000056f1 	.word	0x000056f1
    5e48:	000056d5 	.word	0x000056d5
    5e4c:	000056c1 	.word	0x000056c1

00005e50 <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    5e50:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e52:	464f      	mov	r7, r9
    5e54:	b480      	push	{r7}
    5e56:	b084      	sub	sp, #16
    5e58:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    5e5a:	2208      	movs	r2, #8
    5e5c:	2100      	movs	r1, #0
    5e5e:	a802      	add	r0, sp, #8
    5e60:	4b37      	ldr	r3, [pc, #220]	; (5f40 <Read_Time_or_mAh+0xf0>)
    5e62:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    5e64:	2c02      	cmp	r4, #2
    5e66:	d002      	beq.n	5e6e <Read_Time_or_mAh+0x1e>
    5e68:	2c03      	cmp	r4, #3
    5e6a:	d002      	beq.n	5e72 <Read_Time_or_mAh+0x22>
    5e6c:	e003      	b.n	5e76 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5e6e:	4e35      	ldr	r6, [pc, #212]	; (5f44 <Read_Time_or_mAh+0xf4>)
    5e70:	e002      	b.n	5e78 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5e72:	4e35      	ldr	r6, [pc, #212]	; (5f48 <Read_Time_or_mAh+0xf8>)
    5e74:	e000      	b.n	5e78 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5e76:	4e35      	ldr	r6, [pc, #212]	; (5f4c <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    5e78:	2208      	movs	r2, #8
    5e7a:	a902      	add	r1, sp, #8
    5e7c:	0030      	movs	r0, r6
    5e7e:	4b34      	ldr	r3, [pc, #208]	; (5f50 <Read_Time_or_mAh+0x100>)
    5e80:	4798      	blx	r3
	if (buff[0] == 0xff)
    5e82:	ab02      	add	r3, sp, #8
    5e84:	781b      	ldrb	r3, [r3, #0]
    5e86:	2400      	movs	r4, #0
    5e88:	2bff      	cmp	r3, #255	; 0xff
    5e8a:	d12f      	bne.n	5eec <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    5e8c:	1c75      	adds	r5, r6, #1
    5e8e:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    5e90:	2208      	movs	r2, #8
    5e92:	a902      	add	r1, sp, #8
    5e94:	0028      	movs	r0, r5
    5e96:	4b2e      	ldr	r3, [pc, #184]	; (5f50 <Read_Time_or_mAh+0x100>)
    5e98:	4798      	blx	r3
		if (buff[0] == 0xff)
    5e9a:	ab02      	add	r3, sp, #8
    5e9c:	781b      	ldrb	r3, [r3, #0]
    5e9e:	2bff      	cmp	r3, #255	; 0xff
    5ea0:	d039      	beq.n	5f16 <Read_Time_or_mAh+0xc6>
    5ea2:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5ea4:	4b2a      	ldr	r3, [pc, #168]	; (5f50 <Read_Time_or_mAh+0x100>)
    5ea6:	4699      	mov	r9, r3
    5ea8:	9701      	str	r7, [sp, #4]
    5eaa:	00f8      	lsls	r0, r7, #3
    5eac:	1940      	adds	r0, r0, r5
    5eae:	2208      	movs	r2, #8
    5eb0:	a902      	add	r1, sp, #8
    5eb2:	47c8      	blx	r9
				if (buff[0] == 0xff)
    5eb4:	ab02      	add	r3, sp, #8
    5eb6:	781b      	ldrb	r3, [r3, #0]
    5eb8:	2bff      	cmp	r3, #255	; 0xff
    5eba:	d10a      	bne.n	5ed2 <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5ebc:	9801      	ldr	r0, [sp, #4]
    5ebe:	3801      	subs	r0, #1
    5ec0:	00c0      	lsls	r0, r0, #3
    5ec2:	1940      	adds	r0, r0, r5
    5ec4:	2208      	movs	r2, #8
    5ec6:	a902      	add	r1, sp, #8
    5ec8:	4b21      	ldr	r3, [pc, #132]	; (5f50 <Read_Time_or_mAh+0x100>)
    5eca:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    5ecc:	2c20      	cmp	r4, #32
    5ece:	d122      	bne.n	5f16 <Read_Time_or_mAh+0xc6>
    5ed0:	e004      	b.n	5edc <Read_Time_or_mAh+0x8c>
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    5ed2:	3401      	adds	r4, #1
    5ed4:	b2e4      	uxtb	r4, r4
    5ed6:	3701      	adds	r7, #1
    5ed8:	2c20      	cmp	r4, #32
    5eda:	d1e5      	bne.n	5ea8 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5edc:	0030      	movs	r0, r6
    5ede:	30f9      	adds	r0, #249	; 0xf9
    5ee0:	30ff      	adds	r0, #255	; 0xff
    5ee2:	2208      	movs	r2, #8
    5ee4:	a902      	add	r1, sp, #8
    5ee6:	4b1a      	ldr	r3, [pc, #104]	; (5f50 <Read_Time_or_mAh+0x100>)
    5ee8:	4798      	blx	r3
    5eea:	e014      	b.n	5f16 <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5eec:	4f18      	ldr	r7, [pc, #96]	; (5f50 <Read_Time_or_mAh+0x100>)
    5eee:	00e0      	lsls	r0, r4, #3
    5ef0:	1980      	adds	r0, r0, r6
    5ef2:	2208      	movs	r2, #8
    5ef4:	a902      	add	r1, sp, #8
    5ef6:	47b8      	blx	r7
			if (buff[0] == 0xff)
    5ef8:	ab02      	add	r3, sp, #8
    5efa:	781b      	ldrb	r3, [r3, #0]
    5efc:	2bff      	cmp	r3, #255	; 0xff
    5efe:	d107      	bne.n	5f10 <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5f00:	1e60      	subs	r0, r4, #1
    5f02:	00c0      	lsls	r0, r0, #3
    5f04:	1980      	adds	r0, r0, r6
    5f06:	2208      	movs	r2, #8
    5f08:	a902      	add	r1, sp, #8
    5f0a:	4b11      	ldr	r3, [pc, #68]	; (5f50 <Read_Time_or_mAh+0x100>)
    5f0c:	4798      	blx	r3
				break;
    5f0e:	e002      	b.n	5f16 <Read_Time_or_mAh+0xc6>
    5f10:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    5f12:	2c40      	cmp	r4, #64	; 0x40
    5f14:	d1eb      	bne.n	5eee <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    5f16:	ab02      	add	r3, sp, #8
    5f18:	7898      	ldrb	r0, [r3, #2]
    5f1a:	0600      	lsls	r0, r0, #24
    5f1c:	78db      	ldrb	r3, [r3, #3]
    5f1e:	041b      	lsls	r3, r3, #16
    5f20:	4318      	orrs	r0, r3
    5f22:	ab02      	add	r3, sp, #8
    5f24:	795b      	ldrb	r3, [r3, #5]
    5f26:	4318      	orrs	r0, r3
    5f28:	ab02      	add	r3, sp, #8
    5f2a:	791b      	ldrb	r3, [r3, #4]
    5f2c:	021b      	lsls	r3, r3, #8
    5f2e:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    5f30:	1c43      	adds	r3, r0, #1
    5f32:	d100      	bne.n	5f36 <Read_Time_or_mAh+0xe6>
    5f34:	2000      	movs	r0, #0
	
	return val_temp;
}
    5f36:	b004      	add	sp, #16
    5f38:	bc04      	pop	{r2}
    5f3a:	4691      	mov	r9, r2
    5f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f3e:	46c0      	nop			; (mov r8, r8)
    5f40:	00009a23 	.word	0x00009a23
    5f44:	0003f900 	.word	0x0003f900
    5f48:	0003fb00 	.word	0x0003fb00
    5f4c:	0003f700 	.word	0x0003f700
    5f50:	000056f1 	.word	0x000056f1

00005f54 <Time_update>:

void Time_update(void)
{
    5f54:	b510      	push	{r4, lr}
	static uint8_t cal_ms = 0;
	cal_ms++;
    5f56:	4b0e      	ldr	r3, [pc, #56]	; (5f90 <Time_update+0x3c>)
    5f58:	781b      	ldrb	r3, [r3, #0]
    5f5a:	3301      	adds	r3, #1
    5f5c:	b2db      	uxtb	r3, r3
	if (cal_ms >= 4)
    5f5e:	2b03      	cmp	r3, #3
    5f60:	d802      	bhi.n	5f68 <Time_update+0x14>
}

void Time_update(void)
{
	static uint8_t cal_ms = 0;
	cal_ms++;
    5f62:	4a0b      	ldr	r2, [pc, #44]	; (5f90 <Time_update+0x3c>)
    5f64:	7013      	strb	r3, [r2, #0]
    5f66:	e012      	b.n	5f8e <Time_update+0x3a>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    5f68:	2200      	movs	r2, #0
    5f6a:	4b09      	ldr	r3, [pc, #36]	; (5f90 <Time_update+0x3c>)
    5f6c:	701a      	strb	r2, [r3, #0]
		Time_Val++;
    5f6e:	4b09      	ldr	r3, [pc, #36]	; (5f94 <Time_update+0x40>)
    5f70:	681a      	ldr	r2, [r3, #0]
    5f72:	1c50      	adds	r0, r2, #1
    5f74:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    5f76:	4b08      	ldr	r3, [pc, #32]	; (5f98 <Time_update+0x44>)
    5f78:	681b      	ldr	r3, [r3, #0]
    5f7a:	1ac3      	subs	r3, r0, r3
    5f7c:	2b3b      	cmp	r3, #59	; 0x3b
    5f7e:	d906      	bls.n	5f8e <Time_update+0x3a>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    5f80:	2103      	movs	r1, #3
    5f82:	4b06      	ldr	r3, [pc, #24]	; (5f9c <Time_update+0x48>)
    5f84:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    5f86:	4b03      	ldr	r3, [pc, #12]	; (5f94 <Time_update+0x40>)
    5f88:	681a      	ldr	r2, [r3, #0]
    5f8a:	4b03      	ldr	r3, [pc, #12]	; (5f98 <Time_update+0x44>)
    5f8c:	601a      	str	r2, [r3, #0]
		}
	}
}
    5f8e:	bd10      	pop	{r4, pc}
    5f90:	20000225 	.word	0x20000225
    5f94:	20000f14 	.word	0x20000f14
    5f98:	20000ebc 	.word	0x20000ebc
    5f9c:	00005cc1 	.word	0x00005cc1

00005fa0 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5fa2:	4657      	mov	r7, sl
    5fa4:	464e      	mov	r6, r9
    5fa6:	4645      	mov	r5, r8
    5fa8:	b4e0      	push	{r5, r6, r7}
    5faa:	2482      	movs	r4, #130	; 0x82
    5fac:	05e4      	lsls	r4, r4, #23
    5fae:	2380      	movs	r3, #128	; 0x80
    5fb0:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5fb2:	2680      	movs	r6, #128	; 0x80
    5fb4:	0536      	lsls	r6, r6, #20
    5fb6:	61a6      	str	r6, [r4, #24]
    5fb8:	2580      	movs	r5, #128	; 0x80
    5fba:	056d      	lsls	r5, r5, #21
    5fbc:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    5fbe:	20fa      	movs	r0, #250	; 0xfa
    5fc0:	0040      	lsls	r0, r0, #1
    5fc2:	4b34      	ldr	r3, [pc, #208]	; (6094 <PowerOn_Init+0xf4>)
    5fc4:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5fc6:	6166      	str	r6, [r4, #20]
    5fc8:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    5fca:	4e33      	ldr	r6, [pc, #204]	; (6098 <PowerOn_Init+0xf8>)
    5fcc:	2400      	movs	r4, #0
    5fce:	2500      	movs	r5, #0
    5fd0:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    5fd2:	4f32      	ldr	r7, [pc, #200]	; (609c <PowerOn_Init+0xfc>)
    5fd4:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    5fd6:	4b32      	ldr	r3, [pc, #200]	; (60a0 <PowerOn_Init+0x100>)
    5fd8:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    5fda:	4b32      	ldr	r3, [pc, #200]	; (60a4 <PowerOn_Init+0x104>)
    5fdc:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    5fde:	4b32      	ldr	r3, [pc, #200]	; (60a8 <PowerOn_Init+0x108>)
    5fe0:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    5fe2:	4a32      	ldr	r2, [pc, #200]	; (60ac <PowerOn_Init+0x10c>)
    5fe4:	4b32      	ldr	r3, [pc, #200]	; (60b0 <PowerOn_Init+0x110>)
    5fe6:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    5fe8:	4b32      	ldr	r3, [pc, #200]	; (60b4 <PowerOn_Init+0x114>)
    5fea:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    5fec:	4b32      	ldr	r3, [pc, #200]	; (60b8 <PowerOn_Init+0x118>)
    5fee:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    5ff0:	4b32      	ldr	r3, [pc, #200]	; (60bc <PowerOn_Init+0x11c>)
    5ff2:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    5ff4:	4b32      	ldr	r3, [pc, #200]	; (60c0 <PowerOn_Init+0x120>)
    5ff6:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    5ff8:	4b32      	ldr	r3, [pc, #200]	; (60c4 <PowerOn_Init+0x124>)
    5ffa:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    5ffc:	4b32      	ldr	r3, [pc, #200]	; (60c8 <PowerOn_Init+0x128>)
    5ffe:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    6000:	4b32      	ldr	r3, [pc, #200]	; (60cc <PowerOn_Init+0x12c>)
    6002:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    6004:	4b32      	ldr	r3, [pc, #200]	; (60d0 <PowerOn_Init+0x130>)
    6006:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    6008:	4b32      	ldr	r3, [pc, #200]	; (60d4 <PowerOn_Init+0x134>)
    600a:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    600c:	22ff      	movs	r2, #255	; 0xff
    600e:	4b32      	ldr	r3, [pc, #200]	; (60d8 <PowerOn_Init+0x138>)
    6010:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    6012:	2001      	movs	r0, #1
    6014:	4b31      	ldr	r3, [pc, #196]	; (60dc <PowerOn_Init+0x13c>)
    6016:	4698      	mov	r8, r3
    6018:	4798      	blx	r3
    601a:	4b31      	ldr	r3, [pc, #196]	; (60e0 <PowerOn_Init+0x140>)
    601c:	469a      	mov	sl, r3
    601e:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    6020:	2002      	movs	r0, #2
    6022:	47c0      	blx	r8
    6024:	4b2f      	ldr	r3, [pc, #188]	; (60e4 <PowerOn_Init+0x144>)
    6026:	4699      	mov	r9, r3
    6028:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    602a:	2003      	movs	r0, #3
    602c:	47c0      	blx	r8
    602e:	4b2e      	ldr	r3, [pc, #184]	; (60e8 <PowerOn_Init+0x148>)
    6030:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    6032:	4653      	mov	r3, sl
    6034:	681a      	ldr	r2, [r3, #0]
    6036:	4b2d      	ldr	r3, [pc, #180]	; (60ec <PowerOn_Init+0x14c>)
    6038:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    603a:	464b      	mov	r3, r9
    603c:	681a      	ldr	r2, [r3, #0]
    603e:	4b2c      	ldr	r3, [pc, #176]	; (60f0 <PowerOn_Init+0x150>)
    6040:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    6042:	4b2c      	ldr	r3, [pc, #176]	; (60f4 <PowerOn_Init+0x154>)
    6044:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    6046:	787a      	ldrb	r2, [r7, #1]
    6048:	2340      	movs	r3, #64	; 0x40
    604a:	4313      	orrs	r3, r2
    604c:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    604e:	4b2a      	ldr	r3, [pc, #168]	; (60f8 <PowerOn_Init+0x158>)
    6050:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    6052:	7832      	ldrb	r2, [r6, #0]
    6054:	2101      	movs	r1, #1
    6056:	430a      	orrs	r2, r1
    6058:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    605a:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    605c:	2001      	movs	r0, #1
    605e:	4382      	bics	r2, r0
    6060:	3001      	adds	r0, #1
    6062:	4382      	bics	r2, r0
    6064:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    6066:	7872      	ldrb	r2, [r6, #1]
    6068:	4311      	orrs	r1, r2
    606a:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    606c:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    606e:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    6070:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    6072:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    6074:	4b21      	ldr	r3, [pc, #132]	; (60fc <PowerOn_Init+0x15c>)
    6076:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    6078:	2264      	movs	r2, #100	; 0x64
    607a:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    607c:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    607e:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    6080:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    6082:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    6084:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    6086:	3a65      	subs	r2, #101	; 0x65
    6088:	801a      	strh	r2, [r3, #0]
}
    608a:	bc1c      	pop	{r2, r3, r4}
    608c:	4690      	mov	r8, r2
    608e:	4699      	mov	r9, r3
    6090:	46a2      	mov	sl, r4
    6092:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6094:	00007619 	.word	0x00007619
    6098:	20000f28 	.word	0x20000f28
    609c:	200010bc 	.word	0x200010bc
    60a0:	20001098 	.word	0x20001098
    60a4:	20001094 	.word	0x20001094
    60a8:	20000f8c 	.word	0x20000f8c
    60ac:	fffff618 	.word	0xfffff618
    60b0:	20000f02 	.word	0x20000f02
    60b4:	20000f26 	.word	0x20000f26
    60b8:	20000f08 	.word	0x20000f08
    60bc:	20000f10 	.word	0x20000f10
    60c0:	2000109a 	.word	0x2000109a
    60c4:	20000ec4 	.word	0x20000ec4
    60c8:	200010bf 	.word	0x200010bf
    60cc:	200010be 	.word	0x200010be
    60d0:	20001096 	.word	0x20001096
    60d4:	20000ec8 	.word	0x20000ec8
    60d8:	20000ec1 	.word	0x20000ec1
    60dc:	00005e51 	.word	0x00005e51
    60e0:	20000f20 	.word	0x20000f20
    60e4:	20000efc 	.word	0x20000efc
    60e8:	20000f14 	.word	0x20000f14
    60ec:	20000f0c 	.word	0x20000f0c
    60f0:	20000f04 	.word	0x20000f04
    60f4:	20000ebc 	.word	0x20000ebc
    60f8:	20000ecc 	.word	0x20000ecc
    60fc:	20000f7c 	.word	0x20000f7c

00006100 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    6100:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    6102:	4b26      	ldr	r3, [pc, #152]	; (619c <HardwareProtection+0x9c>)
    6104:	781b      	ldrb	r3, [r3, #0]
    6106:	075b      	lsls	r3, r3, #29
    6108:	d414      	bmi.n	6134 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    610a:	4b25      	ldr	r3, [pc, #148]	; (61a0 <HardwareProtection+0xa0>)
    610c:	4798      	blx	r3
    610e:	2800      	cmp	r0, #0
    6110:	d10a      	bne.n	6128 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    6112:	4a22      	ldr	r2, [pc, #136]	; (619c <HardwareProtection+0x9c>)
    6114:	7811      	ldrb	r1, [r2, #0]
    6116:	2304      	movs	r3, #4
    6118:	430b      	orrs	r3, r1
    611a:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    611c:	4a21      	ldr	r2, [pc, #132]	; (61a4 <HardwareProtection+0xa4>)
    611e:	7813      	ldrb	r3, [r2, #0]
    6120:	217f      	movs	r1, #127	; 0x7f
    6122:	400b      	ands	r3, r1
    6124:	7013      	strb	r3, [r2, #0]
    6126:	e005      	b.n	6134 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    6128:	4a1e      	ldr	r2, [pc, #120]	; (61a4 <HardwareProtection+0xa4>)
    612a:	7813      	ldrb	r3, [r2, #0]
    612c:	2180      	movs	r1, #128	; 0x80
    612e:	4249      	negs	r1, r1
    6130:	430b      	orrs	r3, r1
    6132:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    6134:	4b1c      	ldr	r3, [pc, #112]	; (61a8 <HardwareProtection+0xa8>)
    6136:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    6138:	4b1a      	ldr	r3, [pc, #104]	; (61a4 <HardwareProtection+0xa4>)
    613a:	881b      	ldrh	r3, [r3, #0]
    613c:	2284      	movs	r2, #132	; 0x84
    613e:	0092      	lsls	r2, r2, #2
    6140:	4213      	tst	r3, r2
    6142:	d005      	beq.n	6150 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    6144:	4919      	ldr	r1, [pc, #100]	; (61ac <HardwareProtection+0xac>)
    6146:	780a      	ldrb	r2, [r1, #0]
    6148:	2002      	movs	r0, #2
    614a:	4382      	bics	r2, r0
    614c:	700a      	strb	r2, [r1, #0]
    614e:	e004      	b.n	615a <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    6150:	4916      	ldr	r1, [pc, #88]	; (61ac <HardwareProtection+0xac>)
    6152:	7808      	ldrb	r0, [r1, #0]
    6154:	2202      	movs	r2, #2
    6156:	4302      	orrs	r2, r0
    6158:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    615a:	22b0      	movs	r2, #176	; 0xb0
    615c:	0052      	lsls	r2, r2, #1
    615e:	4213      	tst	r3, r2
    6160:	d010      	beq.n	6184 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    6162:	4a12      	ldr	r2, [pc, #72]	; (61ac <HardwareProtection+0xac>)
    6164:	7813      	ldrb	r3, [r2, #0]
    6166:	2101      	movs	r1, #1
    6168:	438b      	bics	r3, r1
    616a:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    616c:	4a0d      	ldr	r2, [pc, #52]	; (61a4 <HardwareProtection+0xa4>)
    616e:	7851      	ldrb	r1, [r2, #1]
    6170:	2320      	movs	r3, #32
    6172:	430b      	orrs	r3, r1
    6174:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    6176:	07db      	lsls	r3, r3, #31
    6178:	d50e      	bpl.n	6198 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    617a:	7851      	ldrb	r1, [r2, #1]
    617c:	2310      	movs	r3, #16
    617e:	430b      	orrs	r3, r1
    6180:	7053      	strb	r3, [r2, #1]
    6182:	e009      	b.n	6198 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    6184:	4a07      	ldr	r2, [pc, #28]	; (61a4 <HardwareProtection+0xa4>)
    6186:	7853      	ldrb	r3, [r2, #1]
    6188:	2120      	movs	r1, #32
    618a:	438b      	bics	r3, r1
    618c:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    618e:	4a07      	ldr	r2, [pc, #28]	; (61ac <HardwareProtection+0xac>)
    6190:	7811      	ldrb	r1, [r2, #0]
    6192:	2301      	movs	r3, #1
    6194:	430b      	orrs	r3, r1
    6196:	7013      	strb	r3, [r2, #0]
	}
}
    6198:	bd10      	pop	{r4, pc}
    619a:	46c0      	nop			; (mov r8, r8)
    619c:	20000f28 	.word	0x20000f28
    61a0:	0000462d 	.word	0x0000462d
    61a4:	20001098 	.word	0x20001098
    61a8:	00004a45 	.word	0x00004a45
    61ac:	200010bc 	.word	0x200010bc

000061b0 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    61b0:	4b78      	ldr	r3, [pc, #480]	; (6394 <SoftwareProtection+0x1e4>)
    61b2:	785b      	ldrb	r3, [r3, #1]
    61b4:	07db      	lsls	r3, r3, #31
    61b6:	d45a      	bmi.n	626e <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    61b8:	4b76      	ldr	r3, [pc, #472]	; (6394 <SoftwareProtection+0x1e4>)
    61ba:	781b      	ldrb	r3, [r3, #0]
    61bc:	079b      	lsls	r3, r3, #30
    61be:	d57a      	bpl.n	62b6 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    61c0:	4b75      	ldr	r3, [pc, #468]	; (6398 <SoftwareProtection+0x1e8>)
    61c2:	881b      	ldrh	r3, [r3, #0]
    61c4:	2b32      	cmp	r3, #50	; 0x32
    61c6:	d913      	bls.n	61f0 <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    61c8:	4b74      	ldr	r3, [pc, #464]	; (639c <SoftwareProtection+0x1ec>)
    61ca:	781b      	ldrb	r3, [r3, #0]
    61cc:	3301      	adds	r3, #1
    61ce:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    61d0:	2b08      	cmp	r3, #8
    61d2:	d802      	bhi.n	61da <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    61d4:	4a71      	ldr	r2, [pc, #452]	; (639c <SoftwareProtection+0x1ec>)
    61d6:	7013      	strb	r3, [r2, #0]
    61d8:	e06d      	b.n	62b6 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    61da:	2200      	movs	r2, #0
    61dc:	4b6f      	ldr	r3, [pc, #444]	; (639c <SoftwareProtection+0x1ec>)
    61de:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    61e0:	496c      	ldr	r1, [pc, #432]	; (6394 <SoftwareProtection+0x1e4>)
    61e2:	784a      	ldrb	r2, [r1, #1]
    61e4:	2301      	movs	r3, #1
    61e6:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    61e8:	2204      	movs	r2, #4
    61ea:	4313      	orrs	r3, r2
    61ec:	704b      	strb	r3, [r1, #1]
    61ee:	e062      	b.n	62b6 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    61f0:	2200      	movs	r2, #0
    61f2:	4b6a      	ldr	r3, [pc, #424]	; (639c <SoftwareProtection+0x1ec>)
    61f4:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    61f6:	4b6a      	ldr	r3, [pc, #424]	; (63a0 <SoftwareProtection+0x1f0>)
    61f8:	2200      	movs	r2, #0
    61fa:	5e9b      	ldrsh	r3, [r3, r2]
    61fc:	2b00      	cmp	r3, #0
    61fe:	dd30      	ble.n	6262 <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    6200:	2b14      	cmp	r3, #20
    6202:	dd25      	ble.n	6250 <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    6204:	4a67      	ldr	r2, [pc, #412]	; (63a4 <SoftwareProtection+0x1f4>)
    6206:	4293      	cmp	r3, r2
    6208:	dd17      	ble.n	623a <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    620a:	4b67      	ldr	r3, [pc, #412]	; (63a8 <SoftwareProtection+0x1f8>)
    620c:	781b      	ldrb	r3, [r3, #0]
    620e:	3301      	adds	r3, #1
    6210:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    6212:	2b04      	cmp	r3, #4
    6214:	d802      	bhi.n	621c <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    6216:	4a64      	ldr	r2, [pc, #400]	; (63a8 <SoftwareProtection+0x1f8>)
    6218:	7013      	strb	r3, [r2, #0]
    621a:	e011      	b.n	6240 <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    621c:	2300      	movs	r3, #0
    621e:	4a62      	ldr	r2, [pc, #392]	; (63a8 <SoftwareProtection+0x1f8>)
    6220:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    6222:	4a62      	ldr	r2, [pc, #392]	; (63ac <SoftwareProtection+0x1fc>)
    6224:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    6226:	4b5b      	ldr	r3, [pc, #364]	; (6394 <SoftwareProtection+0x1e4>)
    6228:	7819      	ldrb	r1, [r3, #0]
    622a:	2210      	movs	r2, #16
    622c:	430a      	orrs	r2, r1
    622e:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    6230:	7859      	ldrb	r1, [r3, #1]
    6232:	2201      	movs	r2, #1
    6234:	430a      	orrs	r2, r1
    6236:	705a      	strb	r2, [r3, #1]
    6238:	e002      	b.n	6240 <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    623a:	2200      	movs	r2, #0
    623c:	4b5a      	ldr	r3, [pc, #360]	; (63a8 <SoftwareProtection+0x1f8>)
    623e:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    6240:	4954      	ldr	r1, [pc, #336]	; (6394 <SoftwareProtection+0x1e4>)
    6242:	780a      	ldrb	r2, [r1, #0]
    6244:	2304      	movs	r3, #4
    6246:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    6248:	22f7      	movs	r2, #247	; 0xf7
    624a:	4013      	ands	r3, r2
    624c:	700b      	strb	r3, [r1, #0]
    624e:	e032      	b.n	62b6 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    6250:	2200      	movs	r2, #0
    6252:	4b55      	ldr	r3, [pc, #340]	; (63a8 <SoftwareProtection+0x1f8>)
    6254:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    6256:	4a4f      	ldr	r2, [pc, #316]	; (6394 <SoftwareProtection+0x1e4>)
    6258:	7813      	ldrb	r3, [r2, #0]
    625a:	2104      	movs	r1, #4
    625c:	438b      	bics	r3, r1
    625e:	7013      	strb	r3, [r2, #0]
    6260:	e029      	b.n	62b6 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    6262:	4a4c      	ldr	r2, [pc, #304]	; (6394 <SoftwareProtection+0x1e4>)
    6264:	7813      	ldrb	r3, [r2, #0]
    6266:	2104      	movs	r1, #4
    6268:	438b      	bics	r3, r1
    626a:	7013      	strb	r3, [r2, #0]
    626c:	e023      	b.n	62b6 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    626e:	4b49      	ldr	r3, [pc, #292]	; (6394 <SoftwareProtection+0x1e4>)
    6270:	781b      	ldrb	r3, [r3, #0]
    6272:	06db      	lsls	r3, r3, #27
    6274:	d510      	bpl.n	6298 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    6276:	4b4d      	ldr	r3, [pc, #308]	; (63ac <SoftwareProtection+0x1fc>)
    6278:	881b      	ldrh	r3, [r3, #0]
    627a:	2b14      	cmp	r3, #20
    627c:	d91b      	bls.n	62b6 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    627e:	2200      	movs	r2, #0
    6280:	4b4a      	ldr	r3, [pc, #296]	; (63ac <SoftwareProtection+0x1fc>)
    6282:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    6284:	4b43      	ldr	r3, [pc, #268]	; (6394 <SoftwareProtection+0x1e4>)
    6286:	781a      	ldrb	r2, [r3, #0]
    6288:	2110      	movs	r1, #16
    628a:	438a      	bics	r2, r1
    628c:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    628e:	785a      	ldrb	r2, [r3, #1]
    6290:	390f      	subs	r1, #15
    6292:	438a      	bics	r2, r1
    6294:	705a      	strb	r2, [r3, #1]
    6296:	e00e      	b.n	62b6 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    6298:	4b3f      	ldr	r3, [pc, #252]	; (6398 <SoftwareProtection+0x1e8>)
    629a:	881b      	ldrh	r3, [r3, #0]
    629c:	2b27      	cmp	r3, #39	; 0x27
    629e:	d80a      	bhi.n	62b6 <SoftwareProtection+0x106>
    62a0:	4b43      	ldr	r3, [pc, #268]	; (63b0 <SoftwareProtection+0x200>)
    62a2:	881b      	ldrh	r3, [r3, #0]
    62a4:	2b05      	cmp	r3, #5
    62a6:	d906      	bls.n	62b6 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    62a8:	4a3a      	ldr	r2, [pc, #232]	; (6394 <SoftwareProtection+0x1e4>)
    62aa:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    62ac:	2101      	movs	r1, #1
    62ae:	438b      	bics	r3, r1
    62b0:	3103      	adds	r1, #3
    62b2:	438b      	bics	r3, r1
    62b4:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    62b6:	4b37      	ldr	r3, [pc, #220]	; (6394 <SoftwareProtection+0x1e4>)
    62b8:	785b      	ldrb	r3, [r3, #1]
    62ba:	079b      	lsls	r3, r3, #30
    62bc:	d448      	bmi.n	6350 <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    62be:	4b35      	ldr	r3, [pc, #212]	; (6394 <SoftwareProtection+0x1e4>)
    62c0:	781b      	ldrb	r3, [r3, #0]
    62c2:	07db      	lsls	r3, r3, #31
    62c4:	d564      	bpl.n	6390 <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    62c6:	4b34      	ldr	r3, [pc, #208]	; (6398 <SoftwareProtection+0x1e8>)
    62c8:	881b      	ldrh	r3, [r3, #0]
    62ca:	2b41      	cmp	r3, #65	; 0x41
    62cc:	d913      	bls.n	62f6 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    62ce:	4b39      	ldr	r3, [pc, #228]	; (63b4 <SoftwareProtection+0x204>)
    62d0:	781b      	ldrb	r3, [r3, #0]
    62d2:	3301      	adds	r3, #1
    62d4:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    62d6:	2b08      	cmp	r3, #8
    62d8:	d802      	bhi.n	62e0 <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    62da:	4a36      	ldr	r2, [pc, #216]	; (63b4 <SoftwareProtection+0x204>)
    62dc:	7013      	strb	r3, [r2, #0]
    62de:	e057      	b.n	6390 <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    62e0:	2200      	movs	r2, #0
    62e2:	4b34      	ldr	r3, [pc, #208]	; (63b4 <SoftwareProtection+0x204>)
    62e4:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    62e6:	492b      	ldr	r1, [pc, #172]	; (6394 <SoftwareProtection+0x1e4>)
    62e8:	784a      	ldrb	r2, [r1, #1]
    62ea:	2302      	movs	r3, #2
    62ec:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    62ee:	2208      	movs	r2, #8
    62f0:	4313      	orrs	r3, r2
    62f2:	704b      	strb	r3, [r1, #1]
    62f4:	e04c      	b.n	6390 <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    62f6:	2200      	movs	r2, #0
    62f8:	4b2e      	ldr	r3, [pc, #184]	; (63b4 <SoftwareProtection+0x204>)
    62fa:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    62fc:	4b28      	ldr	r3, [pc, #160]	; (63a0 <SoftwareProtection+0x1f0>)
    62fe:	2200      	movs	r2, #0
    6300:	5e9b      	ldrsh	r3, [r3, r2]
    6302:	2b00      	cmp	r3, #0
    6304:	da1e      	bge.n	6344 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    6306:	4923      	ldr	r1, [pc, #140]	; (6394 <SoftwareProtection+0x1e4>)
    6308:	780a      	ldrb	r2, [r1, #0]
    630a:	2308      	movs	r3, #8
    630c:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    630e:	22fb      	movs	r2, #251	; 0xfb
    6310:	4013      	ands	r3, r2
    6312:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    6314:	4b28      	ldr	r3, [pc, #160]	; (63b8 <SoftwareProtection+0x208>)
    6316:	781b      	ldrb	r3, [r3, #0]
    6318:	3301      	adds	r3, #1
    631a:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    631c:	2b04      	cmp	r3, #4
    631e:	d802      	bhi.n	6326 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    6320:	4a25      	ldr	r2, [pc, #148]	; (63b8 <SoftwareProtection+0x208>)
    6322:	7013      	strb	r3, [r2, #0]
    6324:	e034      	b.n	6390 <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    6326:	2300      	movs	r3, #0
    6328:	4a23      	ldr	r2, [pc, #140]	; (63b8 <SoftwareProtection+0x208>)
    632a:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    632c:	4a23      	ldr	r2, [pc, #140]	; (63bc <SoftwareProtection+0x20c>)
    632e:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    6330:	4b18      	ldr	r3, [pc, #96]	; (6394 <SoftwareProtection+0x1e4>)
    6332:	7819      	ldrb	r1, [r3, #0]
    6334:	2220      	movs	r2, #32
    6336:	430a      	orrs	r2, r1
    6338:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    633a:	7859      	ldrb	r1, [r3, #1]
    633c:	2202      	movs	r2, #2
    633e:	430a      	orrs	r2, r1
    6340:	705a      	strb	r2, [r3, #1]
    6342:	e025      	b.n	6390 <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    6344:	4a13      	ldr	r2, [pc, #76]	; (6394 <SoftwareProtection+0x1e4>)
    6346:	7813      	ldrb	r3, [r2, #0]
    6348:	2108      	movs	r1, #8
    634a:	438b      	bics	r3, r1
    634c:	7013      	strb	r3, [r2, #0]
    634e:	e01f      	b.n	6390 <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    6350:	4b10      	ldr	r3, [pc, #64]	; (6394 <SoftwareProtection+0x1e4>)
    6352:	781b      	ldrb	r3, [r3, #0]
    6354:	069b      	lsls	r3, r3, #26
    6356:	d510      	bpl.n	637a <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    6358:	4b18      	ldr	r3, [pc, #96]	; (63bc <SoftwareProtection+0x20c>)
    635a:	881b      	ldrh	r3, [r3, #0]
    635c:	2b14      	cmp	r3, #20
    635e:	d917      	bls.n	6390 <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    6360:	2200      	movs	r2, #0
    6362:	4b16      	ldr	r3, [pc, #88]	; (63bc <SoftwareProtection+0x20c>)
    6364:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    6366:	4b0b      	ldr	r3, [pc, #44]	; (6394 <SoftwareProtection+0x1e4>)
    6368:	785a      	ldrb	r2, [r3, #1]
    636a:	2102      	movs	r1, #2
    636c:	438a      	bics	r2, r1
    636e:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    6370:	781a      	ldrb	r2, [r3, #0]
    6372:	311e      	adds	r1, #30
    6374:	438a      	bics	r2, r1
    6376:	701a      	strb	r2, [r3, #0]
    6378:	e00a      	b.n	6390 <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    637a:	4b07      	ldr	r3, [pc, #28]	; (6398 <SoftwareProtection+0x1e8>)
    637c:	881b      	ldrh	r3, [r3, #0]
    637e:	2b36      	cmp	r3, #54	; 0x36
    6380:	d806      	bhi.n	6390 <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    6382:	4a04      	ldr	r2, [pc, #16]	; (6394 <SoftwareProtection+0x1e4>)
    6384:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    6386:	2102      	movs	r1, #2
    6388:	438b      	bics	r3, r1
    638a:	3106      	adds	r1, #6
    638c:	438b      	bics	r3, r1
    638e:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    6390:	4770      	bx	lr
    6392:	46c0      	nop			; (mov r8, r8)
    6394:	200010bc 	.word	0x200010bc
    6398:	20001090 	.word	0x20001090
    639c:	2000023c 	.word	0x2000023c
    63a0:	20000f26 	.word	0x20000f26
    63a4:	000013e9 	.word	0x000013e9
    63a8:	2000022e 	.word	0x2000022e
    63ac:	20000232 	.word	0x20000232
    63b0:	20000e08 	.word	0x20000e08
    63b4:	2000022f 	.word	0x2000022f
    63b8:	20000230 	.word	0x20000230
    63bc:	20000240 	.word	0x20000240

000063c0 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    63c0:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    63c2:	4b3c      	ldr	r3, [pc, #240]	; (64b4 <SoftMeansureControl+0xf4>)
    63c4:	881a      	ldrh	r2, [r3, #0]
    63c6:	4b3c      	ldr	r3, [pc, #240]	; (64b8 <SoftMeansureControl+0xf8>)
    63c8:	881b      	ldrh	r3, [r3, #0]
    63ca:	1ad0      	subs	r0, r2, r3
    63cc:	493b      	ldr	r1, [pc, #236]	; (64bc <SoftMeansureControl+0xfc>)
    63ce:	4288      	cmp	r0, r1
    63d0:	dd02      	ble.n	63d8 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    63d2:	493b      	ldr	r1, [pc, #236]	; (64c0 <SoftMeansureControl+0x100>)
    63d4:	8809      	ldrh	r1, [r1, #0]
    63d6:	e003      	b.n	63e0 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    63d8:	4939      	ldr	r1, [pc, #228]	; (64c0 <SoftMeansureControl+0x100>)
    63da:	8808      	ldrh	r0, [r1, #0]
    63dc:	4939      	ldr	r1, [pc, #228]	; (64c4 <SoftMeansureControl+0x104>)
    63de:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    63e0:	4939      	ldr	r1, [pc, #228]	; (64c8 <SoftMeansureControl+0x108>)
    63e2:	428b      	cmp	r3, r1
    63e4:	d80d      	bhi.n	6402 <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    63e6:	4936      	ldr	r1, [pc, #216]	; (64c0 <SoftMeansureControl+0x100>)
    63e8:	8809      	ldrh	r1, [r1, #0]
    63ea:	4838      	ldr	r0, [pc, #224]	; (64cc <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    63ec:	8800      	ldrh	r0, [r0, #0]
    63ee:	1a09      	subs	r1, r1, r0
    63f0:	b289      	uxth	r1, r1
    63f2:	2978      	cmp	r1, #120	; 0x78
    63f4:	d909      	bls.n	640a <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    63f6:	4836      	ldr	r0, [pc, #216]	; (64d0 <SoftMeansureControl+0x110>)
    63f8:	7804      	ldrb	r4, [r0, #0]
    63fa:	2102      	movs	r1, #2
    63fc:	4321      	orrs	r1, r4
    63fe:	7001      	strb	r1, [r0, #0]
    6400:	e003      	b.n	640a <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    6402:	492f      	ldr	r1, [pc, #188]	; (64c0 <SoftMeansureControl+0x100>)
    6404:	8808      	ldrh	r0, [r1, #0]
    6406:	4931      	ldr	r1, [pc, #196]	; (64cc <SoftMeansureControl+0x10c>)
    6408:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    640a:	4932      	ldr	r1, [pc, #200]	; (64d4 <SoftMeansureControl+0x114>)
    640c:	428a      	cmp	r2, r1
    640e:	d90d      	bls.n	642c <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    6410:	492b      	ldr	r1, [pc, #172]	; (64c0 <SoftMeansureControl+0x100>)
    6412:	8809      	ldrh	r1, [r1, #0]
    6414:	4830      	ldr	r0, [pc, #192]	; (64d8 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    6416:	8800      	ldrh	r0, [r0, #0]
    6418:	1a09      	subs	r1, r1, r0
    641a:	b289      	uxth	r1, r1
    641c:	2978      	cmp	r1, #120	; 0x78
    641e:	d909      	bls.n	6434 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    6420:	482b      	ldr	r0, [pc, #172]	; (64d0 <SoftMeansureControl+0x110>)
    6422:	7804      	ldrb	r4, [r0, #0]
    6424:	2102      	movs	r1, #2
    6426:	4321      	orrs	r1, r4
    6428:	7001      	strb	r1, [r0, #0]
    642a:	e003      	b.n	6434 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    642c:	4924      	ldr	r1, [pc, #144]	; (64c0 <SoftMeansureControl+0x100>)
    642e:	8808      	ldrh	r0, [r1, #0]
    6430:	4929      	ldr	r1, [pc, #164]	; (64d8 <SoftMeansureControl+0x118>)
    6432:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    6434:	4929      	ldr	r1, [pc, #164]	; (64dc <SoftMeansureControl+0x11c>)
    6436:	428b      	cmp	r3, r1
    6438:	d802      	bhi.n	6440 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    643a:	4921      	ldr	r1, [pc, #132]	; (64c0 <SoftMeansureControl+0x100>)
    643c:	8809      	ldrh	r1, [r1, #0]
    643e:	e003      	b.n	6448 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    6440:	491f      	ldr	r1, [pc, #124]	; (64c0 <SoftMeansureControl+0x100>)
    6442:	8808      	ldrh	r0, [r1, #0]
    6444:	4926      	ldr	r1, [pc, #152]	; (64e0 <SoftMeansureControl+0x120>)
    6446:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    6448:	4926      	ldr	r1, [pc, #152]	; (64e4 <SoftMeansureControl+0x124>)
    644a:	428b      	cmp	r3, r1
    644c:	d80d      	bhi.n	646a <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    644e:	4b1c      	ldr	r3, [pc, #112]	; (64c0 <SoftMeansureControl+0x100>)
    6450:	881b      	ldrh	r3, [r3, #0]
    6452:	4925      	ldr	r1, [pc, #148]	; (64e8 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6454:	8809      	ldrh	r1, [r1, #0]
    6456:	1a5b      	subs	r3, r3, r1
    6458:	b29b      	uxth	r3, r3
    645a:	2b08      	cmp	r3, #8
    645c:	d90e      	bls.n	647c <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    645e:	4923      	ldr	r1, [pc, #140]	; (64ec <SoftMeansureControl+0x12c>)
    6460:	7808      	ldrb	r0, [r1, #0]
    6462:	2340      	movs	r3, #64	; 0x40
    6464:	4303      	orrs	r3, r0
    6466:	700b      	strb	r3, [r1, #0]
    6468:	e008      	b.n	647c <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    646a:	4b15      	ldr	r3, [pc, #84]	; (64c0 <SoftMeansureControl+0x100>)
    646c:	8819      	ldrh	r1, [r3, #0]
    646e:	4b1e      	ldr	r3, [pc, #120]	; (64e8 <SoftMeansureControl+0x128>)
    6470:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    6472:	491e      	ldr	r1, [pc, #120]	; (64ec <SoftMeansureControl+0x12c>)
    6474:	780b      	ldrb	r3, [r1, #0]
    6476:	2040      	movs	r0, #64	; 0x40
    6478:	4383      	bics	r3, r0
    647a:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    647c:	4b1c      	ldr	r3, [pc, #112]	; (64f0 <SoftMeansureControl+0x130>)
    647e:	429a      	cmp	r2, r3
    6480:	d90e      	bls.n	64a0 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    6482:	4b0f      	ldr	r3, [pc, #60]	; (64c0 <SoftMeansureControl+0x100>)
    6484:	881b      	ldrh	r3, [r3, #0]
    6486:	4a18      	ldr	r2, [pc, #96]	; (64e8 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6488:	8812      	ldrh	r2, [r2, #0]
    648a:	1a9b      	subs	r3, r3, r2
    648c:	b29b      	uxth	r3, r3
    648e:	2b08      	cmp	r3, #8
    6490:	d90f      	bls.n	64b2 <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    6492:	4a16      	ldr	r2, [pc, #88]	; (64ec <SoftMeansureControl+0x12c>)
    6494:	7813      	ldrb	r3, [r2, #0]
    6496:	2180      	movs	r1, #128	; 0x80
    6498:	4249      	negs	r1, r1
    649a:	430b      	orrs	r3, r1
    649c:	7013      	strb	r3, [r2, #0]
    649e:	e008      	b.n	64b2 <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    64a0:	4a12      	ldr	r2, [pc, #72]	; (64ec <SoftMeansureControl+0x12c>)
    64a2:	7813      	ldrb	r3, [r2, #0]
    64a4:	217f      	movs	r1, #127	; 0x7f
    64a6:	400b      	ands	r3, r1
    64a8:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    64aa:	4b05      	ldr	r3, [pc, #20]	; (64c0 <SoftMeansureControl+0x100>)
    64ac:	881a      	ldrh	r2, [r3, #0]
    64ae:	4b0e      	ldr	r3, [pc, #56]	; (64e8 <SoftMeansureControl+0x128>)
    64b0:	801a      	strh	r2, [r3, #0]
	}

}
    64b2:	bd10      	pop	{r4, pc}
    64b4:	20000f00 	.word	0x20000f00
    64b8:	20000ec6 	.word	0x20000ec6
    64bc:	00000666 	.word	0x00000666
    64c0:	2000022c 	.word	0x2000022c
    64c4:	20000234 	.word	0x20000234
    64c8:	00001332 	.word	0x00001332
    64cc:	2000023e 	.word	0x2000023e
    64d0:	20000f8c 	.word	0x20000f8c
    64d4:	0000370a 	.word	0x0000370a
    64d8:	2000022a 	.word	0x2000022a
    64dc:	00001d6f 	.word	0x00001d6f
    64e0:	2000023a 	.word	0x2000023a
    64e4:	00002665 	.word	0x00002665
    64e8:	20000238 	.word	0x20000238
    64ec:	20000f28 	.word	0x20000f28
    64f0:	00003624 	.word	0x00003624

000064f4 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    64f4:	4b12      	ldr	r3, [pc, #72]	; (6540 <PCB_Protect+0x4c>)
    64f6:	881b      	ldrh	r3, [r3, #0]
    64f8:	2b6e      	cmp	r3, #110	; 0x6e
    64fa:	d911      	bls.n	6520 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    64fc:	4b11      	ldr	r3, [pc, #68]	; (6544 <PCB_Protect+0x50>)
    64fe:	781b      	ldrb	r3, [r3, #0]
    6500:	3301      	adds	r3, #1
    6502:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    6504:	2b08      	cmp	r3, #8
    6506:	d802      	bhi.n	650e <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    6508:	4a0e      	ldr	r2, [pc, #56]	; (6544 <PCB_Protect+0x50>)
    650a:	7013      	strb	r3, [r2, #0]
    650c:	e017      	b.n	653e <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    650e:	2209      	movs	r2, #9
    6510:	4b0c      	ldr	r3, [pc, #48]	; (6544 <PCB_Protect+0x50>)
    6512:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    6514:	4a0c      	ldr	r2, [pc, #48]	; (6548 <PCB_Protect+0x54>)
    6516:	7851      	ldrb	r1, [r2, #1]
    6518:	2320      	movs	r3, #32
    651a:	430b      	orrs	r3, r1
    651c:	7053      	strb	r3, [r2, #1]
    651e:	e00e      	b.n	653e <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    6520:	2b54      	cmp	r3, #84	; 0x54
    6522:	d80c      	bhi.n	653e <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    6524:	4b07      	ldr	r3, [pc, #28]	; (6544 <PCB_Protect+0x50>)
    6526:	781b      	ldrb	r3, [r3, #0]
    6528:	2b00      	cmp	r3, #0
    652a:	d003      	beq.n	6534 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    652c:	3b01      	subs	r3, #1
    652e:	4a05      	ldr	r2, [pc, #20]	; (6544 <PCB_Protect+0x50>)
    6530:	7013      	strb	r3, [r2, #0]
    6532:	e004      	b.n	653e <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    6534:	4a04      	ldr	r2, [pc, #16]	; (6548 <PCB_Protect+0x54>)
    6536:	7853      	ldrb	r3, [r2, #1]
    6538:	2120      	movs	r1, #32
    653a:	438b      	bics	r3, r1
    653c:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    653e:	4770      	bx	lr
    6540:	2000109c 	.word	0x2000109c
    6544:	20000237 	.word	0x20000237
    6548:	200010bc 	.word	0x200010bc

0000654c <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    654c:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    654e:	4b04      	ldr	r3, [pc, #16]	; (6560 <AFE_Control+0x14>)
    6550:	4798      	blx	r3
	SoftwareProtection();//软件保护
    6552:	4b04      	ldr	r3, [pc, #16]	; (6564 <AFE_Control+0x18>)
    6554:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    6556:	4b04      	ldr	r3, [pc, #16]	; (6568 <AFE_Control+0x1c>)
    6558:	4798      	blx	r3

	//Cell_Balance(); //均衡
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    655a:	4b04      	ldr	r3, [pc, #16]	; (656c <AFE_Control+0x20>)
    655c:	4798      	blx	r3
}
    655e:	bd10      	pop	{r4, pc}
    6560:	00006101 	.word	0x00006101
    6564:	000061b1 	.word	0x000061b1
    6568:	000063c1 	.word	0x000063c1
    656c:	000064f5 	.word	0x000064f5

00006570 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    6570:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    6572:	4b2b      	ldr	r3, [pc, #172]	; (6620 <SOC+0xb0>)
    6574:	2200      	movs	r2, #0
    6576:	5e9a      	ldrsh	r2, [r3, r2]
    6578:	4b2a      	ldr	r3, [pc, #168]	; (6624 <SOC+0xb4>)
    657a:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    657c:	4c2a      	ldr	r4, [pc, #168]	; (6628 <SOC+0xb8>)
    657e:	6a22      	ldr	r2, [r4, #32]
    6580:	13db      	asrs	r3, r3, #15
    6582:	189b      	adds	r3, r3, r2
    6584:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    6586:	6a20      	ldr	r0, [r4, #32]
    6588:	21e1      	movs	r1, #225	; 0xe1
    658a:	0189      	lsls	r1, r1, #6
    658c:	4b27      	ldr	r3, [pc, #156]	; (662c <SOC+0xbc>)
    658e:	4798      	blx	r3
    6590:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    6592:	6a22      	ldr	r2, [r4, #32]
    6594:	4b26      	ldr	r3, [pc, #152]	; (6630 <SOC+0xc0>)
    6596:	4343      	muls	r3, r0
    6598:	189b      	adds	r3, r3, r2
    659a:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    659c:	2800      	cmp	r0, #0
    659e:	db10      	blt.n	65c2 <SOC+0x52>
	{
		CHG_Val = CHG_Val + tmp_cap;
    65a0:	4b24      	ldr	r3, [pc, #144]	; (6634 <SOC+0xc4>)
    65a2:	681a      	ldr	r2, [r3, #0]
    65a4:	1880      	adds	r0, r0, r2
    65a6:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 100 )
    65a8:	4b23      	ldr	r3, [pc, #140]	; (6638 <SOC+0xc8>)
    65aa:	681b      	ldr	r3, [r3, #0]
    65ac:	1ac3      	subs	r3, r0, r3
    65ae:	2b63      	cmp	r3, #99	; 0x63
    65b0:	d917      	bls.n	65e2 <SOC+0x72>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    65b2:	2102      	movs	r1, #2
    65b4:	4b21      	ldr	r3, [pc, #132]	; (663c <SOC+0xcc>)
    65b6:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    65b8:	4b1e      	ldr	r3, [pc, #120]	; (6634 <SOC+0xc4>)
    65ba:	681a      	ldr	r2, [r3, #0]
    65bc:	4b1e      	ldr	r3, [pc, #120]	; (6638 <SOC+0xc8>)
    65be:	601a      	str	r2, [r3, #0]
    65c0:	e00f      	b.n	65e2 <SOC+0x72>
		}
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    65c2:	4b1f      	ldr	r3, [pc, #124]	; (6640 <SOC+0xd0>)
    65c4:	681a      	ldr	r2, [r3, #0]
    65c6:	1a10      	subs	r0, r2, r0
    65c8:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=100 )
    65ca:	4b1e      	ldr	r3, [pc, #120]	; (6644 <SOC+0xd4>)
    65cc:	681b      	ldr	r3, [r3, #0]
    65ce:	1ac3      	subs	r3, r0, r3
    65d0:	2b63      	cmp	r3, #99	; 0x63
    65d2:	d906      	bls.n	65e2 <SOC+0x72>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    65d4:	2101      	movs	r1, #1
    65d6:	4b19      	ldr	r3, [pc, #100]	; (663c <SOC+0xcc>)
    65d8:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    65da:	4b19      	ldr	r3, [pc, #100]	; (6640 <SOC+0xd0>)
    65dc:	681a      	ldr	r2, [r3, #0]
    65de:	4b19      	ldr	r3, [pc, #100]	; (6644 <SOC+0xd4>)
    65e0:	601a      	str	r2, [r3, #0]
		}
	}
	
	if(tmp_cap>-30)
    65e2:	002b      	movs	r3, r5
    65e4:	331d      	adds	r3, #29
    65e6:	db03      	blt.n	65f0 <SOC+0x80>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    65e8:	4a0f      	ldr	r2, [pc, #60]	; (6628 <SOC+0xb8>)
    65ea:	6853      	ldr	r3, [r2, #4]
    65ec:	18ed      	adds	r5, r5, r3
    65ee:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    65f0:	4b0d      	ldr	r3, [pc, #52]	; (6628 <SOC+0xb8>)
    65f2:	685b      	ldr	r3, [r3, #4]
    65f4:	2b00      	cmp	r3, #0
    65f6:	dd03      	ble.n	6600 <SOC+0x90>
	{
		g_sys_cap.val.cap_val3 = 0;
    65f8:	2200      	movs	r2, #0
    65fa:	4b0b      	ldr	r3, [pc, #44]	; (6628 <SOC+0xb8>)
    65fc:	60da      	str	r2, [r3, #12]
    65fe:	e00d      	b.n	661c <SOC+0xac>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    6600:	4b09      	ldr	r3, [pc, #36]	; (6628 <SOC+0xb8>)
    6602:	6859      	ldr	r1, [r3, #4]
    6604:	68da      	ldr	r2, [r3, #12]
    6606:	188a      	adds	r2, r1, r2
    6608:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    660a:	2200      	movs	r2, #0
    660c:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    660e:	68da      	ldr	r2, [r3, #12]
    6610:	4b0d      	ldr	r3, [pc, #52]	; (6648 <SOC+0xd8>)
    6612:	429a      	cmp	r2, r3
    6614:	da02      	bge.n	661c <SOC+0xac>
		{
			g_sys_cap.val.cap_val3  = -1200;
    6616:	001a      	movs	r2, r3
    6618:	4b03      	ldr	r3, [pc, #12]	; (6628 <SOC+0xb8>)
    661a:	60da      	str	r2, [r3, #12]
		}
	}
    661c:	bd70      	pop	{r4, r5, r6, pc}
    661e:	46c0      	nop			; (mov r8, r8)
    6620:	20000f26 	.word	0x20000f26
    6624:	0002bf20 	.word	0x0002bf20
    6628:	20000ecc 	.word	0x20000ecc
    662c:	000097ed 	.word	0x000097ed
    6630:	ffffc7c0 	.word	0xffffc7c0
    6634:	20000efc 	.word	0x20000efc
    6638:	20000f04 	.word	0x20000f04
    663c:	00005cc1 	.word	0x00005cc1
    6640:	20000f20 	.word	0x20000f20
    6644:	20000f0c 	.word	0x20000f0c
    6648:	fffffb50 	.word	0xfffffb50

0000664c <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    664c:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    664e:	4a29      	ldr	r2, [pc, #164]	; (66f4 <Sys_250ms_tick+0xa8>)
    6650:	8813      	ldrh	r3, [r2, #0]
    6652:	3301      	adds	r3, #1
    6654:	b29b      	uxth	r3, r3
    6656:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    6658:	4a27      	ldr	r2, [pc, #156]	; (66f8 <Sys_250ms_tick+0xac>)
    665a:	7813      	ldrb	r3, [r2, #0]
    665c:	3301      	adds	r3, #1
    665e:	7013      	strb	r3, [r2, #0]

	SOC();
    6660:	4b26      	ldr	r3, [pc, #152]	; (66fc <Sys_250ms_tick+0xb0>)
    6662:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    6664:	4b26      	ldr	r3, [pc, #152]	; (6700 <Sys_250ms_tick+0xb4>)
    6666:	781b      	ldrb	r3, [r3, #0]
    6668:	069a      	lsls	r2, r3, #26
    666a:	d505      	bpl.n	6678 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    666c:	4925      	ldr	r1, [pc, #148]	; (6704 <Sys_250ms_tick+0xb8>)
    666e:	780a      	ldrb	r2, [r1, #0]
    6670:	3201      	adds	r2, #1
    6672:	b2d2      	uxtb	r2, r2
    6674:	700a      	strb	r2, [r1, #0]
    6676:	e006      	b.n	6686 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    6678:	4a22      	ldr	r2, [pc, #136]	; (6704 <Sys_250ms_tick+0xb8>)
    667a:	7812      	ldrb	r2, [r2, #0]
    667c:	2a2d      	cmp	r2, #45	; 0x2d
    667e:	d002      	beq.n	6686 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    6680:	2100      	movs	r1, #0
    6682:	4a20      	ldr	r2, [pc, #128]	; (6704 <Sys_250ms_tick+0xb8>)
    6684:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    6686:	065a      	lsls	r2, r3, #25
    6688:	d505      	bpl.n	6696 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    668a:	491f      	ldr	r1, [pc, #124]	; (6708 <Sys_250ms_tick+0xbc>)
    668c:	780a      	ldrb	r2, [r1, #0]
    668e:	3201      	adds	r2, #1
    6690:	b2d2      	uxtb	r2, r2
    6692:	700a      	strb	r2, [r1, #0]
    6694:	e006      	b.n	66a4 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    6696:	4a1c      	ldr	r2, [pc, #112]	; (6708 <Sys_250ms_tick+0xbc>)
    6698:	7812      	ldrb	r2, [r2, #0]
    669a:	2a2d      	cmp	r2, #45	; 0x2d
    669c:	d002      	beq.n	66a4 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    669e:	2100      	movs	r1, #0
    66a0:	4a19      	ldr	r2, [pc, #100]	; (6708 <Sys_250ms_tick+0xbc>)
    66a2:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    66a4:	06db      	lsls	r3, r3, #27
    66a6:	d505      	bpl.n	66b4 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    66a8:	4a18      	ldr	r2, [pc, #96]	; (670c <Sys_250ms_tick+0xc0>)
    66aa:	7813      	ldrb	r3, [r2, #0]
    66ac:	3301      	adds	r3, #1
    66ae:	b2db      	uxtb	r3, r3
    66b0:	7013      	strb	r3, [r2, #0]
    66b2:	e006      	b.n	66c2 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    66b4:	4b15      	ldr	r3, [pc, #84]	; (670c <Sys_250ms_tick+0xc0>)
    66b6:	781b      	ldrb	r3, [r3, #0]
    66b8:	2b2d      	cmp	r3, #45	; 0x2d
    66ba:	d002      	beq.n	66c2 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    66bc:	2200      	movs	r2, #0
    66be:	4b13      	ldr	r3, [pc, #76]	; (670c <Sys_250ms_tick+0xc0>)
    66c0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    66c2:	4b13      	ldr	r3, [pc, #76]	; (6710 <Sys_250ms_tick+0xc4>)
    66c4:	781b      	ldrb	r3, [r3, #0]
    66c6:	069a      	lsls	r2, r3, #26
    66c8:	d504      	bpl.n	66d4 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    66ca:	4912      	ldr	r1, [pc, #72]	; (6714 <Sys_250ms_tick+0xc8>)
    66cc:	880a      	ldrh	r2, [r1, #0]
    66ce:	3201      	adds	r2, #1
    66d0:	800a      	strh	r2, [r1, #0]
    66d2:	e002      	b.n	66da <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    66d4:	2100      	movs	r1, #0
    66d6:	4a0f      	ldr	r2, [pc, #60]	; (6714 <Sys_250ms_tick+0xc8>)
    66d8:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    66da:	06db      	lsls	r3, r3, #27
    66dc:	d504      	bpl.n	66e8 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    66de:	4a0e      	ldr	r2, [pc, #56]	; (6718 <Sys_250ms_tick+0xcc>)
    66e0:	8813      	ldrh	r3, [r2, #0]
    66e2:	3301      	adds	r3, #1
    66e4:	8013      	strh	r3, [r2, #0]
    66e6:	e002      	b.n	66ee <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    66e8:	2200      	movs	r2, #0
    66ea:	4b0b      	ldr	r3, [pc, #44]	; (6718 <Sys_250ms_tick+0xcc>)
    66ec:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    66ee:	4b0b      	ldr	r3, [pc, #44]	; (671c <Sys_250ms_tick+0xd0>)
    66f0:	4798      	blx	r3
}
    66f2:	bd10      	pop	{r4, pc}
    66f4:	2000022c 	.word	0x2000022c
    66f8:	20000236 	.word	0x20000236
    66fc:	00006571 	.word	0x00006571
    6700:	20001098 	.word	0x20001098
    6704:	200010bf 	.word	0x200010bf
    6708:	200010be 	.word	0x200010be
    670c:	20001096 	.word	0x20001096
    6710:	200010bc 	.word	0x200010bc
    6714:	20000240 	.word	0x20000240
    6718:	20000232 	.word	0x20000232
    671c:	00008fdd 	.word	0x00008fdd

00006720 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    6720:	b5f0      	push	{r4, r5, r6, r7, lr}
    6722:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    6724:	4b10      	ldr	r3, [pc, #64]	; (6768 <VbatToSoc+0x48>)
    6726:	429c      	cmp	r4, r3
    6728:	d01a      	beq.n	6760 <VbatToSoc+0x40>
    672a:	2032      	movs	r0, #50	; 0x32
    672c:	2165      	movs	r1, #101	; 0x65
    672e:	2200      	movs	r2, #0
    6730:	4e0e      	ldr	r6, [pc, #56]	; (676c <VbatToSoc+0x4c>)
    6732:	25ff      	movs	r5, #255	; 0xff
    6734:	e00c      	b.n	6750 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6736:	1853      	adds	r3, r2, r1
    6738:	0fd8      	lsrs	r0, r3, #31
    673a:	18c3      	adds	r3, r0, r3
    673c:	105b      	asrs	r3, r3, #1
    673e:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    6740:	402b      	ands	r3, r5
    6742:	005b      	lsls	r3, r3, #1
    6744:	5b9b      	ldrh	r3, [r3, r6]
    6746:	42a3      	cmp	r3, r4
    6748:	d00d      	beq.n	6766 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    674a:	1a8f      	subs	r7, r1, r2
    674c:	2f01      	cmp	r7, #1
    674e:	d009      	beq.n	6764 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    6750:	429c      	cmp	r4, r3
    6752:	d301      	bcc.n	6758 <VbatToSoc+0x38>
    6754:	0002      	movs	r2, r0
    6756:	e000      	b.n	675a <VbatToSoc+0x3a>
    6758:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    675a:	4291      	cmp	r1, r2
    675c:	d8eb      	bhi.n	6736 <VbatToSoc+0x16>
    675e:	e002      	b.n	6766 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6760:	2032      	movs	r0, #50	; 0x32
    6762:	e000      	b.n	6766 <VbatToSoc+0x46>
    6764:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    6766:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6768:	00000e66 	.word	0x00000e66
    676c:	00009be0 	.word	0x00009be0

00006770 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    6770:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    6772:	4bbc      	ldr	r3, [pc, #752]	; (6a64 <Cap_Update_Check+0x2f4>)
    6774:	881b      	ldrh	r3, [r3, #0]
    6776:	33b5      	adds	r3, #181	; 0xb5
    6778:	b29b      	uxth	r3, r3
    677a:	22b5      	movs	r2, #181	; 0xb5
    677c:	0052      	lsls	r2, r2, #1
    677e:	4293      	cmp	r3, r2
    6780:	d85b      	bhi.n	683a <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    6782:	4ab9      	ldr	r2, [pc, #740]	; (6a68 <Cap_Update_Check+0x2f8>)
    6784:	7853      	ldrb	r3, [r2, #1]
    6786:	2110      	movs	r1, #16
    6788:	438b      	bics	r3, r1
    678a:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    678c:	2200      	movs	r2, #0
    678e:	4bb7      	ldr	r3, [pc, #732]	; (6a6c <Cap_Update_Check+0x2fc>)
    6790:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    6792:	4bb7      	ldr	r3, [pc, #732]	; (6a70 <Cap_Update_Check+0x300>)
    6794:	881b      	ldrh	r3, [r3, #0]
    6796:	2b00      	cmp	r3, #0
    6798:	d12c      	bne.n	67f4 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    679a:	4bb6      	ldr	r3, [pc, #728]	; (6a74 <Cap_Update_Check+0x304>)
    679c:	8818      	ldrh	r0, [r3, #0]
    679e:	4bb6      	ldr	r3, [pc, #728]	; (6a78 <Cap_Update_Check+0x308>)
    67a0:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    67a2:	3201      	adds	r2, #1
    67a4:	4bb2      	ldr	r3, [pc, #712]	; (6a70 <Cap_Update_Check+0x300>)
    67a6:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    67a8:	4bb4      	ldr	r3, [pc, #720]	; (6a7c <Cap_Update_Check+0x30c>)
    67aa:	4358      	muls	r0, r3
    67ac:	0b80      	lsrs	r0, r0, #14
    67ae:	4bb4      	ldr	r3, [pc, #720]	; (6a80 <Cap_Update_Check+0x310>)
    67b0:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    67b2:	4bb4      	ldr	r3, [pc, #720]	; (6a84 <Cap_Update_Check+0x314>)
    67b4:	7c9b      	ldrb	r3, [r3, #18]
    67b6:	b2db      	uxtb	r3, r3
    67b8:	4298      	cmp	r0, r3
    67ba:	d905      	bls.n	67c8 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    67bc:	4bb1      	ldr	r3, [pc, #708]	; (6a84 <Cap_Update_Check+0x314>)
    67be:	7c9b      	ldrb	r3, [r3, #18]
    67c0:	1ac0      	subs	r0, r0, r3
    67c2:	4bb1      	ldr	r3, [pc, #708]	; (6a88 <Cap_Update_Check+0x318>)
    67c4:	8018      	strh	r0, [r3, #0]
    67c6:	e004      	b.n	67d2 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    67c8:	4bae      	ldr	r3, [pc, #696]	; (6a84 <Cap_Update_Check+0x314>)
    67ca:	7c9b      	ldrb	r3, [r3, #18]
    67cc:	1a18      	subs	r0, r3, r0
    67ce:	4bae      	ldr	r3, [pc, #696]	; (6a88 <Cap_Update_Check+0x318>)
    67d0:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    67d2:	4bad      	ldr	r3, [pc, #692]	; (6a88 <Cap_Update_Check+0x318>)
    67d4:	8819      	ldrh	r1, [r3, #0]
    67d6:	2900      	cmp	r1, #0
    67d8:	d008      	beq.n	67ec <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    67da:	4349      	muls	r1, r1
    67dc:	b289      	uxth	r1, r1
    67de:	2096      	movs	r0, #150	; 0x96
    67e0:	0100      	lsls	r0, r0, #4
    67e2:	4baa      	ldr	r3, [pc, #680]	; (6a8c <Cap_Update_Check+0x31c>)
    67e4:	4798      	blx	r3
    67e6:	4ba8      	ldr	r3, [pc, #672]	; (6a88 <Cap_Update_Check+0x318>)
    67e8:	8018      	strh	r0, [r3, #0]
    67ea:	e039      	b.n	6860 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    67ec:	2278      	movs	r2, #120	; 0x78
    67ee:	4ba6      	ldr	r3, [pc, #664]	; (6a88 <Cap_Update_Check+0x318>)
    67f0:	801a      	strh	r2, [r3, #0]
    67f2:	e035      	b.n	6860 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    67f4:	3301      	adds	r3, #1
    67f6:	b29b      	uxth	r3, r3
    67f8:	4a9d      	ldr	r2, [pc, #628]	; (6a70 <Cap_Update_Check+0x300>)
    67fa:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    67fc:	4aa2      	ldr	r2, [pc, #648]	; (6a88 <Cap_Update_Check+0x318>)
    67fe:	8812      	ldrh	r2, [r2, #0]
    6800:	429a      	cmp	r2, r3
    6802:	d22d      	bcs.n	6860 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    6804:	4b9b      	ldr	r3, [pc, #620]	; (6a74 <Cap_Update_Check+0x304>)
    6806:	881a      	ldrh	r2, [r3, #0]
    6808:	4b9b      	ldr	r3, [pc, #620]	; (6a78 <Cap_Update_Check+0x308>)
    680a:	881b      	ldrh	r3, [r3, #0]
    680c:	429a      	cmp	r2, r3
    680e:	d902      	bls.n	6816 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    6810:	1ad3      	subs	r3, r2, r3
    6812:	b29b      	uxth	r3, r3
    6814:	e001      	b.n	681a <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    6816:	1a9b      	subs	r3, r3, r2
    6818:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    681a:	22f4      	movs	r2, #244	; 0xf4
    681c:	32ff      	adds	r2, #255	; 0xff
    681e:	4293      	cmp	r3, r2
    6820:	d807      	bhi.n	6832 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    6822:	4a91      	ldr	r2, [pc, #580]	; (6a68 <Cap_Update_Check+0x2f8>)
    6824:	7851      	ldrb	r1, [r2, #1]
    6826:	2302      	movs	r3, #2
    6828:	430b      	orrs	r3, r1
    682a:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    682c:	2201      	movs	r2, #1
    682e:	4b98      	ldr	r3, [pc, #608]	; (6a90 <Cap_Update_Check+0x320>)
    6830:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    6832:	2200      	movs	r2, #0
    6834:	4b8e      	ldr	r3, [pc, #568]	; (6a70 <Cap_Update_Check+0x300>)
    6836:	801a      	strh	r2, [r3, #0]
    6838:	e012      	b.n	6860 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    683a:	4b8c      	ldr	r3, [pc, #560]	; (6a6c <Cap_Update_Check+0x2fc>)
    683c:	781b      	ldrb	r3, [r3, #0]
    683e:	3301      	adds	r3, #1
    6840:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    6842:	2b03      	cmp	r3, #3
    6844:	d802      	bhi.n	684c <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    6846:	4a89      	ldr	r2, [pc, #548]	; (6a6c <Cap_Update_Check+0x2fc>)
    6848:	7013      	strb	r3, [r2, #0]
    684a:	e009      	b.n	6860 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    684c:	2300      	movs	r3, #0
    684e:	4a87      	ldr	r2, [pc, #540]	; (6a6c <Cap_Update_Check+0x2fc>)
    6850:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    6852:	4a87      	ldr	r2, [pc, #540]	; (6a70 <Cap_Update_Check+0x300>)
    6854:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    6856:	4a84      	ldr	r2, [pc, #528]	; (6a68 <Cap_Update_Check+0x2f8>)
    6858:	7851      	ldrb	r1, [r2, #1]
    685a:	2310      	movs	r3, #16
    685c:	430b      	orrs	r3, r1
    685e:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    6860:	4b8c      	ldr	r3, [pc, #560]	; (6a94 <Cap_Update_Check+0x324>)
    6862:	881b      	ldrh	r3, [r3, #0]
    6864:	2b0a      	cmp	r3, #10
    6866:	d800      	bhi.n	686a <Cap_Update_Check+0xfa>
    6868:	e09d      	b.n	69a6 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    686a:	4b7e      	ldr	r3, [pc, #504]	; (6a64 <Cap_Update_Check+0x2f4>)
    686c:	881c      	ldrh	r4, [r3, #0]
    686e:	4b8a      	ldr	r3, [pc, #552]	; (6a98 <Cap_Update_Check+0x328>)
    6870:	18e3      	adds	r3, r4, r3
    6872:	b29b      	uxth	r3, r3
    6874:	229f      	movs	r2, #159	; 0x9f
    6876:	00d2      	lsls	r2, r2, #3
    6878:	4293      	cmp	r3, r2
    687a:	d84f      	bhi.n	691c <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    687c:	4b87      	ldr	r3, [pc, #540]	; (6a9c <Cap_Update_Check+0x32c>)
    687e:	781b      	ldrb	r3, [r3, #0]
    6880:	2b00      	cmp	r3, #0
    6882:	d107      	bne.n	6894 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    6884:	4b7b      	ldr	r3, [pc, #492]	; (6a74 <Cap_Update_Check+0x304>)
    6886:	881a      	ldrh	r2, [r3, #0]
    6888:	4b85      	ldr	r3, [pc, #532]	; (6aa0 <Cap_Update_Check+0x330>)
    688a:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    688c:	2201      	movs	r2, #1
    688e:	4b83      	ldr	r3, [pc, #524]	; (6a9c <Cap_Update_Check+0x32c>)
    6890:	701a      	strb	r2, [r3, #0]
    6892:	e046      	b.n	6922 <Cap_Update_Check+0x1b2>
    6894:	3301      	adds	r3, #1
    6896:	b2db      	uxtb	r3, r3
    6898:	4a80      	ldr	r2, [pc, #512]	; (6a9c <Cap_Update_Check+0x32c>)
    689a:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    689c:	2b28      	cmp	r3, #40	; 0x28
    689e:	d940      	bls.n	6922 <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    68a0:	4b7f      	ldr	r3, [pc, #508]	; (6aa0 <Cap_Update_Check+0x330>)
    68a2:	881b      	ldrh	r3, [r3, #0]
    68a4:	4a73      	ldr	r2, [pc, #460]	; (6a74 <Cap_Update_Check+0x304>)
    68a6:	8812      	ldrh	r2, [r2, #0]
    68a8:	4293      	cmp	r3, r2
    68aa:	d933      	bls.n	6914 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    68ac:	1a9b      	subs	r3, r3, r2
    68ae:	b29b      	uxth	r3, r3
    68b0:	21f4      	movs	r1, #244	; 0xf4
    68b2:	31ff      	adds	r1, #255	; 0xff
    68b4:	428b      	cmp	r3, r1
    68b6:	d82d      	bhi.n	6914 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    68b8:	4d70      	ldr	r5, [pc, #448]	; (6a7c <Cap_Update_Check+0x30c>)
    68ba:	436a      	muls	r2, r5
    68bc:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    68be:	b2a8      	uxth	r0, r5
    68c0:	4b6f      	ldr	r3, [pc, #444]	; (6a80 <Cap_Update_Check+0x310>)
    68c2:	4798      	blx	r3
						if(capacity_volt<3200)
    68c4:	4b77      	ldr	r3, [pc, #476]	; (6aa4 <Cap_Update_Check+0x334>)
    68c6:	429d      	cmp	r5, r3
    68c8:	d812      	bhi.n	68f0 <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    68ca:	4b6e      	ldr	r3, [pc, #440]	; (6a84 <Cap_Update_Check+0x314>)
    68cc:	7c9b      	ldrb	r3, [r3, #18]
    68ce:	3b05      	subs	r3, #5
    68d0:	4298      	cmp	r0, r3
    68d2:	d21f      	bcs.n	6914 <Cap_Update_Check+0x1a4>
    68d4:	4b6b      	ldr	r3, [pc, #428]	; (6a84 <Cap_Update_Check+0x314>)
    68d6:	7c9b      	ldrb	r3, [r3, #18]
    68d8:	b2db      	uxtb	r3, r3
    68da:	2b05      	cmp	r3, #5
    68dc:	d91a      	bls.n	6914 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    68de:	4a62      	ldr	r2, [pc, #392]	; (6a68 <Cap_Update_Check+0x2f8>)
    68e0:	7851      	ldrb	r1, [r2, #1]
    68e2:	2302      	movs	r3, #2
    68e4:	430b      	orrs	r3, r1
    68e6:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    68e8:	2205      	movs	r2, #5
    68ea:	4b69      	ldr	r3, [pc, #420]	; (6a90 <Cap_Update_Check+0x320>)
    68ec:	701a      	strb	r2, [r3, #0]
    68ee:	e011      	b.n	6914 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    68f0:	4b64      	ldr	r3, [pc, #400]	; (6a84 <Cap_Update_Check+0x314>)
    68f2:	7c9b      	ldrb	r3, [r3, #18]
    68f4:	3b0f      	subs	r3, #15
    68f6:	4298      	cmp	r0, r3
    68f8:	d20c      	bcs.n	6914 <Cap_Update_Check+0x1a4>
    68fa:	4b62      	ldr	r3, [pc, #392]	; (6a84 <Cap_Update_Check+0x314>)
    68fc:	7c9b      	ldrb	r3, [r3, #18]
    68fe:	b2db      	uxtb	r3, r3
    6900:	2b0f      	cmp	r3, #15
    6902:	d907      	bls.n	6914 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    6904:	4a58      	ldr	r2, [pc, #352]	; (6a68 <Cap_Update_Check+0x2f8>)
    6906:	7851      	ldrb	r1, [r2, #1]
    6908:	2302      	movs	r3, #2
    690a:	430b      	orrs	r3, r1
    690c:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    690e:	220f      	movs	r2, #15
    6910:	4b5f      	ldr	r3, [pc, #380]	; (6a90 <Cap_Update_Check+0x320>)
    6912:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    6914:	2200      	movs	r2, #0
    6916:	4b61      	ldr	r3, [pc, #388]	; (6a9c <Cap_Update_Check+0x32c>)
    6918:	701a      	strb	r2, [r3, #0]
    691a:	e002      	b.n	6922 <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    691c:	2200      	movs	r2, #0
    691e:	4b5f      	ldr	r3, [pc, #380]	; (6a9c <Cap_Update_Check+0x32c>)
    6920:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    6922:	3cb7      	subs	r4, #183	; 0xb7
    6924:	b2a4      	uxth	r4, r4
    6926:	239f      	movs	r3, #159	; 0x9f
    6928:	00db      	lsls	r3, r3, #3
    692a:	429c      	cmp	r4, r3
    692c:	d838      	bhi.n	69a0 <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    692e:	4b5e      	ldr	r3, [pc, #376]	; (6aa8 <Cap_Update_Check+0x338>)
    6930:	781b      	ldrb	r3, [r3, #0]
    6932:	2b00      	cmp	r3, #0
    6934:	d107      	bne.n	6946 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    6936:	4b4f      	ldr	r3, [pc, #316]	; (6a74 <Cap_Update_Check+0x304>)
    6938:	881a      	ldrh	r2, [r3, #0]
    693a:	4b59      	ldr	r3, [pc, #356]	; (6aa0 <Cap_Update_Check+0x330>)
    693c:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    693e:	2201      	movs	r2, #1
    6940:	4b59      	ldr	r3, [pc, #356]	; (6aa8 <Cap_Update_Check+0x338>)
    6942:	701a      	strb	r2, [r3, #0]
    6944:	e02f      	b.n	69a6 <Cap_Update_Check+0x236>
    6946:	3301      	adds	r3, #1
    6948:	b2db      	uxtb	r3, r3
    694a:	4a57      	ldr	r2, [pc, #348]	; (6aa8 <Cap_Update_Check+0x338>)
    694c:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    694e:	2b28      	cmp	r3, #40	; 0x28
    6950:	d929      	bls.n	69a6 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    6952:	4b53      	ldr	r3, [pc, #332]	; (6aa0 <Cap_Update_Check+0x330>)
    6954:	881b      	ldrh	r3, [r3, #0]
    6956:	4a47      	ldr	r2, [pc, #284]	; (6a74 <Cap_Update_Check+0x304>)
    6958:	8812      	ldrh	r2, [r2, #0]
    695a:	4293      	cmp	r3, r2
    695c:	d21c      	bcs.n	6998 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    695e:	1ad3      	subs	r3, r2, r3
    6960:	b29b      	uxth	r3, r3
    6962:	21f4      	movs	r1, #244	; 0xf4
    6964:	31ff      	adds	r1, #255	; 0xff
    6966:	428b      	cmp	r3, r1
    6968:	d816      	bhi.n	6998 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    696a:	4844      	ldr	r0, [pc, #272]	; (6a7c <Cap_Update_Check+0x30c>)
    696c:	4350      	muls	r0, r2
    696e:	0b80      	lsrs	r0, r0, #14
    6970:	4b43      	ldr	r3, [pc, #268]	; (6a80 <Cap_Update_Check+0x310>)
    6972:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    6974:	4b43      	ldr	r3, [pc, #268]	; (6a84 <Cap_Update_Check+0x314>)
    6976:	7c9b      	ldrb	r3, [r3, #18]
    6978:	3b0f      	subs	r3, #15
    697a:	4298      	cmp	r0, r3
    697c:	d20c      	bcs.n	6998 <Cap_Update_Check+0x228>
    697e:	4b41      	ldr	r3, [pc, #260]	; (6a84 <Cap_Update_Check+0x314>)
    6980:	7c9b      	ldrb	r3, [r3, #18]
    6982:	b2db      	uxtb	r3, r3
    6984:	2b0f      	cmp	r3, #15
    6986:	d907      	bls.n	6998 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    6988:	4a37      	ldr	r2, [pc, #220]	; (6a68 <Cap_Update_Check+0x2f8>)
    698a:	7851      	ldrb	r1, [r2, #1]
    698c:	2302      	movs	r3, #2
    698e:	430b      	orrs	r3, r1
    6990:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    6992:	220f      	movs	r2, #15
    6994:	4b3e      	ldr	r3, [pc, #248]	; (6a90 <Cap_Update_Check+0x320>)
    6996:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    6998:	2200      	movs	r2, #0
    699a:	4b43      	ldr	r3, [pc, #268]	; (6aa8 <Cap_Update_Check+0x338>)
    699c:	701a      	strb	r2, [r3, #0]
    699e:	e002      	b.n	69a6 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    69a0:	2200      	movs	r2, #0
    69a2:	4b41      	ldr	r3, [pc, #260]	; (6aa8 <Cap_Update_Check+0x338>)
    69a4:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    69a6:	4b30      	ldr	r3, [pc, #192]	; (6a68 <Cap_Update_Check+0x2f8>)
    69a8:	785b      	ldrb	r3, [r3, #1]
    69aa:	079b      	lsls	r3, r3, #30
    69ac:	d558      	bpl.n	6a60 <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    69ae:	4b31      	ldr	r3, [pc, #196]	; (6a74 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    69b0:	8818      	ldrh	r0, [r3, #0]
    69b2:	4b32      	ldr	r3, [pc, #200]	; (6a7c <Cap_Update_Check+0x30c>)
    69b4:	4358      	muls	r0, r3
    69b6:	0b80      	lsrs	r0, r0, #14
    69b8:	4b31      	ldr	r3, [pc, #196]	; (6a80 <Cap_Update_Check+0x310>)
    69ba:	4798      	blx	r3
    69bc:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    69be:	492a      	ldr	r1, [pc, #168]	; (6a68 <Cap_Update_Check+0x2f8>)
    69c0:	784c      	ldrb	r4, [r1, #1]
    69c2:	2310      	movs	r3, #16
    69c4:	4323      	orrs	r3, r4
    69c6:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    69c8:	4b2e      	ldr	r3, [pc, #184]	; (6a84 <Cap_Update_Check+0x314>)
    69ca:	7c9b      	ldrb	r3, [r3, #18]
    69cc:	4930      	ldr	r1, [pc, #192]	; (6a90 <Cap_Update_Check+0x320>)
    69ce:	7809      	ldrb	r1, [r1, #0]
    69d0:	1ac3      	subs	r3, r0, r3
    69d2:	428b      	cmp	r3, r1
    69d4:	dd1a      	ble.n	6a0c <Cap_Update_Check+0x29c>
    69d6:	4b2b      	ldr	r3, [pc, #172]	; (6a84 <Cap_Update_Check+0x314>)
    69d8:	7c9b      	ldrb	r3, [r3, #18]
    69da:	b2db      	uxtb	r3, r3
    69dc:	4298      	cmp	r0, r3
    69de:	d915      	bls.n	6a0c <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    69e0:	4b28      	ldr	r3, [pc, #160]	; (6a84 <Cap_Update_Check+0x314>)
    69e2:	7c9b      	ldrb	r3, [r3, #18]
    69e4:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    69e6:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    69e8:	d005      	beq.n	69f6 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    69ea:	4d1f      	ldr	r5, [pc, #124]	; (6a68 <Cap_Update_Check+0x2f8>)
    69ec:	786c      	ldrb	r4, [r5, #1]
    69ee:	2610      	movs	r6, #16
    69f0:	43b4      	bics	r4, r6
    69f2:	706c      	strb	r4, [r5, #1]
    69f4:	e000      	b.n	69f8 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    69f6:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    69f8:	4d22      	ldr	r5, [pc, #136]	; (6a84 <Cap_Update_Check+0x314>)
    69fa:	7dec      	ldrb	r4, [r5, #23]
    69fc:	b2db      	uxtb	r3, r3
    69fe:	1ae4      	subs	r4, r4, r3
    6a00:	b264      	sxtb	r4, r4
    6a02:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    6a04:	7cac      	ldrb	r4, [r5, #18]
    6a06:	18e3      	adds	r3, r4, r3
    6a08:	b2db      	uxtb	r3, r3
    6a0a:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    6a0c:	4b1d      	ldr	r3, [pc, #116]	; (6a84 <Cap_Update_Check+0x314>)
    6a0e:	7c9b      	ldrb	r3, [r3, #18]
    6a10:	1a1b      	subs	r3, r3, r0
    6a12:	4299      	cmp	r1, r3
    6a14:	da1f      	bge.n	6a56 <Cap_Update_Check+0x2e6>
    6a16:	4b1b      	ldr	r3, [pc, #108]	; (6a84 <Cap_Update_Check+0x314>)
    6a18:	7c9b      	ldrb	r3, [r3, #18]
    6a1a:	b2db      	uxtb	r3, r3
    6a1c:	429a      	cmp	r2, r3
    6a1e:	d21a      	bcs.n	6a56 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    6a20:	4b18      	ldr	r3, [pc, #96]	; (6a84 <Cap_Update_Check+0x314>)
    6a22:	7c9b      	ldrb	r3, [r3, #18]
    6a24:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    6a26:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    6a28:	d005      	beq.n	6a36 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    6a2a:	4a0f      	ldr	r2, [pc, #60]	; (6a68 <Cap_Update_Check+0x2f8>)
    6a2c:	7853      	ldrb	r3, [r2, #1]
    6a2e:	2110      	movs	r1, #16
    6a30:	438b      	bics	r3, r1
    6a32:	7053      	strb	r3, [r2, #1]
    6a34:	e005      	b.n	6a42 <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    6a36:	4a0c      	ldr	r2, [pc, #48]	; (6a68 <Cap_Update_Check+0x2f8>)
    6a38:	7851      	ldrb	r1, [r2, #1]
    6a3a:	2310      	movs	r3, #16
    6a3c:	430b      	orrs	r3, r1
    6a3e:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    6a40:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    6a42:	4a10      	ldr	r2, [pc, #64]	; (6a84 <Cap_Update_Check+0x314>)
    6a44:	7dd3      	ldrb	r3, [r2, #23]
    6a46:	b2c0      	uxtb	r0, r0
    6a48:	181b      	adds	r3, r3, r0
    6a4a:	b25b      	sxtb	r3, r3
    6a4c:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    6a4e:	7c93      	ldrb	r3, [r2, #18]
    6a50:	1a18      	subs	r0, r3, r0
    6a52:	b2c0      	uxtb	r0, r0
    6a54:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    6a56:	4a04      	ldr	r2, [pc, #16]	; (6a68 <Cap_Update_Check+0x2f8>)
    6a58:	7853      	ldrb	r3, [r2, #1]
    6a5a:	2102      	movs	r1, #2
    6a5c:	438b      	bics	r3, r1
    6a5e:	7053      	strb	r3, [r2, #1]
	}
}
    6a60:	bd70      	pop	{r4, r5, r6, pc}
    6a62:	46c0      	nop			; (mov r8, r8)
    6a64:	20000f26 	.word	0x20000f26
    6a68:	20000f28 	.word	0x20000f28
    6a6c:	20000256 	.word	0x20000256
    6a70:	20000248 	.word	0x20000248
    6a74:	20000ec4 	.word	0x20000ec4
    6a78:	2000024c 	.word	0x2000024c
    6a7c:	00001388 	.word	0x00001388
    6a80:	00006721 	.word	0x00006721
    6a84:	20000ecc 	.word	0x20000ecc
    6a88:	20000dac 	.word	0x20000dac
    6a8c:	000097ed 	.word	0x000097ed
    6a90:	20000245 	.word	0x20000245
    6a94:	20000e08 	.word	0x20000e08
    6a98:	000005af 	.word	0x000005af
    6a9c:	2000024a 	.word	0x2000024a
    6aa0:	20000254 	.word	0x20000254
    6aa4:	00000c7f 	.word	0x00000c7f
    6aa8:	20000244 	.word	0x20000244

00006aac <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    6aac:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    6aae:	4b57      	ldr	r3, [pc, #348]	; (6c0c <FullCap_Update+0x160>)
    6ab0:	2200      	movs	r2, #0
    6ab2:	5e9b      	ldrsh	r3, [r3, r2]
    6ab4:	001a      	movs	r2, r3
    6ab6:	32b6      	adds	r2, #182	; 0xb6
    6ab8:	da3a      	bge.n	6b30 <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    6aba:	4b55      	ldr	r3, [pc, #340]	; (6c10 <FullCap_Update+0x164>)
    6abc:	881b      	ldrh	r3, [r3, #0]
    6abe:	2b27      	cmp	r3, #39	; 0x27
    6ac0:	d827      	bhi.n	6b12 <FullCap_Update+0x66>
    6ac2:	4b54      	ldr	r3, [pc, #336]	; (6c14 <FullCap_Update+0x168>)
    6ac4:	881b      	ldrh	r3, [r3, #0]
    6ac6:	2b0a      	cmp	r3, #10
    6ac8:	d923      	bls.n	6b12 <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    6aca:	2200      	movs	r2, #0
    6acc:	4b52      	ldr	r3, [pc, #328]	; (6c18 <FullCap_Update+0x16c>)
    6ace:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    6ad0:	4b52      	ldr	r3, [pc, #328]	; (6c1c <FullCap_Update+0x170>)
    6ad2:	785b      	ldrb	r3, [r3, #1]
    6ad4:	06db      	lsls	r3, r3, #27
    6ad6:	d400      	bmi.n	6ada <FullCap_Update+0x2e>
    6ad8:	e097      	b.n	6c0a <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    6ada:	4b51      	ldr	r3, [pc, #324]	; (6c20 <FullCap_Update+0x174>)
    6adc:	781b      	ldrb	r3, [r3, #0]
    6ade:	2b00      	cmp	r3, #0
    6ae0:	d10e      	bne.n	6b00 <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    6ae2:	3201      	adds	r2, #1
    6ae4:	4b4e      	ldr	r3, [pc, #312]	; (6c20 <FullCap_Update+0x174>)
    6ae6:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    6ae8:	2300      	movs	r3, #0
    6aea:	4a4e      	ldr	r2, [pc, #312]	; (6c24 <FullCap_Update+0x178>)
    6aec:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    6aee:	4a4e      	ldr	r2, [pc, #312]	; (6c28 <FullCap_Update+0x17c>)
    6af0:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    6af2:	4b4e      	ldr	r3, [pc, #312]	; (6c2c <FullCap_Update+0x180>)
    6af4:	685a      	ldr	r2, [r3, #4]
    6af6:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    6af8:	7c9a      	ldrb	r2, [r3, #18]
    6afa:	b2d2      	uxtb	r2, r2
    6afc:	74da      	strb	r2, [r3, #19]
    6afe:	e084      	b.n	6c0a <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    6b00:	4b48      	ldr	r3, [pc, #288]	; (6c24 <FullCap_Update+0x178>)
    6b02:	781b      	ldrb	r3, [r3, #0]
    6b04:	2b01      	cmp	r3, #1
    6b06:	d000      	beq.n	6b0a <FullCap_Update+0x5e>
    6b08:	e07f      	b.n	6c0a <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    6b0a:	2200      	movs	r2, #0
    6b0c:	4b44      	ldr	r3, [pc, #272]	; (6c20 <FullCap_Update+0x174>)
    6b0e:	701a      	strb	r2, [r3, #0]
    6b10:	e07b      	b.n	6c0a <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    6b12:	4b41      	ldr	r3, [pc, #260]	; (6c18 <FullCap_Update+0x16c>)
    6b14:	781b      	ldrb	r3, [r3, #0]
    6b16:	3301      	adds	r3, #1
    6b18:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    6b1a:	2b03      	cmp	r3, #3
    6b1c:	d802      	bhi.n	6b24 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    6b1e:	4a3e      	ldr	r2, [pc, #248]	; (6c18 <FullCap_Update+0x16c>)
    6b20:	7013      	strb	r3, [r2, #0]
    6b22:	e072      	b.n	6c0a <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    6b24:	2300      	movs	r3, #0
    6b26:	4a3c      	ldr	r2, [pc, #240]	; (6c18 <FullCap_Update+0x16c>)
    6b28:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    6b2a:	4a3d      	ldr	r2, [pc, #244]	; (6c20 <FullCap_Update+0x174>)
    6b2c:	7013      	strb	r3, [r2, #0]
    6b2e:	e06c      	b.n	6c0a <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    6b30:	2bb5      	cmp	r3, #181	; 0xb5
    6b32:	dc65      	bgt.n	6c00 <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    6b34:	4b3a      	ldr	r3, [pc, #232]	; (6c20 <FullCap_Update+0x174>)
    6b36:	781b      	ldrb	r3, [r3, #0]
    6b38:	2b01      	cmp	r3, #1
    6b3a:	d166      	bne.n	6c0a <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    6b3c:	2201      	movs	r2, #1
    6b3e:	4b39      	ldr	r3, [pc, #228]	; (6c24 <FullCap_Update+0x178>)
    6b40:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    6b42:	4b36      	ldr	r3, [pc, #216]	; (6c1c <FullCap_Update+0x170>)
    6b44:	785b      	ldrb	r3, [r3, #1]
    6b46:	06db      	lsls	r3, r3, #27
    6b48:	d55f      	bpl.n	6c0a <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    6b4a:	4938      	ldr	r1, [pc, #224]	; (6c2c <FullCap_Update+0x180>)
    6b4c:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    6b4e:	688b      	ldr	r3, [r1, #8]
    6b50:	6849      	ldr	r1, [r1, #4]
    6b52:	08d2      	lsrs	r2, r2, #3
    6b54:	1a5b      	subs	r3, r3, r1
    6b56:	429a      	cmp	r2, r3
    6b58:	d243      	bcs.n	6be2 <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    6b5a:	2200      	movs	r2, #0
    6b5c:	4b30      	ldr	r3, [pc, #192]	; (6c20 <FullCap_Update+0x174>)
    6b5e:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    6b60:	4b33      	ldr	r3, [pc, #204]	; (6c30 <FullCap_Update+0x184>)
    6b62:	785b      	ldrb	r3, [r3, #1]
    6b64:	07db      	lsls	r3, r3, #31
    6b66:	d406      	bmi.n	6b76 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    6b68:	4b30      	ldr	r3, [pc, #192]	; (6c2c <FullCap_Update+0x180>)
    6b6a:	6859      	ldr	r1, [r3, #4]
    6b6c:	4a31      	ldr	r2, [pc, #196]	; (6c34 <FullCap_Update+0x188>)
    6b6e:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    6b70:	7c9a      	ldrb	r2, [r3, #18]
    6b72:	4b31      	ldr	r3, [pc, #196]	; (6c38 <FullCap_Update+0x18c>)
    6b74:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    6b76:	4c2d      	ldr	r4, [pc, #180]	; (6c2c <FullCap_Update+0x180>)
    6b78:	68a2      	ldr	r2, [r4, #8]
    6b7a:	68e0      	ldr	r0, [r4, #12]
    6b7c:	4b2d      	ldr	r3, [pc, #180]	; (6c34 <FullCap_Update+0x188>)
    6b7e:	681b      	ldr	r3, [r3, #0]
    6b80:	1ad3      	subs	r3, r2, r3
    6b82:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    6b84:	2064      	movs	r0, #100	; 0x64
    6b86:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    6b88:	7ce3      	ldrb	r3, [r4, #19]
    6b8a:	4a2b      	ldr	r2, [pc, #172]	; (6c38 <FullCap_Update+0x18c>)
    6b8c:	7811      	ldrb	r1, [r2, #0]
    6b8e:	1a59      	subs	r1, r3, r1
    6b90:	4b2a      	ldr	r3, [pc, #168]	; (6c3c <FullCap_Update+0x190>)
    6b92:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    6b94:	8823      	ldrh	r3, [r4, #0]
    6b96:	b29b      	uxth	r3, r3
    6b98:	4298      	cmp	r0, r3
    6b9a:	d910      	bls.n	6bbe <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    6b9c:	8823      	ldrh	r3, [r4, #0]
    6b9e:	1ac3      	subs	r3, r0, r3
    6ba0:	4a27      	ldr	r2, [pc, #156]	; (6c40 <FullCap_Update+0x194>)
    6ba2:	4293      	cmp	r3, r2
    6ba4:	d808      	bhi.n	6bb8 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6ba6:	b280      	uxth	r0, r0
    6ba8:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    6baa:	8821      	ldrh	r1, [r4, #0]
    6bac:	b289      	uxth	r1, r1
    6bae:	2201      	movs	r2, #1
    6bb0:	2002      	movs	r0, #2
    6bb2:	4b24      	ldr	r3, [pc, #144]	; (6c44 <FullCap_Update+0x198>)
    6bb4:	4798      	blx	r3
    6bb6:	e014      	b.n	6be2 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    6bb8:	4b1c      	ldr	r3, [pc, #112]	; (6c2c <FullCap_Update+0x180>)
    6bba:	881b      	ldrh	r3, [r3, #0]
    6bbc:	e011      	b.n	6be2 <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    6bbe:	4b1b      	ldr	r3, [pc, #108]	; (6c2c <FullCap_Update+0x180>)
    6bc0:	881b      	ldrh	r3, [r3, #0]
    6bc2:	1a1b      	subs	r3, r3, r0
    6bc4:	4a1e      	ldr	r2, [pc, #120]	; (6c40 <FullCap_Update+0x194>)
    6bc6:	4293      	cmp	r3, r2
    6bc8:	d809      	bhi.n	6bde <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6bca:	b280      	uxth	r0, r0
    6bcc:	4b17      	ldr	r3, [pc, #92]	; (6c2c <FullCap_Update+0x180>)
    6bce:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    6bd0:	8819      	ldrh	r1, [r3, #0]
    6bd2:	b289      	uxth	r1, r1
    6bd4:	2201      	movs	r2, #1
    6bd6:	2002      	movs	r0, #2
    6bd8:	4b1a      	ldr	r3, [pc, #104]	; (6c44 <FullCap_Update+0x198>)
    6bda:	4798      	blx	r3
    6bdc:	e001      	b.n	6be2 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    6bde:	4b13      	ldr	r3, [pc, #76]	; (6c2c <FullCap_Update+0x180>)
    6be0:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    6be2:	4b11      	ldr	r3, [pc, #68]	; (6c28 <FullCap_Update+0x17c>)
    6be4:	781b      	ldrb	r3, [r3, #0]
    6be6:	3301      	adds	r3, #1
    6be8:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    6bea:	2b14      	cmp	r3, #20
    6bec:	d802      	bhi.n	6bf4 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    6bee:	4a0e      	ldr	r2, [pc, #56]	; (6c28 <FullCap_Update+0x17c>)
    6bf0:	7013      	strb	r3, [r2, #0]
    6bf2:	e00a      	b.n	6c0a <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    6bf4:	2300      	movs	r3, #0
    6bf6:	4a0c      	ldr	r2, [pc, #48]	; (6c28 <FullCap_Update+0x17c>)
    6bf8:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    6bfa:	4a09      	ldr	r2, [pc, #36]	; (6c20 <FullCap_Update+0x174>)
    6bfc:	7013      	strb	r3, [r2, #0]
    6bfe:	e004      	b.n	6c0a <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    6c00:	2300      	movs	r3, #0
    6c02:	4a07      	ldr	r2, [pc, #28]	; (6c20 <FullCap_Update+0x174>)
    6c04:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    6c06:	4a07      	ldr	r2, [pc, #28]	; (6c24 <FullCap_Update+0x178>)
    6c08:	7013      	strb	r3, [r2, #0]
		}
	}
}
    6c0a:	bd10      	pop	{r4, pc}
    6c0c:	20000f26 	.word	0x20000f26
    6c10:	20001090 	.word	0x20001090
    6c14:	20000e08 	.word	0x20000e08
    6c18:	20000253 	.word	0x20000253
    6c1c:	20000f28 	.word	0x20000f28
    6c20:	20000243 	.word	0x20000243
    6c24:	20000246 	.word	0x20000246
    6c28:	2000024e 	.word	0x2000024e
    6c2c:	20000ecc 	.word	0x20000ecc
    6c30:	20001098 	.word	0x20001098
    6c34:	20000258 	.word	0x20000258
    6c38:	20000252 	.word	0x20000252
    6c3c:	000096d9 	.word	0x000096d9
    6c40:	000004af 	.word	0x000004af
    6c44:	000059ed 	.word	0x000059ed

00006c48 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    6c48:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    6c4a:	4a21      	ldr	r2, [pc, #132]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6c4c:	7c93      	ldrb	r3, [r2, #18]
    6c4e:	7d12      	ldrb	r2, [r2, #20]
    6c50:	b2db      	uxtb	r3, r3
    6c52:	4293      	cmp	r3, r2
    6c54:	d91a      	bls.n	6c8c <SOC_FLASH_Save+0x44>
    6c56:	4a1e      	ldr	r2, [pc, #120]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6c58:	7c93      	ldrb	r3, [r2, #18]
    6c5a:	7d12      	ldrb	r2, [r2, #20]
    6c5c:	1a9b      	subs	r3, r3, r2
    6c5e:	2b00      	cmp	r3, #0
    6c60:	dd14      	ble.n	6c8c <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    6c62:	4b1c      	ldr	r3, [pc, #112]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6c64:	781b      	ldrb	r3, [r3, #0]
    6c66:	3301      	adds	r3, #1
    6c68:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6c6a:	2b0a      	cmp	r3, #10
    6c6c:	d802      	bhi.n	6c74 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    6c6e:	4a19      	ldr	r2, [pc, #100]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6c70:	7013      	strb	r3, [r2, #0]
    6c72:	e00b      	b.n	6c8c <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6c74:	2200      	movs	r2, #0
    6c76:	4b17      	ldr	r3, [pc, #92]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6c78:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6c7a:	4b15      	ldr	r3, [pc, #84]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6c7c:	7c9a      	ldrb	r2, [r3, #18]
    6c7e:	b2d2      	uxtb	r2, r2
    6c80:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6c82:	7c99      	ldrb	r1, [r3, #18]
    6c84:	2200      	movs	r2, #0
    6c86:	2001      	movs	r0, #1
    6c88:	4b13      	ldr	r3, [pc, #76]	; (6cd8 <SOC_FLASH_Save+0x90>)
    6c8a:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    6c8c:	4a10      	ldr	r2, [pc, #64]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6c8e:	7c93      	ldrb	r3, [r2, #18]
    6c90:	7d12      	ldrb	r2, [r2, #20]
    6c92:	b2db      	uxtb	r3, r3
    6c94:	4293      	cmp	r3, r2
    6c96:	d21a      	bcs.n	6cce <SOC_FLASH_Save+0x86>
    6c98:	4a0d      	ldr	r2, [pc, #52]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6c9a:	7d13      	ldrb	r3, [r2, #20]
    6c9c:	7c92      	ldrb	r2, [r2, #18]
    6c9e:	1a9b      	subs	r3, r3, r2
    6ca0:	2b00      	cmp	r3, #0
    6ca2:	dd14      	ble.n	6cce <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    6ca4:	4b0b      	ldr	r3, [pc, #44]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6ca6:	781b      	ldrb	r3, [r3, #0]
    6ca8:	3301      	adds	r3, #1
    6caa:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6cac:	2b0a      	cmp	r3, #10
    6cae:	d802      	bhi.n	6cb6 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    6cb0:	4a08      	ldr	r2, [pc, #32]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6cb2:	7013      	strb	r3, [r2, #0]
    6cb4:	e00b      	b.n	6cce <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6cb6:	2200      	movs	r2, #0
    6cb8:	4b06      	ldr	r3, [pc, #24]	; (6cd4 <SOC_FLASH_Save+0x8c>)
    6cba:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6cbc:	4b04      	ldr	r3, [pc, #16]	; (6cd0 <SOC_FLASH_Save+0x88>)
    6cbe:	7c9a      	ldrb	r2, [r3, #18]
    6cc0:	b2d2      	uxtb	r2, r2
    6cc2:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6cc4:	7c99      	ldrb	r1, [r3, #18]
    6cc6:	2200      	movs	r2, #0
    6cc8:	2001      	movs	r0, #1
    6cca:	4b03      	ldr	r3, [pc, #12]	; (6cd8 <SOC_FLASH_Save+0x90>)
    6ccc:	4798      	blx	r3
		}
	}
}
    6cce:	bd10      	pop	{r4, pc}
    6cd0:	20000ecc 	.word	0x20000ecc
    6cd4:	2000024b 	.word	0x2000024b
    6cd8:	000059ed 	.word	0x000059ed

00006cdc <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    6cdc:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    6cde:	4b86      	ldr	r3, [pc, #536]	; (6ef8 <BatCycleProc+0x21c>)
    6ce0:	7e1b      	ldrb	r3, [r3, #24]
    6ce2:	2b00      	cmp	r3, #0
    6ce4:	d131      	bne.n	6d4a <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    6ce6:	4a84      	ldr	r2, [pc, #528]	; (6ef8 <BatCycleProc+0x21c>)
    6ce8:	7d93      	ldrb	r3, [r2, #22]
    6cea:	7c92      	ldrb	r2, [r2, #18]
    6cec:	b2db      	uxtb	r3, r3
    6cee:	4293      	cmp	r3, r2
    6cf0:	d204      	bcs.n	6cfc <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6cf2:	4a81      	ldr	r2, [pc, #516]	; (6ef8 <BatCycleProc+0x21c>)
    6cf4:	7c93      	ldrb	r3, [r2, #18]
    6cf6:	b2db      	uxtb	r3, r3
    6cf8:	7593      	strb	r3, [r2, #22]
    6cfa:	e029      	b.n	6d50 <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    6cfc:	497e      	ldr	r1, [pc, #504]	; (6ef8 <BatCycleProc+0x21c>)
    6cfe:	7d88      	ldrb	r0, [r1, #22]
    6d00:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    6d02:	7dca      	ldrb	r2, [r1, #23]
    6d04:	b252      	sxtb	r2, r2
    6d06:	1ad3      	subs	r3, r2, r3
    6d08:	18c3      	adds	r3, r0, r3
    6d0a:	b25b      	sxtb	r3, r3
    6d0c:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6d0e:	7c8b      	ldrb	r3, [r1, #18]
    6d10:	b2db      	uxtb	r3, r3
    6d12:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    6d14:	7dcb      	ldrb	r3, [r1, #23]
    6d16:	b25b      	sxtb	r3, r3
    6d18:	2b06      	cmp	r3, #6
    6d1a:	dd19      	ble.n	6d50 <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    6d1c:	7dcb      	ldrb	r3, [r1, #23]
    6d1e:	b25b      	sxtb	r3, r3
    6d20:	2b64      	cmp	r3, #100	; 0x64
    6d22:	dd01      	ble.n	6d28 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    6d24:	2200      	movs	r2, #0
    6d26:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    6d28:	4c73      	ldr	r4, [pc, #460]	; (6ef8 <BatCycleProc+0x21c>)
    6d2a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    6d2c:	3301      	adds	r3, #1
    6d2e:	b29b      	uxth	r3, r3
    6d30:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    6d32:	2300      	movs	r3, #0
    6d34:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    6d36:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    6d38:	b289      	uxth	r1, r1
    6d3a:	2201      	movs	r2, #1
    6d3c:	2004      	movs	r0, #4
    6d3e:	4b6f      	ldr	r3, [pc, #444]	; (6efc <BatCycleProc+0x220>)
    6d40:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    6d42:	7ca3      	ldrb	r3, [r4, #18]
    6d44:	b2db      	uxtb	r3, r3
    6d46:	7623      	strb	r3, [r4, #24]
    6d48:	e002      	b.n	6d50 <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    6d4a:	2200      	movs	r2, #0
    6d4c:	4b6a      	ldr	r3, [pc, #424]	; (6ef8 <BatCycleProc+0x21c>)
    6d4e:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    6d50:	4b6b      	ldr	r3, [pc, #428]	; (6f00 <BatCycleProc+0x224>)
    6d52:	2200      	movs	r2, #0
    6d54:	5e9b      	ldrsh	r3, [r3, r2]
    6d56:	2bb6      	cmp	r3, #182	; 0xb6
    6d58:	dd11      	ble.n	6d7e <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    6d5a:	4b67      	ldr	r3, [pc, #412]	; (6ef8 <BatCycleProc+0x21c>)
    6d5c:	7e1b      	ldrb	r3, [r3, #24]
    6d5e:	2b00      	cmp	r3, #0
    6d60:	d00d      	beq.n	6d7e <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    6d62:	4a68      	ldr	r2, [pc, #416]	; (6f04 <BatCycleProc+0x228>)
    6d64:	8813      	ldrh	r3, [r2, #0]
    6d66:	3301      	adds	r3, #1
    6d68:	b29b      	uxth	r3, r3
    6d6a:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    6d6c:	2296      	movs	r2, #150	; 0x96
    6d6e:	0112      	lsls	r2, r2, #4
    6d70:	4293      	cmp	r3, r2
    6d72:	d904      	bls.n	6d7e <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    6d74:	2300      	movs	r3, #0
    6d76:	4a60      	ldr	r2, [pc, #384]	; (6ef8 <BatCycleProc+0x21c>)
    6d78:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    6d7a:	4a62      	ldr	r2, [pc, #392]	; (6f04 <BatCycleProc+0x228>)
    6d7c:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    6d7e:	4a5e      	ldr	r2, [pc, #376]	; (6ef8 <BatCycleProc+0x21c>)
    6d80:	7e53      	ldrb	r3, [r2, #25]
    6d82:	7c92      	ldrb	r2, [r2, #18]
    6d84:	b2db      	uxtb	r3, r3
    6d86:	4293      	cmp	r3, r2
    6d88:	d203      	bcs.n	6d92 <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    6d8a:	4a5b      	ldr	r2, [pc, #364]	; (6ef8 <BatCycleProc+0x21c>)
    6d8c:	7c93      	ldrb	r3, [r2, #18]
    6d8e:	b2db      	uxtb	r3, r3
    6d90:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    6d92:	4959      	ldr	r1, [pc, #356]	; (6ef8 <BatCycleProc+0x21c>)
    6d94:	7e4a      	ldrb	r2, [r1, #25]
    6d96:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    6d98:	7e8b      	ldrb	r3, [r1, #26]
    6d9a:	189b      	adds	r3, r3, r2
    6d9c:	1a1b      	subs	r3, r3, r0
    6d9e:	b2db      	uxtb	r3, r3
    6da0:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    6da2:	7e8b      	ldrb	r3, [r1, #26]
    6da4:	b2db      	uxtb	r3, r3
    6da6:	2b32      	cmp	r3, #50	; 0x32
    6da8:	d90b      	bls.n	6dc2 <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    6daa:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    6dac:	3301      	adds	r3, #1
    6dae:	b29b      	uxth	r3, r3
    6db0:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    6db2:	2300      	movs	r3, #0
    6db4:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6db6:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    6db8:	b289      	uxth	r1, r1
    6dba:	2201      	movs	r2, #1
    6dbc:	2006      	movs	r0, #6
    6dbe:	4b4f      	ldr	r3, [pc, #316]	; (6efc <BatCycleProc+0x220>)
    6dc0:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    6dc2:	4b51      	ldr	r3, [pc, #324]	; (6f08 <BatCycleProc+0x22c>)
    6dc4:	881b      	ldrh	r3, [r3, #0]
    6dc6:	4a51      	ldr	r2, [pc, #324]	; (6f0c <BatCycleProc+0x230>)
    6dc8:	4293      	cmp	r3, r2
    6dca:	d821      	bhi.n	6e10 <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    6dcc:	4b4a      	ldr	r3, [pc, #296]	; (6ef8 <BatCycleProc+0x21c>)
    6dce:	7edb      	ldrb	r3, [r3, #27]
    6dd0:	b2db      	uxtb	r3, r3
    6dd2:	2bc7      	cmp	r3, #199	; 0xc7
    6dd4:	d804      	bhi.n	6de0 <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    6dd6:	4a48      	ldr	r2, [pc, #288]	; (6ef8 <BatCycleProc+0x21c>)
    6dd8:	7ed3      	ldrb	r3, [r2, #27]
    6dda:	3301      	adds	r3, #1
    6ddc:	b2db      	uxtb	r3, r3
    6dde:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    6de0:	4b45      	ldr	r3, [pc, #276]	; (6ef8 <BatCycleProc+0x21c>)
    6de2:	7edb      	ldrb	r3, [r3, #27]
    6de4:	b2db      	uxtb	r3, r3
    6de6:	2b32      	cmp	r3, #50	; 0x32
    6de8:	d921      	bls.n	6e2e <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    6dea:	4b43      	ldr	r3, [pc, #268]	; (6ef8 <BatCycleProc+0x21c>)
    6dec:	7edb      	ldrb	r3, [r3, #27]
    6dee:	b2db      	uxtb	r3, r3
    6df0:	2b63      	cmp	r3, #99	; 0x63
    6df2:	d81c      	bhi.n	6e2e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    6df4:	4a40      	ldr	r2, [pc, #256]	; (6ef8 <BatCycleProc+0x21c>)
    6df6:	23c8      	movs	r3, #200	; 0xc8
    6df8:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    6dfa:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    6dfc:	3301      	adds	r3, #1
    6dfe:	b29b      	uxth	r3, r3
    6e00:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6e02:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    6e04:	b289      	uxth	r1, r1
    6e06:	2201      	movs	r2, #1
    6e08:	2006      	movs	r0, #6
    6e0a:	4b3c      	ldr	r3, [pc, #240]	; (6efc <BatCycleProc+0x220>)
    6e0c:	4798      	blx	r3
    6e0e:	e00e      	b.n	6e2e <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    6e10:	4a3f      	ldr	r2, [pc, #252]	; (6f10 <BatCycleProc+0x234>)
    6e12:	4293      	cmp	r3, r2
    6e14:	d903      	bls.n	6e1e <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    6e16:	2200      	movs	r2, #0
    6e18:	4b37      	ldr	r3, [pc, #220]	; (6ef8 <BatCycleProc+0x21c>)
    6e1a:	76da      	strb	r2, [r3, #27]
    6e1c:	e007      	b.n	6e2e <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    6e1e:	4b36      	ldr	r3, [pc, #216]	; (6ef8 <BatCycleProc+0x21c>)
    6e20:	7edb      	ldrb	r3, [r3, #27]
    6e22:	b2db      	uxtb	r3, r3
    6e24:	2bc7      	cmp	r3, #199	; 0xc7
    6e26:	d802      	bhi.n	6e2e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    6e28:	2200      	movs	r2, #0
    6e2a:	4b33      	ldr	r3, [pc, #204]	; (6ef8 <BatCycleProc+0x21c>)
    6e2c:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    6e2e:	4b34      	ldr	r3, [pc, #208]	; (6f00 <BatCycleProc+0x224>)
    6e30:	2200      	movs	r2, #0
    6e32:	5e9b      	ldrsh	r3, [r3, r2]
    6e34:	2bb6      	cmp	r3, #182	; 0xb6
    6e36:	dd22      	ble.n	6e7e <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    6e38:	4a2f      	ldr	r2, [pc, #188]	; (6ef8 <BatCycleProc+0x21c>)
    6e3a:	7f13      	ldrb	r3, [r2, #28]
    6e3c:	7c92      	ldrb	r2, [r2, #18]
    6e3e:	b2db      	uxtb	r3, r3
    6e40:	4293      	cmp	r3, r2
    6e42:	d903      	bls.n	6e4c <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    6e44:	4a2c      	ldr	r2, [pc, #176]	; (6ef8 <BatCycleProc+0x21c>)
    6e46:	7c93      	ldrb	r3, [r2, #18]
    6e48:	b2db      	uxtb	r3, r3
    6e4a:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    6e4c:	492a      	ldr	r1, [pc, #168]	; (6ef8 <BatCycleProc+0x21c>)
    6e4e:	7c8a      	ldrb	r2, [r1, #18]
    6e50:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    6e52:	7f4b      	ldrb	r3, [r1, #29]
    6e54:	189b      	adds	r3, r3, r2
    6e56:	1a1b      	subs	r3, r3, r0
    6e58:	b2db      	uxtb	r3, r3
    6e5a:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    6e5c:	7f4b      	ldrb	r3, [r1, #29]
    6e5e:	b2db      	uxtb	r3, r3
    6e60:	2b32      	cmp	r3, #50	; 0x32
    6e62:	d911      	bls.n	6e88 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    6e64:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    6e66:	3301      	adds	r3, #1
    6e68:	b29b      	uxth	r3, r3
    6e6a:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    6e6c:	2300      	movs	r3, #0
    6e6e:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6e70:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    6e72:	b289      	uxth	r1, r1
    6e74:	2201      	movs	r2, #1
    6e76:	2008      	movs	r0, #8
    6e78:	4b20      	ldr	r3, [pc, #128]	; (6efc <BatCycleProc+0x220>)
    6e7a:	4798      	blx	r3
    6e7c:	e004      	b.n	6e88 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    6e7e:	4b1e      	ldr	r3, [pc, #120]	; (6ef8 <BatCycleProc+0x21c>)
    6e80:	2264      	movs	r2, #100	; 0x64
    6e82:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    6e84:	2200      	movs	r2, #0
    6e86:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    6e88:	4b22      	ldr	r3, [pc, #136]	; (6f14 <BatCycleProc+0x238>)
    6e8a:	881b      	ldrh	r3, [r3, #0]
    6e8c:	4a22      	ldr	r2, [pc, #136]	; (6f18 <BatCycleProc+0x23c>)
    6e8e:	4293      	cmp	r3, r2
    6e90:	d921      	bls.n	6ed6 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    6e92:	4b19      	ldr	r3, [pc, #100]	; (6ef8 <BatCycleProc+0x21c>)
    6e94:	7f9b      	ldrb	r3, [r3, #30]
    6e96:	b2db      	uxtb	r3, r3
    6e98:	2bc7      	cmp	r3, #199	; 0xc7
    6e9a:	d804      	bhi.n	6ea6 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    6e9c:	4a16      	ldr	r2, [pc, #88]	; (6ef8 <BatCycleProc+0x21c>)
    6e9e:	7f93      	ldrb	r3, [r2, #30]
    6ea0:	3301      	adds	r3, #1
    6ea2:	b2db      	uxtb	r3, r3
    6ea4:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    6ea6:	4b14      	ldr	r3, [pc, #80]	; (6ef8 <BatCycleProc+0x21c>)
    6ea8:	7f9b      	ldrb	r3, [r3, #30]
    6eaa:	b2db      	uxtb	r3, r3
    6eac:	2b32      	cmp	r3, #50	; 0x32
    6eae:	d921      	bls.n	6ef4 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    6eb0:	4b11      	ldr	r3, [pc, #68]	; (6ef8 <BatCycleProc+0x21c>)
    6eb2:	7f9b      	ldrb	r3, [r3, #30]
    6eb4:	b2db      	uxtb	r3, r3
    6eb6:	2b63      	cmp	r3, #99	; 0x63
    6eb8:	d81c      	bhi.n	6ef4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    6eba:	4a0f      	ldr	r2, [pc, #60]	; (6ef8 <BatCycleProc+0x21c>)
    6ebc:	23c8      	movs	r3, #200	; 0xc8
    6ebe:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    6ec0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    6ec2:	3301      	adds	r3, #1
    6ec4:	b29b      	uxth	r3, r3
    6ec6:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6ec8:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    6eca:	b289      	uxth	r1, r1
    6ecc:	2201      	movs	r2, #1
    6ece:	2008      	movs	r0, #8
    6ed0:	4b0a      	ldr	r3, [pc, #40]	; (6efc <BatCycleProc+0x220>)
    6ed2:	4798      	blx	r3
    6ed4:	e00e      	b.n	6ef4 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    6ed6:	4a11      	ldr	r2, [pc, #68]	; (6f1c <BatCycleProc+0x240>)
    6ed8:	4293      	cmp	r3, r2
    6eda:	d803      	bhi.n	6ee4 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    6edc:	2200      	movs	r2, #0
    6ede:	4b06      	ldr	r3, [pc, #24]	; (6ef8 <BatCycleProc+0x21c>)
    6ee0:	779a      	strb	r2, [r3, #30]
    6ee2:	e007      	b.n	6ef4 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    6ee4:	4b04      	ldr	r3, [pc, #16]	; (6ef8 <BatCycleProc+0x21c>)
    6ee6:	7f9b      	ldrb	r3, [r3, #30]
    6ee8:	b2db      	uxtb	r3, r3
    6eea:	2bc7      	cmp	r3, #199	; 0xc7
    6eec:	d802      	bhi.n	6ef4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    6eee:	2200      	movs	r2, #0
    6ef0:	4b01      	ldr	r3, [pc, #4]	; (6ef8 <BatCycleProc+0x21c>)
    6ef2:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    6ef4:	bd10      	pop	{r4, pc}
    6ef6:	46c0      	nop			; (mov r8, r8)
    6ef8:	20000ecc 	.word	0x20000ecc
    6efc:	000059ed 	.word	0x000059ed
    6f00:	20000f26 	.word	0x20000f26
    6f04:	20000250 	.word	0x20000250
    6f08:	20000ec6 	.word	0x20000ec6
    6f0c:	00002665 	.word	0x00002665
    6f10:	00002cc9 	.word	0x00002cc9
    6f14:	20000f00 	.word	0x20000f00
    6f18:	00003479 	.word	0x00003479
    6f1c:	00002f5b 	.word	0x00002f5b

00006f20 <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    6f20:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    6f22:	4b47      	ldr	r3, [pc, #284]	; (7040 <NormalCapacityProc+0x120>)
    6f24:	881b      	ldrh	r3, [r3, #0]
    6f26:	4a47      	ldr	r2, [pc, #284]	; (7044 <NormalCapacityProc+0x124>)
    6f28:	4293      	cmp	r3, r2
    6f2a:	d92a      	bls.n	6f82 <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    6f2c:	4a46      	ldr	r2, [pc, #280]	; (7048 <NormalCapacityProc+0x128>)
    6f2e:	7812      	ldrb	r2, [r2, #0]
    6f30:	2a00      	cmp	r2, #0
    6f32:	d126      	bne.n	6f82 <NormalCapacityProc+0x62>
    6f34:	4a45      	ldr	r2, [pc, #276]	; (704c <NormalCapacityProc+0x12c>)
    6f36:	7852      	ldrb	r2, [r2, #1]
    6f38:	07d2      	lsls	r2, r2, #31
    6f3a:	d422      	bmi.n	6f82 <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    6f3c:	4a44      	ldr	r2, [pc, #272]	; (7050 <NormalCapacityProc+0x130>)
    6f3e:	7812      	ldrb	r2, [r2, #0]
    6f40:	07d2      	lsls	r2, r2, #31
    6f42:	d411      	bmi.n	6f68 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6f44:	4843      	ldr	r0, [pc, #268]	; (7054 <NormalCapacityProc+0x134>)
    6f46:	4358      	muls	r0, r3
    6f48:	0b80      	lsrs	r0, r0, #14
    6f4a:	4b43      	ldr	r3, [pc, #268]	; (7058 <NormalCapacityProc+0x138>)
    6f4c:	4798      	blx	r3
    6f4e:	4c43      	ldr	r4, [pc, #268]	; (705c <NormalCapacityProc+0x13c>)
    6f50:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    6f52:	7ca1      	ldrb	r1, [r4, #18]
    6f54:	2200      	movs	r2, #0
    6f56:	2001      	movs	r0, #1
    6f58:	4b41      	ldr	r3, [pc, #260]	; (7060 <NormalCapacityProc+0x140>)
    6f5a:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6f5c:	7ca3      	ldrb	r3, [r4, #18]
    6f5e:	b2db      	uxtb	r3, r3
    6f60:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    6f62:	7ca3      	ldrb	r3, [r4, #18]
    6f64:	b2db      	uxtb	r3, r3
    6f66:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    6f68:	4c3c      	ldr	r4, [pc, #240]	; (705c <NormalCapacityProc+0x13c>)
    6f6a:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    6f6c:	8823      	ldrh	r3, [r4, #0]
    6f6e:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    6f70:	2164      	movs	r1, #100	; 0x64
    6f72:	4b3c      	ldr	r3, [pc, #240]	; (7064 <NormalCapacityProc+0x144>)
    6f74:	4798      	blx	r3
    6f76:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    6f78:	2300      	movs	r3, #0
    6f7a:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    6f7c:	2201      	movs	r2, #1
    6f7e:	4b32      	ldr	r3, [pc, #200]	; (7048 <NormalCapacityProc+0x128>)
    6f80:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    6f82:	4b39      	ldr	r3, [pc, #228]	; (7068 <NormalCapacityProc+0x148>)
    6f84:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    6f86:	4b39      	ldr	r3, [pc, #228]	; (706c <NormalCapacityProc+0x14c>)
    6f88:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    6f8a:	4b2d      	ldr	r3, [pc, #180]	; (7040 <NormalCapacityProc+0x120>)
    6f8c:	881a      	ldrh	r2, [r3, #0]
    6f8e:	4b2d      	ldr	r3, [pc, #180]	; (7044 <NormalCapacityProc+0x124>)
    6f90:	429a      	cmp	r2, r3
    6f92:	d93c      	bls.n	700e <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    6f94:	4b31      	ldr	r3, [pc, #196]	; (705c <NormalCapacityProc+0x13c>)
    6f96:	685a      	ldr	r2, [r3, #4]
    6f98:	881b      	ldrh	r3, [r3, #0]
    6f9a:	b29b      	uxth	r3, r3
    6f9c:	429a      	cmp	r2, r3
    6f9e:	dd03      	ble.n	6fa8 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    6fa0:	4a2e      	ldr	r2, [pc, #184]	; (705c <NormalCapacityProc+0x13c>)
    6fa2:	8813      	ldrh	r3, [r2, #0]
    6fa4:	b29b      	uxth	r3, r3
    6fa6:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    6fa8:	4b28      	ldr	r3, [pc, #160]	; (704c <NormalCapacityProc+0x12c>)
    6faa:	785b      	ldrb	r3, [r3, #1]
    6fac:	07db      	lsls	r3, r3, #31
    6fae:	d50b      	bpl.n	6fc8 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    6fb0:	4b2a      	ldr	r3, [pc, #168]	; (705c <NormalCapacityProc+0x13c>)
    6fb2:	6859      	ldr	r1, [r3, #4]
    6fb4:	4a2e      	ldr	r2, [pc, #184]	; (7070 <NormalCapacityProc+0x150>)
    6fb6:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    6fb8:	2200      	movs	r2, #0
    6fba:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    6fbc:	7c9a      	ldrb	r2, [r3, #18]
    6fbe:	b2d2      	uxtb	r2, r2
    6fc0:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    6fc2:	7c9a      	ldrb	r2, [r3, #18]
    6fc4:	4b2b      	ldr	r3, [pc, #172]	; (7074 <NormalCapacityProc+0x154>)
    6fc6:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    6fc8:	4d24      	ldr	r5, [pc, #144]	; (705c <NormalCapacityProc+0x13c>)
    6fca:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    6fcc:	8829      	ldrh	r1, [r5, #0]
    6fce:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    6fd0:	7cac      	ldrb	r4, [r5, #18]
    6fd2:	b2e4      	uxtb	r4, r4
    6fd4:	2364      	movs	r3, #100	; 0x64
    6fd6:	4358      	muls	r0, r3
    6fd8:	4b22      	ldr	r3, [pc, #136]	; (7064 <NormalCapacityProc+0x144>)
    6fda:	4798      	blx	r3
    6fdc:	b2c0      	uxtb	r0, r0
    6fde:	7d6b      	ldrb	r3, [r5, #21]
    6fe0:	1ae4      	subs	r4, r4, r3
    6fe2:	1904      	adds	r4, r0, r4
    6fe4:	b2e4      	uxtb	r4, r4
    6fe6:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    6fe8:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    6fea:	7cab      	ldrb	r3, [r5, #18]
    6fec:	b2db      	uxtb	r3, r3
    6fee:	2bc8      	cmp	r3, #200	; 0xc8
    6ff0:	d802      	bhi.n	6ff8 <NormalCapacityProc+0xd8>
    6ff2:	686b      	ldr	r3, [r5, #4]
    6ff4:	2b00      	cmp	r3, #0
    6ff6:	d102      	bne.n	6ffe <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    6ff8:	2200      	movs	r2, #0
    6ffa:	4b18      	ldr	r3, [pc, #96]	; (705c <NormalCapacityProc+0x13c>)
    6ffc:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    6ffe:	4b17      	ldr	r3, [pc, #92]	; (705c <NormalCapacityProc+0x13c>)
    7000:	7c9b      	ldrb	r3, [r3, #18]
    7002:	b2db      	uxtb	r3, r3
    7004:	2b64      	cmp	r3, #100	; 0x64
    7006:	d902      	bls.n	700e <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    7008:	2264      	movs	r2, #100	; 0x64
    700a:	4b14      	ldr	r3, [pc, #80]	; (705c <NormalCapacityProc+0x13c>)
    700c:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    700e:	4b13      	ldr	r3, [pc, #76]	; (705c <NormalCapacityProc+0x13c>)
    7010:	7e1b      	ldrb	r3, [r3, #24]
    7012:	2b00      	cmp	r3, #0
    7014:	d00e      	beq.n	7034 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    7016:	4a11      	ldr	r2, [pc, #68]	; (705c <NormalCapacityProc+0x13c>)
    7018:	7e13      	ldrb	r3, [r2, #24]
    701a:	7c92      	ldrb	r2, [r2, #18]
    701c:	b2db      	uxtb	r3, r3
    701e:	4293      	cmp	r3, r2
    7020:	d208      	bcs.n	7034 <NormalCapacityProc+0x114>
    7022:	4a0e      	ldr	r2, [pc, #56]	; (705c <NormalCapacityProc+0x13c>)
    7024:	7c93      	ldrb	r3, [r2, #18]
    7026:	7e12      	ldrb	r2, [r2, #24]
    7028:	1a9b      	subs	r3, r3, r2
    702a:	2b07      	cmp	r3, #7
    702c:	dd02      	ble.n	7034 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    702e:	2200      	movs	r2, #0
    7030:	4b0a      	ldr	r3, [pc, #40]	; (705c <NormalCapacityProc+0x13c>)
    7032:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    7034:	4b10      	ldr	r3, [pc, #64]	; (7078 <NormalCapacityProc+0x158>)
    7036:	4798      	blx	r3
	BatCycleProc();
    7038:	4b10      	ldr	r3, [pc, #64]	; (707c <NormalCapacityProc+0x15c>)
    703a:	4798      	blx	r3
}
    703c:	bd70      	pop	{r4, r5, r6, pc}
    703e:	46c0      	nop			; (mov r8, r8)
    7040:	20000ec4 	.word	0x20000ec4
    7044:	00001999 	.word	0x00001999
    7048:	20000242 	.word	0x20000242
    704c:	20001098 	.word	0x20001098
    7050:	20001094 	.word	0x20001094
    7054:	00001388 	.word	0x00001388
    7058:	00006721 	.word	0x00006721
    705c:	20000ecc 	.word	0x20000ecc
    7060:	000059ed 	.word	0x000059ed
    7064:	000096d9 	.word	0x000096d9
    7068:	00006771 	.word	0x00006771
    706c:	00006aad 	.word	0x00006aad
    7070:	20000258 	.word	0x20000258
    7074:	20000252 	.word	0x20000252
    7078:	00006c49 	.word	0x00006c49
    707c:	00006cdd 	.word	0x00006cdd

00007080 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    7080:	4a02      	ldr	r2, [pc, #8]	; (708c <ADIRQ2_Extint_Callback+0xc>)
    7082:	7851      	ldrb	r1, [r2, #1]
    7084:	2301      	movs	r3, #1
    7086:	430b      	orrs	r3, r1
    7088:	7053      	strb	r3, [r2, #1]
}
    708a:	4770      	bx	lr
    708c:	20000f28 	.word	0x20000f28

00007090 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    7090:	b510      	push	{r4, lr}
    7092:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    7094:	0001      	movs	r1, r0
    7096:	4802      	ldr	r0, [pc, #8]	; (70a0 <SPI_Write_Buff+0x10>)
    7098:	4b02      	ldr	r3, [pc, #8]	; (70a4 <SPI_Write_Buff+0x14>)
    709a:	4798      	blx	r3
}
    709c:	bd10      	pop	{r4, pc}
    709e:	46c0      	nop			; (mov r8, r8)
    70a0:	20000db0 	.word	0x20000db0
    70a4:	00008cc1 	.word	0x00008cc1

000070a8 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    70a8:	b510      	push	{r4, lr}
    70aa:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    70ac:	2300      	movs	r3, #0
    70ae:	0001      	movs	r1, r0
    70b0:	4801      	ldr	r0, [pc, #4]	; (70b8 <SPI_Read_Buff+0x10>)
    70b2:	4c02      	ldr	r4, [pc, #8]	; (70bc <SPI_Read_Buff+0x14>)
    70b4:	47a0      	blx	r4
}
    70b6:	bd10      	pop	{r4, pc}
    70b8:	20000db0 	.word	0x20000db0
    70bc:	00008ad5 	.word	0x00008ad5

000070c0 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    70c0:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    70c2:	2201      	movs	r2, #1
    70c4:	4902      	ldr	r1, [pc, #8]	; (70d0 <SPI_Slave_Low+0x10>)
    70c6:	4803      	ldr	r0, [pc, #12]	; (70d4 <SPI_Slave_Low+0x14>)
    70c8:	4b03      	ldr	r3, [pc, #12]	; (70d8 <SPI_Slave_Low+0x18>)
    70ca:	4798      	blx	r3
}
    70cc:	bd10      	pop	{r4, pc}
    70ce:	46c0      	nop			; (mov r8, r8)
    70d0:	20000dbc 	.word	0x20000dbc
    70d4:	20000db0 	.word	0x20000db0
    70d8:	00008bcd 	.word	0x00008bcd

000070dc <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    70dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    70de:	4647      	mov	r7, r8
    70e0:	b480      	push	{r7}
    70e2:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    70e4:	4c45      	ldr	r4, [pc, #276]	; (71fc <Configure_Spi_Master+0x120>)
    70e6:	2311      	movs	r3, #17
    70e8:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    70ea:	2300      	movs	r3, #0
    70ec:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    70ee:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    70f0:	2201      	movs	r2, #1
    70f2:	4669      	mov	r1, sp
    70f4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    70f6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    70f8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    70fa:	2011      	movs	r0, #17
    70fc:	4b40      	ldr	r3, [pc, #256]	; (7200 <Configure_Spi_Master+0x124>)
    70fe:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    7100:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7102:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7104:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7106:	2a00      	cmp	r2, #0
    7108:	d105      	bne.n	7116 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    710a:	0959      	lsrs	r1, r3, #5
    710c:	01c9      	lsls	r1, r1, #7
    710e:	2282      	movs	r2, #130	; 0x82
    7110:	05d2      	lsls	r2, r2, #23
    7112:	4694      	mov	ip, r2
    7114:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7116:	221f      	movs	r2, #31
    7118:	4013      	ands	r3, r2
    711a:	3a1e      	subs	r2, #30
    711c:	0010      	movs	r0, r2
    711e:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    7120:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    7122:	ac04      	add	r4, sp, #16
    7124:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    7126:	2300      	movs	r3, #0
    7128:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    712a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    712c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    712e:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    7130:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    7132:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    7134:	3223      	adds	r2, #35	; 0x23
    7136:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    7138:	3a18      	subs	r2, #24
    713a:	2100      	movs	r1, #0
    713c:	a80a      	add	r0, sp, #40	; 0x28
    713e:	4b31      	ldr	r3, [pc, #196]	; (7204 <Configure_Spi_Master+0x128>)
    7140:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    7142:	4b31      	ldr	r3, [pc, #196]	; (7208 <Configure_Spi_Master+0x12c>)
    7144:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    7146:	2380      	movs	r3, #128	; 0x80
    7148:	055b      	lsls	r3, r3, #21
    714a:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    714c:	2380      	movs	r3, #128	; 0x80
    714e:	025b      	lsls	r3, r3, #9
    7150:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    7152:	4b2e      	ldr	r3, [pc, #184]	; (720c <Configure_Spi_Master+0x130>)
    7154:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    7156:	2301      	movs	r3, #1
    7158:	425b      	negs	r3, r3
    715a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    715c:	4b2c      	ldr	r3, [pc, #176]	; (7210 <Configure_Spi_Master+0x134>)
    715e:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    7160:	4b2c      	ldr	r3, [pc, #176]	; (7214 <Configure_Spi_Master+0x138>)
    7162:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    7164:	4d2c      	ldr	r5, [pc, #176]	; (7218 <Configure_Spi_Master+0x13c>)
    7166:	0022      	movs	r2, r4
    7168:	492c      	ldr	r1, [pc, #176]	; (721c <Configure_Spi_Master+0x140>)
    716a:	0028      	movs	r0, r5
    716c:	4b2c      	ldr	r3, [pc, #176]	; (7220 <Configure_Spi_Master+0x144>)
    716e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7170:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    7172:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    7174:	2b00      	cmp	r3, #0
    7176:	d1fc      	bne.n	7172 <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    7178:	6811      	ldr	r1, [r2, #0]
    717a:	3302      	adds	r3, #2
    717c:	430b      	orrs	r3, r1
    717e:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    7180:	4b28      	ldr	r3, [pc, #160]	; (7224 <Configure_Spi_Master+0x148>)
    7182:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    7184:	ac03      	add	r4, sp, #12
    7186:	2500      	movs	r5, #0
    7188:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    718a:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    718c:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    718e:	0021      	movs	r1, r4
    7190:	2030      	movs	r0, #48	; 0x30
    7192:	4b1b      	ldr	r3, [pc, #108]	; (7200 <Configure_Spi_Master+0x124>)
    7194:	4698      	mov	r8, r3
    7196:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    7198:	2701      	movs	r7, #1
    719a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    719c:	0021      	movs	r1, r4
    719e:	2007      	movs	r0, #7
    71a0:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    71a2:	2682      	movs	r6, #130	; 0x82
    71a4:	05f6      	lsls	r6, r6, #23
    71a6:	2380      	movs	r3, #128	; 0x80
    71a8:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    71aa:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    71ac:	0021      	movs	r1, r4
    71ae:	200a      	movs	r0, #10
    71b0:	47c0      	blx	r8
    71b2:	2380      	movs	r3, #128	; 0x80
    71b4:	00db      	lsls	r3, r3, #3
    71b6:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    71b8:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    71ba:	0021      	movs	r1, r4
    71bc:	2031      	movs	r0, #49	; 0x31
    71be:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    71c0:	3680      	adds	r6, #128	; 0x80
    71c2:	2380      	movs	r3, #128	; 0x80
    71c4:	029b      	lsls	r3, r3, #10
    71c6:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    71c8:	4668      	mov	r0, sp
    71ca:	4b17      	ldr	r3, [pc, #92]	; (7228 <Configure_Spi_Master+0x14c>)
    71cc:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    71ce:	230d      	movs	r3, #13
    71d0:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    71d2:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    71d4:	466b      	mov	r3, sp
    71d6:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    71d8:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    71da:	4669      	mov	r1, sp
    71dc:	200d      	movs	r0, #13
    71de:	4b13      	ldr	r3, [pc, #76]	; (722c <Configure_Spi_Master+0x150>)
    71e0:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    71e2:	2200      	movs	r2, #0
    71e4:	210d      	movs	r1, #13
    71e6:	4812      	ldr	r0, [pc, #72]	; (7230 <Configure_Spi_Master+0x154>)
    71e8:	4b12      	ldr	r3, [pc, #72]	; (7234 <Configure_Spi_Master+0x158>)
    71ea:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    71ec:	2100      	movs	r1, #0
    71ee:	200d      	movs	r0, #13
    71f0:	4b11      	ldr	r3, [pc, #68]	; (7238 <Configure_Spi_Master+0x15c>)
    71f2:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    71f4:	b012      	add	sp, #72	; 0x48
    71f6:	bc04      	pop	{r2}
    71f8:	4690      	mov	r8, r2
    71fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    71fc:	20000dbc 	.word	0x20000dbc
    7200:	000084ed 	.word	0x000084ed
    7204:	00009a23 	.word	0x00009a23
    7208:	000186a0 	.word	0x000186a0
    720c:	00100002 	.word	0x00100002
    7210:	00120002 	.word	0x00120002
    7214:	00130002 	.word	0x00130002
    7218:	20000db0 	.word	0x20000db0
    721c:	42000800 	.word	0x42000800
    7220:	000087ad 	.word	0x000087ad
    7224:	000070c1 	.word	0x000070c1
    7228:	00008145 	.word	0x00008145
    722c:	00008159 	.word	0x00008159
    7230:	00007081 	.word	0x00007081
    7234:	00007fcd 	.word	0x00007fcd
    7238:	00007ff9 	.word	0x00007ff9

0000723c <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    723c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    723e:	2200      	movs	r2, #0
    7240:	4902      	ldr	r1, [pc, #8]	; (724c <SPI_Slave_High+0x10>)
    7242:	4803      	ldr	r0, [pc, #12]	; (7250 <SPI_Slave_High+0x14>)
    7244:	4b03      	ldr	r3, [pc, #12]	; (7254 <SPI_Slave_High+0x18>)
    7246:	4798      	blx	r3
}
    7248:	bd10      	pop	{r4, pc}
    724a:	46c0      	nop			; (mov r8, r8)
    724c:	20000dbc 	.word	0x20000dbc
    7250:	20000db0 	.word	0x20000db0
    7254:	00008bcd 	.word	0x00008bcd

00007258 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    7258:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    725a:	466b      	mov	r3, sp
    725c:	2200      	movs	r2, #0
    725e:	71da      	strb	r2, [r3, #7]
    7260:	3307      	adds	r3, #7
    7262:	781b      	ldrb	r3, [r3, #0]
    7264:	b2db      	uxtb	r3, r3
    7266:	2b07      	cmp	r3, #7
    7268:	d809      	bhi.n	727e <vSPI_Wait+0x26>
    726a:	466b      	mov	r3, sp
    726c:	1dda      	adds	r2, r3, #7
    726e:	7813      	ldrb	r3, [r2, #0]
    7270:	3301      	adds	r3, #1
    7272:	b2db      	uxtb	r3, r3
    7274:	7013      	strb	r3, [r2, #0]
    7276:	7813      	ldrb	r3, [r2, #0]
    7278:	b2db      	uxtb	r3, r3
    727a:	2b07      	cmp	r3, #7
    727c:	d9f7      	bls.n	726e <vSPI_Wait+0x16>
}
    727e:	b002      	add	sp, #8
    7280:	4770      	bx	lr
    7282:	46c0      	nop			; (mov r8, r8)

00007284 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    7284:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    7286:	2800      	cmp	r0, #0
    7288:	d00d      	beq.n	72a6 <ucCRC_Calc+0x22>
    728a:	000b      	movs	r3, r1
    728c:	3801      	subs	r0, #1
    728e:	b2c0      	uxtb	r0, r0
    7290:	3001      	adds	r0, #1
    7292:	1809      	adds	r1, r1, r0
    7294:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    7296:	4c05      	ldr	r4, [pc, #20]	; (72ac <ucCRC_Calc+0x28>)
    7298:	781a      	ldrb	r2, [r3, #0]
    729a:	4050      	eors	r0, r2
    729c:	5c20      	ldrb	r0, [r4, r0]
    729e:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    72a0:	428b      	cmp	r3, r1
    72a2:	d1f9      	bne.n	7298 <ucCRC_Calc+0x14>
    72a4:	e000      	b.n	72a8 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    72a6:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    72a8:	bd10      	pop	{r4, pc}
    72aa:	46c0      	nop			; (mov r8, r8)
    72ac:	00009cac 	.word	0x00009cac

000072b0 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    72b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    72b2:	465f      	mov	r7, fp
    72b4:	4656      	mov	r6, sl
    72b6:	464d      	mov	r5, r9
    72b8:	4644      	mov	r4, r8
    72ba:	b4f0      	push	{r4, r5, r6, r7}
    72bc:	b083      	sub	sp, #12
    72be:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    72c0:	0040      	lsls	r0, r0, #1
    72c2:	271e      	movs	r7, #30
    72c4:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    72c6:	004b      	lsls	r3, r1, #1
    72c8:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    72ca:	0a13      	lsrs	r3, r2, #8
    72cc:	469b      	mov	fp, r3
    72ce:	2602      	movs	r6, #2
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    72d0:	4b25      	ldr	r3, [pc, #148]	; (7368 <ucSPI_Write+0xb8>)
    72d2:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    72d4:	4d25      	ldr	r5, [pc, #148]	; (736c <ucSPI_Write+0xbc>)
    72d6:	3f3e      	subs	r7, #62	; 0x3e
    72d8:	4307      	orrs	r7, r0
    72da:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    72dc:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    72de:	466b      	mov	r3, sp
    72e0:	791b      	ldrb	r3, [r3, #4]
    72e2:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    72e4:	4643      	mov	r3, r8
    72e6:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    72e8:	465b      	mov	r3, fp
    72ea:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    72ec:	464b      	mov	r3, r9
    72ee:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    72f0:	0029      	movs	r1, r5
    72f2:	2004      	movs	r0, #4
    72f4:	4b1e      	ldr	r3, [pc, #120]	; (7370 <ucSPI_Write+0xc0>)
    72f6:	4798      	blx	r3
    72f8:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    72fa:	2105      	movs	r1, #5
    72fc:	0028      	movs	r0, r5
    72fe:	4b1d      	ldr	r3, [pc, #116]	; (7374 <ucSPI_Write+0xc4>)
    7300:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    7302:	4b1d      	ldr	r3, [pc, #116]	; (7378 <ucSPI_Write+0xc8>)
    7304:	6a1c      	ldr	r4, [r3, #32]
    7306:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7308:	03e4      	lsls	r4, r4, #15
    730a:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    730c:	03db      	lsls	r3, r3, #15
    730e:	d40e      	bmi.n	732e <ucSPI_Write+0x7e>
    7310:	4b1a      	ldr	r3, [pc, #104]	; (737c <ucSPI_Write+0xcc>)
    7312:	4a19      	ldr	r2, [pc, #100]	; (7378 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7314:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    7316:	2180      	movs	r1, #128	; 0x80
    7318:	0249      	lsls	r1, r1, #9
    731a:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    731c:	0c24      	lsrs	r4, r4, #16
    731e:	4004      	ands	r4, r0
    7320:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    7322:	420f      	tst	r7, r1
    7324:	d103      	bne.n	732e <ucSPI_Write+0x7e>
    7326:	3b01      	subs	r3, #1
    7328:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    732a:	2b00      	cmp	r3, #0
    732c:	d1f5      	bne.n	731a <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    732e:	2064      	movs	r0, #100	; 0x64
    7330:	4b13      	ldr	r3, [pc, #76]	; (7380 <ucSPI_Write+0xd0>)
    7332:	4798      	blx	r3
		if(SDI_VAL ==1)
    7334:	2c01      	cmp	r4, #1
    7336:	d103      	bne.n	7340 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    7338:	4b12      	ldr	r3, [pc, #72]	; (7384 <ucSPI_Write+0xd4>)
    733a:	4798      	blx	r3
			return 0;
    733c:	2000      	movs	r0, #0
    733e:	e00b      	b.n	7358 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    7340:	2064      	movs	r0, #100	; 0x64
    7342:	4b0f      	ldr	r3, [pc, #60]	; (7380 <ucSPI_Write+0xd0>)
    7344:	4798      	blx	r3
		
		SPI_Slave_Low();
    7346:	4b0f      	ldr	r3, [pc, #60]	; (7384 <ucSPI_Write+0xd4>)
    7348:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    734a:	4b0f      	ldr	r3, [pc, #60]	; (7388 <ucSPI_Write+0xd8>)
    734c:	4798      	blx	r3
    734e:	3e01      	subs	r6, #1
    7350:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    7352:	2e00      	cmp	r6, #0
    7354:	d1c2      	bne.n	72dc <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    7356:	2001      	movs	r0, #1
}
    7358:	b003      	add	sp, #12
    735a:	bc3c      	pop	{r2, r3, r4, r5}
    735c:	4690      	mov	r8, r2
    735e:	4699      	mov	r9, r3
    7360:	46a2      	mov	sl, r4
    7362:	46ab      	mov	fp, r5
    7364:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7366:	46c0      	nop			; (mov r8, r8)
    7368:	0000723d 	.word	0x0000723d
    736c:	2000025c 	.word	0x2000025c
    7370:	00007285 	.word	0x00007285
    7374:	00007091 	.word	0x00007091
    7378:	41000080 	.word	0x41000080
    737c:	0000270f 	.word	0x0000270f
    7380:	000075ed 	.word	0x000075ed
    7384:	000070c1 	.word	0x000070c1
    7388:	00007259 	.word	0x00007259

0000738c <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    738c:	b5f0      	push	{r4, r5, r6, r7, lr}
    738e:	4657      	mov	r7, sl
    7390:	464e      	mov	r6, r9
    7392:	4645      	mov	r5, r8
    7394:	b4e0      	push	{r5, r6, r7}
    7396:	b082      	sub	sp, #8
    7398:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    739a:	0040      	lsls	r0, r0, #1
    739c:	271e      	movs	r7, #30
    739e:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    73a0:	004b      	lsls	r3, r1, #1
    73a2:	4698      	mov	r8, r3
    73a4:	2602      	movs	r6, #2

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    73a6:	4b2c      	ldr	r3, [pc, #176]	; (7458 <ucSPI_Read+0xcc>)
    73a8:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    73aa:	4c2c      	ldr	r4, [pc, #176]	; (745c <ucSPI_Read+0xd0>)
    73ac:	3f3d      	subs	r7, #61	; 0x3d
    73ae:	4307      	orrs	r7, r0
    73b0:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    73b2:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    73b4:	464b      	mov	r3, r9
    73b6:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    73b8:	4643      	mov	r3, r8
    73ba:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    73bc:	0021      	movs	r1, r4
    73be:	2002      	movs	r0, #2
    73c0:	4b27      	ldr	r3, [pc, #156]	; (7460 <ucSPI_Read+0xd4>)
    73c2:	4798      	blx	r3
    73c4:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    73c6:	2103      	movs	r1, #3
    73c8:	0020      	movs	r0, r4
    73ca:	4b26      	ldr	r3, [pc, #152]	; (7464 <ucSPI_Read+0xd8>)
    73cc:	4798      	blx	r3
    73ce:	4b26      	ldr	r3, [pc, #152]	; (7468 <ucSPI_Read+0xdc>)
    73d0:	6a1a      	ldr	r2, [r3, #32]
    73d2:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    73d4:	03d2      	lsls	r2, r2, #15
    73d6:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    73d8:	03db      	lsls	r3, r3, #15
    73da:	d40f      	bmi.n	73fc <ucSPI_Read+0x70>
    73dc:	4b23      	ldr	r3, [pc, #140]	; (746c <ucSPI_Read+0xe0>)
    73de:	4922      	ldr	r1, [pc, #136]	; (7468 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    73e0:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    73e2:	2080      	movs	r0, #128	; 0x80
    73e4:	0240      	lsls	r0, r0, #9
    73e6:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    73e8:	0c12      	lsrs	r2, r2, #16
    73ea:	403a      	ands	r2, r7
    73ec:	0015      	movs	r5, r2
    73ee:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    73f0:	4202      	tst	r2, r0
    73f2:	d103      	bne.n	73fc <ucSPI_Read+0x70>
    73f4:	3b01      	subs	r3, #1
    73f6:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    73f8:	2b00      	cmp	r3, #0
    73fa:	d1f4      	bne.n	73e6 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    73fc:	2064      	movs	r0, #100	; 0x64
    73fe:	4b1c      	ldr	r3, [pc, #112]	; (7470 <ucSPI_Read+0xe4>)
    7400:	4798      	blx	r3
		if(SDI_VAL ==1)
    7402:	2d01      	cmp	r5, #1
    7404:	d118      	bne.n	7438 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    7406:	4c1b      	ldr	r4, [pc, #108]	; (7474 <ucSPI_Read+0xe8>)
    7408:	2103      	movs	r1, #3
    740a:	0020      	movs	r0, r4
    740c:	4b1a      	ldr	r3, [pc, #104]	; (7478 <ucSPI_Read+0xec>)
    740e:	4798      	blx	r3

			SPI_Slave_Low();
    7410:	4b1a      	ldr	r3, [pc, #104]	; (747c <ucSPI_Read+0xf0>)
    7412:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    7414:	0021      	movs	r1, r4
    7416:	2002      	movs	r0, #2
    7418:	4b11      	ldr	r3, [pc, #68]	; (7460 <ucSPI_Read+0xd4>)
    741a:	4798      	blx	r3
    741c:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    741e:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    7420:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    7422:	429a      	cmp	r2, r3
    7424:	d111      	bne.n	744a <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    7426:	4a13      	ldr	r2, [pc, #76]	; (7474 <ucSPI_Read+0xe8>)
    7428:	7813      	ldrb	r3, [r2, #0]
    742a:	021b      	lsls	r3, r3, #8
    742c:	7852      	ldrb	r2, [r2, #1]
    742e:	18d3      	adds	r3, r2, r3
    7430:	9a01      	ldr	r2, [sp, #4]
    7432:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    7434:	2000      	movs	r0, #0
    7436:	e008      	b.n	744a <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    7438:	4b10      	ldr	r3, [pc, #64]	; (747c <ucSPI_Read+0xf0>)
    743a:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    743c:	4b10      	ldr	r3, [pc, #64]	; (7480 <ucSPI_Read+0xf4>)
    743e:	4798      	blx	r3
    7440:	3e01      	subs	r6, #1
    7442:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7444:	2e00      	cmp	r6, #0
    7446:	d1b4      	bne.n	73b2 <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    7448:	2001      	movs	r0, #1
}
    744a:	b002      	add	sp, #8
    744c:	bc1c      	pop	{r2, r3, r4}
    744e:	4690      	mov	r8, r2
    7450:	4699      	mov	r9, r3
    7452:	46a2      	mov	sl, r4
    7454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7456:	46c0      	nop			; (mov r8, r8)
    7458:	0000723d 	.word	0x0000723d
    745c:	2000025c 	.word	0x2000025c
    7460:	00007285 	.word	0x00007285
    7464:	00007091 	.word	0x00007091
    7468:	41000080 	.word	0x41000080
    746c:	0000270f 	.word	0x0000270f
    7470:	000075ed 	.word	0x000075ed
    7474:	20000264 	.word	0x20000264
    7478:	000070a9 	.word	0x000070a9
    747c:	000070c1 	.word	0x000070c1
    7480:	00007259 	.word	0x00007259

00007484 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    7484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7486:	465f      	mov	r7, fp
    7488:	4656      	mov	r6, sl
    748a:	464d      	mov	r5, r9
    748c:	4644      	mov	r4, r8
    748e:	b4f0      	push	{r4, r5, r6, r7}
    7490:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7492:	0040      	lsls	r0, r0, #1
    7494:	261e      	movs	r6, #30
    7496:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7498:	004b      	lsls	r3, r1, #1
    749a:	469b      	mov	fp, r3
    749c:	2502      	movs	r5, #2
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    749e:	4b36      	ldr	r3, [pc, #216]	; (7578 <ucSPI_Continue_Read+0xf4>)
    74a0:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    74a2:	4c36      	ldr	r4, [pc, #216]	; (757c <ucSPI_Continue_Read+0xf8>)
    74a4:	3e3d      	subs	r6, #61	; 0x3d
    74a6:	4306      	orrs	r6, r0
    74a8:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    74aa:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    74ac:	4653      	mov	r3, sl
    74ae:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    74b0:	2301      	movs	r3, #1
    74b2:	465a      	mov	r2, fp
    74b4:	4313      	orrs	r3, r2
    74b6:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    74b8:	237f      	movs	r3, #127	; 0x7f
    74ba:	464a      	mov	r2, r9
    74bc:	4013      	ands	r3, r2
    74be:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    74c0:	0021      	movs	r1, r4
    74c2:	2003      	movs	r0, #3
    74c4:	4b2e      	ldr	r3, [pc, #184]	; (7580 <ucSPI_Continue_Read+0xfc>)
    74c6:	4798      	blx	r3
    74c8:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    74ca:	2104      	movs	r1, #4
    74cc:	0020      	movs	r0, r4
    74ce:	4b2d      	ldr	r3, [pc, #180]	; (7584 <ucSPI_Continue_Read+0x100>)
    74d0:	4798      	blx	r3
    74d2:	4b2d      	ldr	r3, [pc, #180]	; (7588 <ucSPI_Continue_Read+0x104>)
    74d4:	6a1a      	ldr	r2, [r3, #32]
    74d6:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    74d8:	03d2      	lsls	r2, r2, #15
    74da:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    74dc:	03db      	lsls	r3, r3, #15
    74de:	d40f      	bmi.n	7500 <ucSPI_Continue_Read+0x7c>
    74e0:	4b2a      	ldr	r3, [pc, #168]	; (758c <ucSPI_Continue_Read+0x108>)
    74e2:	4929      	ldr	r1, [pc, #164]	; (7588 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    74e4:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    74e6:	2080      	movs	r0, #128	; 0x80
    74e8:	0240      	lsls	r0, r0, #9
    74ea:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    74ec:	0c12      	lsrs	r2, r2, #16
    74ee:	403a      	ands	r2, r7
    74f0:	0016      	movs	r6, r2
    74f2:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    74f4:	4202      	tst	r2, r0
    74f6:	d103      	bne.n	7500 <ucSPI_Continue_Read+0x7c>
    74f8:	3b01      	subs	r3, #1
    74fa:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    74fc:	2b00      	cmp	r3, #0
    74fe:	d1f4      	bne.n	74ea <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    7500:	2064      	movs	r0, #100	; 0x64
    7502:	4b23      	ldr	r3, [pc, #140]	; (7590 <ucSPI_Continue_Read+0x10c>)
    7504:	4798      	blx	r3
		if(SDI_VAL ==1)
    7506:	2e01      	cmp	r6, #1
    7508:	d129      	bne.n	755e <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    750a:	4c22      	ldr	r4, [pc, #136]	; (7594 <ucSPI_Continue_Read+0x110>)
    750c:	21ad      	movs	r1, #173	; 0xad
    750e:	0020      	movs	r0, r4
    7510:	4b21      	ldr	r3, [pc, #132]	; (7598 <ucSPI_Continue_Read+0x114>)
    7512:	4798      	blx	r3
			
			SPI_Slave_Low();
    7514:	4b21      	ldr	r3, [pc, #132]	; (759c <ucSPI_Continue_Read+0x118>)
    7516:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7518:	4b21      	ldr	r3, [pc, #132]	; (75a0 <ucSPI_Continue_Read+0x11c>)
    751a:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    751c:	78e3      	ldrb	r3, [r4, #3]
    751e:	2b3b      	cmp	r3, #59	; 0x3b
    7520:	d109      	bne.n	7536 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    7522:	2200      	movs	r2, #0
    7524:	4b1f      	ldr	r3, [pc, #124]	; (75a4 <ucSPI_Continue_Read+0x120>)
    7526:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    7528:	4a1f      	ldr	r2, [pc, #124]	; (75a8 <ucSPI_Continue_Read+0x124>)
    752a:	7811      	ldrb	r1, [r2, #0]
    752c:	2301      	movs	r3, #1
    752e:	430b      	orrs	r3, r1
    7530:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    7532:	2000      	movs	r0, #0
    7534:	e01a      	b.n	756c <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    7536:	4b1b      	ldr	r3, [pc, #108]	; (75a4 <ucSPI_Continue_Read+0x120>)
    7538:	781b      	ldrb	r3, [r3, #0]
    753a:	3301      	adds	r3, #1
    753c:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    753e:	2b08      	cmp	r3, #8
    7540:	d003      	beq.n	754a <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    7542:	4a18      	ldr	r2, [pc, #96]	; (75a4 <ucSPI_Continue_Read+0x120>)
    7544:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    7546:	2000      	movs	r0, #0
    7548:	e010      	b.n	756c <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    754a:	2200      	movs	r2, #0
    754c:	4b15      	ldr	r3, [pc, #84]	; (75a4 <ucSPI_Continue_Read+0x120>)
    754e:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    7550:	4a15      	ldr	r2, [pc, #84]	; (75a8 <ucSPI_Continue_Read+0x124>)
    7552:	7813      	ldrb	r3, [r2, #0]
    7554:	2101      	movs	r1, #1
    7556:	438b      	bics	r3, r1
    7558:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    755a:	2000      	movs	r0, #0
    755c:	e006      	b.n	756c <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    755e:	4b0f      	ldr	r3, [pc, #60]	; (759c <ucSPI_Continue_Read+0x118>)
    7560:	4798      	blx	r3
    7562:	3d01      	subs	r5, #1
    7564:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7566:	2d00      	cmp	r5, #0
    7568:	d19f      	bne.n	74aa <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    756a:	2001      	movs	r0, #1
    756c:	bc3c      	pop	{r2, r3, r4, r5}
    756e:	4690      	mov	r8, r2
    7570:	4699      	mov	r9, r3
    7572:	46a2      	mov	sl, r4
    7574:	46ab      	mov	fp, r5
    7576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7578:	0000723d 	.word	0x0000723d
    757c:	2000025c 	.word	0x2000025c
    7580:	00007285 	.word	0x00007285
    7584:	00007091 	.word	0x00007091
    7588:	41000080 	.word	0x41000080
    758c:	0000270f 	.word	0x0000270f
    7590:	000075ed 	.word	0x000075ed
    7594:	20000e0e 	.word	0x20000e0e
    7598:	000070a9 	.word	0x000070a9
    759c:	000070c1 	.word	0x000070c1
    75a0:	00007259 	.word	0x00007259
    75a4:	20000261 	.word	0x20000261
    75a8:	20000f28 	.word	0x20000f28

000075ac <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    75ac:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    75ae:	2000      	movs	r0, #0
    75b0:	4b08      	ldr	r3, [pc, #32]	; (75d4 <delay_init+0x28>)
    75b2:	4798      	blx	r3
    75b4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    75b6:	4c08      	ldr	r4, [pc, #32]	; (75d8 <delay_init+0x2c>)
    75b8:	21fa      	movs	r1, #250	; 0xfa
    75ba:	0089      	lsls	r1, r1, #2
    75bc:	47a0      	blx	r4
    75be:	4b07      	ldr	r3, [pc, #28]	; (75dc <delay_init+0x30>)
    75c0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    75c2:	4907      	ldr	r1, [pc, #28]	; (75e0 <delay_init+0x34>)
    75c4:	0028      	movs	r0, r5
    75c6:	47a0      	blx	r4
    75c8:	4b06      	ldr	r3, [pc, #24]	; (75e4 <delay_init+0x38>)
    75ca:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    75cc:	2205      	movs	r2, #5
    75ce:	4b06      	ldr	r3, [pc, #24]	; (75e8 <delay_init+0x3c>)
    75d0:	601a      	str	r2, [r3, #0]
}
    75d2:	bd70      	pop	{r4, r5, r6, pc}
    75d4:	00009301 	.word	0x00009301
    75d8:	000096d9 	.word	0x000096d9
    75dc:	20000008 	.word	0x20000008
    75e0:	000f4240 	.word	0x000f4240
    75e4:	20000004 	.word	0x20000004
    75e8:	e000e010 	.word	0xe000e010

000075ec <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    75ec:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    75ee:	4b08      	ldr	r3, [pc, #32]	; (7610 <delay_cycles_us+0x24>)
    75f0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    75f2:	4a08      	ldr	r2, [pc, #32]	; (7614 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    75f4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    75f6:	2180      	movs	r1, #128	; 0x80
    75f8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    75fa:	e006      	b.n	760a <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    75fc:	2c00      	cmp	r4, #0
    75fe:	d004      	beq.n	760a <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    7600:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    7602:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7604:	6813      	ldr	r3, [r2, #0]
    7606:	420b      	tst	r3, r1
    7608:	d0fc      	beq.n	7604 <delay_cycles_us+0x18>
    760a:	3801      	subs	r0, #1
    760c:	d2f6      	bcs.n	75fc <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    760e:	bd30      	pop	{r4, r5, pc}
    7610:	20000004 	.word	0x20000004
    7614:	e000e010 	.word	0xe000e010

00007618 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    7618:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    761a:	4b08      	ldr	r3, [pc, #32]	; (763c <delay_cycles_ms+0x24>)
    761c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    761e:	4a08      	ldr	r2, [pc, #32]	; (7640 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    7620:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7622:	2180      	movs	r1, #128	; 0x80
    7624:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    7626:	e006      	b.n	7636 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    7628:	2c00      	cmp	r4, #0
    762a:	d004      	beq.n	7636 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    762c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    762e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7630:	6813      	ldr	r3, [r2, #0]
    7632:	420b      	tst	r3, r1
    7634:	d0fc      	beq.n	7630 <delay_cycles_ms+0x18>
    7636:	3801      	subs	r0, #1
    7638:	d2f6      	bcs.n	7628 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    763a:	bd30      	pop	{r4, r5, pc}
    763c:	20000008 	.word	0x20000008
    7640:	e000e010 	.word	0xe000e010

00007644 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    7644:	b510      	push	{r4, lr}
    7646:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    7648:	466a      	mov	r2, sp
    764a:	4b08      	ldr	r3, [pc, #32]	; (766c <_adc_get_inst_index+0x28>)
    764c:	cb12      	ldmia	r3!, {r1, r4}
    764e:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7650:	9b00      	ldr	r3, [sp, #0]
    7652:	4298      	cmp	r0, r3
    7654:	d005      	beq.n	7662 <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    7656:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7658:	9a01      	ldr	r2, [sp, #4]
    765a:	4282      	cmp	r2, r0
    765c:	d103      	bne.n	7666 <_adc_get_inst_index+0x22>
    765e:	3301      	adds	r3, #1
    7660:	e000      	b.n	7664 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    7662:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    7664:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    7666:	0018      	movs	r0, r3
    7668:	b002      	add	sp, #8
    766a:	bd10      	pop	{r4, pc}
    766c:	00009e80 	.word	0x00009e80

00007670 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    7670:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    7672:	2300      	movs	r3, #0
    7674:	2200      	movs	r2, #0
    7676:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    7678:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    767a:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    767c:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    767e:	2100      	movs	r1, #0
    7680:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    7682:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    7684:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    7686:	2401      	movs	r4, #1
    7688:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    768a:	24c0      	movs	r4, #192	; 0xc0
    768c:	0164      	lsls	r4, r4, #5
    768e:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    7690:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    7692:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    7694:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    7696:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    7698:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    769a:	242a      	movs	r4, #42	; 0x2a
    769c:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    769e:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    76a0:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    76a2:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    76a4:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    76a6:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    76a8:	3c06      	subs	r4, #6
    76aa:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    76ac:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    76ae:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    76b0:	7541      	strb	r1, [r0, #21]
}
    76b2:	bd10      	pop	{r4, pc}

000076b4 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    76b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    76b6:	465f      	mov	r7, fp
    76b8:	4656      	mov	r6, sl
    76ba:	464d      	mov	r5, r9
    76bc:	4644      	mov	r4, r8
    76be:	b4f0      	push	{r4, r5, r6, r7}
    76c0:	b09d      	sub	sp, #116	; 0x74
    76c2:	0005      	movs	r5, r0
    76c4:	000e      	movs	r6, r1
    76c6:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    76c8:	0008      	movs	r0, r1
    76ca:	4bc6      	ldr	r3, [pc, #792]	; (79e4 <adc_init+0x330>)
    76cc:	4798      	blx	r3
    76ce:	0004      	movs	r4, r0
    76d0:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    76d2:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    76d4:	4ac4      	ldr	r2, [pc, #784]	; (79e8 <adc_init+0x334>)
    76d6:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    76d8:	0080      	lsls	r0, r0, #2
    76da:	4bc4      	ldr	r3, [pc, #784]	; (79ec <adc_init+0x338>)
    76dc:	58c3      	ldr	r3, [r0, r3]
    76de:	430b      	orrs	r3, r1
    76e0:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    76e2:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    76e4:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    76e6:	07db      	lsls	r3, r3, #31
    76e8:	d500      	bpl.n	76ec <adc_init+0x38>
    76ea:	e235      	b.n	7b58 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    76ec:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    76ee:	8c13      	ldrh	r3, [r2, #32]
    76f0:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    76f2:	2b00      	cmp	r3, #0
    76f4:	d1fb      	bne.n	76ee <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    76f6:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    76f8:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    76fa:	079b      	lsls	r3, r3, #30
    76fc:	d500      	bpl.n	7700 <adc_init+0x4c>
    76fe:	e22b      	b.n	7b58 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    7700:	787b      	ldrb	r3, [r7, #1]
    7702:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    7704:	2b00      	cmp	r3, #0
    7706:	d104      	bne.n	7712 <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    7708:	4ab9      	ldr	r2, [pc, #740]	; (79f0 <adc_init+0x33c>)
    770a:	69d1      	ldr	r1, [r2, #28]
    770c:	3304      	adds	r3, #4
    770e:	430b      	orrs	r3, r1
    7710:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    7712:	682b      	ldr	r3, [r5, #0]
    7714:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    7716:	783b      	ldrb	r3, [r7, #0]
    7718:	aa02      	add	r2, sp, #8
    771a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    771c:	4bb5      	ldr	r3, [pc, #724]	; (79f4 <adc_init+0x340>)
    771e:	5d1e      	ldrb	r6, [r3, r4]
    7720:	0011      	movs	r1, r2
    7722:	0030      	movs	r0, r6
    7724:	4bb4      	ldr	r3, [pc, #720]	; (79f8 <adc_init+0x344>)
    7726:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    7728:	0030      	movs	r0, r6
    772a:	4bb4      	ldr	r3, [pc, #720]	; (79fc <adc_init+0x348>)
    772c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    772e:	793b      	ldrb	r3, [r7, #4]
    7730:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    7732:	ae04      	add	r6, sp, #16
    7734:	4bb2      	ldr	r3, [pc, #712]	; (7a00 <adc_init+0x34c>)
    7736:	469c      	mov	ip, r3
    7738:	001a      	movs	r2, r3
    773a:	3208      	adds	r2, #8
    773c:	0031      	movs	r1, r6
    773e:	ca49      	ldmia	r2!, {r0, r3, r6}
    7740:	c149      	stmia	r1!, {r0, r3, r6}
    7742:	ca49      	ldmia	r2!, {r0, r3, r6}
    7744:	c149      	stmia	r1!, {r0, r3, r6}
    7746:	ca49      	ldmia	r2!, {r0, r3, r6}
    7748:	c149      	stmia	r1!, {r0, r3, r6}
    774a:	ca49      	ldmia	r2!, {r0, r3, r6}
    774c:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    774e:	a910      	add	r1, sp, #64	; 0x40
    7750:	4663      	mov	r3, ip
    7752:	3338      	adds	r3, #56	; 0x38
    7754:	000a      	movs	r2, r1
    7756:	cb43      	ldmia	r3!, {r0, r1, r6}
    7758:	c243      	stmia	r2!, {r0, r1, r6}
    775a:	cb43      	ldmia	r3!, {r0, r1, r6}
    775c:	c243      	stmia	r2!, {r0, r1, r6}
    775e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7760:	c243      	stmia	r2!, {r0, r1, r6}
    7762:	cb43      	ldmia	r3!, {r0, r1, r6}
    7764:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7766:	9b00      	ldr	r3, [sp, #0]
    7768:	2b00      	cmp	r3, #0
    776a:	d003      	beq.n	7774 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    776c:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    776e:	2b01      	cmp	r3, #1
    7770:	d003      	beq.n	777a <adc_init+0xc6>
    7772:	e001      	b.n	7778 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    7774:	a904      	add	r1, sp, #16
    7776:	e000      	b.n	777a <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    7778:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    777a:	00a3      	lsls	r3, r4, #2
    777c:	4aa1      	ldr	r2, [pc, #644]	; (7a04 <adc_init+0x350>)
    777e:	589b      	ldr	r3, [r3, r2]
    7780:	4699      	mov	r9, r3
    7782:	4598      	cmp	r8, r3
    7784:	d80c      	bhi.n	77a0 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7786:	4643      	mov	r3, r8
    7788:	0098      	lsls	r0, r3, #2
    778a:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    778c:	a903      	add	r1, sp, #12
    778e:	2300      	movs	r3, #0
    7790:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    7792:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7794:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7796:	3301      	adds	r3, #1
    7798:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    779a:	b2c0      	uxtb	r0, r0
    779c:	4b9a      	ldr	r3, [pc, #616]	; (7a08 <adc_init+0x354>)
    779e:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    77a0:	88fb      	ldrh	r3, [r7, #6]
    77a2:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    77a4:	ae04      	add	r6, sp, #16
    77a6:	4b96      	ldr	r3, [pc, #600]	; (7a00 <adc_init+0x34c>)
    77a8:	469c      	mov	ip, r3
    77aa:	001a      	movs	r2, r3
    77ac:	3208      	adds	r2, #8
    77ae:	0031      	movs	r1, r6
    77b0:	ca49      	ldmia	r2!, {r0, r3, r6}
    77b2:	c149      	stmia	r1!, {r0, r3, r6}
    77b4:	ca49      	ldmia	r2!, {r0, r3, r6}
    77b6:	c149      	stmia	r1!, {r0, r3, r6}
    77b8:	ca49      	ldmia	r2!, {r0, r3, r6}
    77ba:	c149      	stmia	r1!, {r0, r3, r6}
    77bc:	ca49      	ldmia	r2!, {r0, r3, r6}
    77be:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    77c0:	a910      	add	r1, sp, #64	; 0x40
    77c2:	4663      	mov	r3, ip
    77c4:	3338      	adds	r3, #56	; 0x38
    77c6:	000a      	movs	r2, r1
    77c8:	cb43      	ldmia	r3!, {r0, r1, r6}
    77ca:	c243      	stmia	r2!, {r0, r1, r6}
    77cc:	cb43      	ldmia	r3!, {r0, r1, r6}
    77ce:	c243      	stmia	r2!, {r0, r1, r6}
    77d0:	cb43      	ldmia	r3!, {r0, r1, r6}
    77d2:	c243      	stmia	r2!, {r0, r1, r6}
    77d4:	cb43      	ldmia	r3!, {r0, r1, r6}
    77d6:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    77d8:	9a00      	ldr	r2, [sp, #0]
    77da:	2a00      	cmp	r2, #0
    77dc:	d003      	beq.n	77e6 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    77de:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    77e0:	2a01      	cmp	r2, #1
    77e2:	d003      	beq.n	77ec <adc_init+0x138>
    77e4:	e001      	b.n	77ea <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    77e6:	ab04      	add	r3, sp, #16
    77e8:	e000      	b.n	77ec <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    77ea:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    77ec:	45c8      	cmp	r8, r9
    77ee:	d900      	bls.n	77f2 <adc_init+0x13e>
    77f0:	e1ac      	b.n	7b4c <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    77f2:	4642      	mov	r2, r8
    77f4:	0090      	lsls	r0, r2, #2
    77f6:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    77f8:	a903      	add	r1, sp, #12
    77fa:	2300      	movs	r3, #0
    77fc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    77fe:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7800:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7802:	3301      	adds	r3, #1
    7804:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7806:	b2c0      	uxtb	r0, r0
    7808:	4b7f      	ldr	r3, [pc, #508]	; (7a08 <adc_init+0x354>)
    780a:	4798      	blx	r3
    780c:	e19e      	b.n	7b4c <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    780e:	465b      	mov	r3, fp
    7810:	4642      	mov	r2, r8
    7812:	4093      	lsls	r3, r2
    7814:	693a      	ldr	r2, [r7, #16]
    7816:	421a      	tst	r2, r3
    7818:	d030      	beq.n	787c <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    781a:	a804      	add	r0, sp, #16
    781c:	4b78      	ldr	r3, [pc, #480]	; (7a00 <adc_init+0x34c>)
    781e:	3308      	adds	r3, #8
    7820:	0002      	movs	r2, r0
    7822:	cb43      	ldmia	r3!, {r0, r1, r6}
    7824:	c243      	stmia	r2!, {r0, r1, r6}
    7826:	cb43      	ldmia	r3!, {r0, r1, r6}
    7828:	c243      	stmia	r2!, {r0, r1, r6}
    782a:	cb43      	ldmia	r3!, {r0, r1, r6}
    782c:	c243      	stmia	r2!, {r0, r1, r6}
    782e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7830:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    7832:	a810      	add	r0, sp, #64	; 0x40
    7834:	4b72      	ldr	r3, [pc, #456]	; (7a00 <adc_init+0x34c>)
    7836:	3338      	adds	r3, #56	; 0x38
    7838:	0002      	movs	r2, r0
    783a:	cb43      	ldmia	r3!, {r0, r1, r6}
    783c:	c243      	stmia	r2!, {r0, r1, r6}
    783e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7840:	c243      	stmia	r2!, {r0, r1, r6}
    7842:	cb43      	ldmia	r3!, {r0, r1, r6}
    7844:	c243      	stmia	r2!, {r0, r1, r6}
    7846:	cb43      	ldmia	r3!, {r0, r1, r6}
    7848:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    784a:	9a00      	ldr	r2, [sp, #0]
    784c:	2a00      	cmp	r2, #0
    784e:	d003      	beq.n	7858 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    7850:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7852:	2a01      	cmp	r2, #1
    7854:	d003      	beq.n	785e <adc_init+0x1aa>
    7856:	e001      	b.n	785c <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    7858:	ab04      	add	r3, sp, #16
    785a:	e000      	b.n	785e <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    785c:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    785e:	9a01      	ldr	r2, [sp, #4]
    7860:	454a      	cmp	r2, r9
    7862:	d80b      	bhi.n	787c <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7864:	0091      	lsls	r1, r2, #2
    7866:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7868:	a903      	add	r1, sp, #12
    786a:	2300      	movs	r3, #0
    786c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    786e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7870:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7872:	465b      	mov	r3, fp
    7874:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7876:	b2c0      	uxtb	r0, r0
    7878:	4b63      	ldr	r3, [pc, #396]	; (7a08 <adc_init+0x354>)
    787a:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    787c:	4646      	mov	r6, r8
    787e:	3601      	adds	r6, #1
    7880:	b2f3      	uxtb	r3, r6
    7882:	4698      	mov	r8, r3
    7884:	9301      	str	r3, [sp, #4]
    7886:	454b      	cmp	r3, r9
    7888:	d9c1      	bls.n	780e <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    788a:	7b7b      	ldrb	r3, [r7, #13]
    788c:	019a      	lsls	r2, r3, #6
    788e:	7bbb      	ldrb	r3, [r7, #14]
    7890:	01db      	lsls	r3, r3, #7
    7892:	4313      	orrs	r3, r2
    7894:	b2db      	uxtb	r3, r3
    7896:	4652      	mov	r2, sl
    7898:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    789a:	7d3b      	ldrb	r3, [r7, #20]
    789c:	01db      	lsls	r3, r3, #7
    789e:	787a      	ldrb	r2, [r7, #1]
    78a0:	4313      	orrs	r3, r2
    78a2:	b2db      	uxtb	r3, r3
    78a4:	4652      	mov	r2, sl
    78a6:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    78a8:	78fb      	ldrb	r3, [r7, #3]
    78aa:	2b34      	cmp	r3, #52	; 0x34
    78ac:	d900      	bls.n	78b0 <adc_init+0x1fc>
    78ae:	e14b      	b.n	7b48 <adc_init+0x494>
    78b0:	009b      	lsls	r3, r3, #2
    78b2:	4a56      	ldr	r2, [pc, #344]	; (7a0c <adc_init+0x358>)
    78b4:	58d3      	ldr	r3, [r2, r3]
    78b6:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    78b8:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    78ba:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    78bc:	2202      	movs	r2, #2
    78be:	e01a      	b.n	78f6 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    78c0:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    78c2:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    78c4:	2110      	movs	r1, #16
    78c6:	e016      	b.n	78f6 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    78c8:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    78ca:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    78cc:	2201      	movs	r2, #1
    78ce:	e012      	b.n	78f6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    78d0:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    78d2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    78d4:	2200      	movs	r2, #0
    78d6:	e00e      	b.n	78f6 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    78d8:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    78da:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    78dc:	2200      	movs	r2, #0
    78de:	e00a      	b.n	78f6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    78e0:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    78e2:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    78e4:	2200      	movs	r2, #0
    78e6:	e006      	b.n	78f6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    78e8:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    78ea:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    78ec:	2200      	movs	r2, #0
    78ee:	e002      	b.n	78f6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    78f0:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    78f2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    78f4:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    78f6:	0112      	lsls	r2, r2, #4
    78f8:	2370      	movs	r3, #112	; 0x70
    78fa:	4013      	ands	r3, r2
    78fc:	4303      	orrs	r3, r0
    78fe:	4652      	mov	r2, sl
    7900:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7902:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7904:	8c13      	ldrh	r3, [r2, #32]
    7906:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7908:	2b00      	cmp	r3, #0
    790a:	d1fb      	bne.n	7904 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    790c:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    790e:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    7910:	2b3f      	cmp	r3, #63	; 0x3f
    7912:	d900      	bls.n	7916 <adc_init+0x262>
    7914:	e120      	b.n	7b58 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    7916:	7bfa      	ldrb	r2, [r7, #15]
    7918:	01d2      	lsls	r2, r2, #7
    791a:	4313      	orrs	r3, r2
    791c:	b2db      	uxtb	r3, r3
    791e:	4652      	mov	r2, sl
    7920:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7922:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7924:	8c13      	ldrh	r3, [r2, #32]
    7926:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    7928:	2b00      	cmp	r3, #0
    792a:	d1fb      	bne.n	7924 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    792c:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    792e:	4652      	mov	r2, sl
    7930:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    7932:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    7934:	5cfa      	ldrb	r2, [r7, r3]
    7936:	00d2      	lsls	r2, r2, #3
    7938:	7b3b      	ldrb	r3, [r7, #12]
    793a:	009b      	lsls	r3, r3, #2
    793c:	4313      	orrs	r3, r2
    793e:	7afa      	ldrb	r2, [r7, #11]
    7940:	431a      	orrs	r2, r3
    7942:	7abb      	ldrb	r3, [r7, #10]
    7944:	005b      	lsls	r3, r3, #1
    7946:	4313      	orrs	r3, r2
    7948:	430b      	orrs	r3, r1
    794a:	4652      	mov	r2, sl
    794c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    794e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7950:	8c13      	ldrh	r3, [r2, #32]
    7952:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    7954:	2b00      	cmp	r3, #0
    7956:	d1fb      	bne.n	7950 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    7958:	8b3b      	ldrh	r3, [r7, #24]
    795a:	2b00      	cmp	r3, #0
    795c:	d100      	bne.n	7960 <adc_init+0x2ac>
    795e:	e091      	b.n	7a84 <adc_init+0x3d0>
		switch (resolution) {
    7960:	2910      	cmp	r1, #16
    7962:	d075      	beq.n	7a50 <adc_init+0x39c>
    7964:	d802      	bhi.n	796c <adc_init+0x2b8>
    7966:	2900      	cmp	r1, #0
    7968:	d054      	beq.n	7a14 <adc_init+0x360>
    796a:	e08b      	b.n	7a84 <adc_init+0x3d0>
    796c:	2920      	cmp	r1, #32
    796e:	d01a      	beq.n	79a6 <adc_init+0x2f2>
    7970:	2930      	cmp	r1, #48	; 0x30
    7972:	d000      	beq.n	7976 <adc_init+0x2c2>
    7974:	e086      	b.n	7a84 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7976:	7afa      	ldrb	r2, [r7, #11]
    7978:	2a00      	cmp	r2, #0
    797a:	d00a      	beq.n	7992 <adc_init+0x2de>
    797c:	69fa      	ldr	r2, [r7, #28]
    797e:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7980:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7982:	2aff      	cmp	r2, #255	; 0xff
    7984:	d900      	bls.n	7988 <adc_init+0x2d4>
    7986:	e0e7      	b.n	7b58 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    7988:	6a3a      	ldr	r2, [r7, #32]
    798a:	3280      	adds	r2, #128	; 0x80
    798c:	2aff      	cmp	r2, #255	; 0xff
    798e:	d900      	bls.n	7992 <adc_init+0x2de>
    7990:	e0e2      	b.n	7b58 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7992:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    7994:	69fa      	ldr	r2, [r7, #28]
    7996:	2aff      	cmp	r2, #255	; 0xff
    7998:	dd00      	ble.n	799c <adc_init+0x2e8>
    799a:	e0dd      	b.n	7b58 <adc_init+0x4a4>
    799c:	6a3a      	ldr	r2, [r7, #32]
    799e:	2aff      	cmp	r2, #255	; 0xff
    79a0:	dd00      	ble.n	79a4 <adc_init+0x2f0>
    79a2:	e0d9      	b.n	7b58 <adc_init+0x4a4>
    79a4:	e06e      	b.n	7a84 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    79a6:	7afa      	ldrb	r2, [r7, #11]
    79a8:	2a00      	cmp	r2, #0
    79aa:	d00f      	beq.n	79cc <adc_init+0x318>
    79ac:	69fa      	ldr	r2, [r7, #28]
    79ae:	2180      	movs	r1, #128	; 0x80
    79b0:	0089      	lsls	r1, r1, #2
    79b2:	468c      	mov	ip, r1
    79b4:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    79b6:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    79b8:	4915      	ldr	r1, [pc, #84]	; (7a10 <adc_init+0x35c>)
    79ba:	428a      	cmp	r2, r1
    79bc:	d900      	bls.n	79c0 <adc_init+0x30c>
    79be:	e0cb      	b.n	7b58 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    79c0:	6a3a      	ldr	r2, [r7, #32]
    79c2:	4462      	add	r2, ip
    79c4:	4912      	ldr	r1, [pc, #72]	; (7a10 <adc_init+0x35c>)
    79c6:	428a      	cmp	r2, r1
    79c8:	d900      	bls.n	79cc <adc_init+0x318>
    79ca:	e0c5      	b.n	7b58 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    79cc:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    79ce:	4a10      	ldr	r2, [pc, #64]	; (7a10 <adc_init+0x35c>)
    79d0:	69f9      	ldr	r1, [r7, #28]
    79d2:	4291      	cmp	r1, r2
    79d4:	dd00      	ble.n	79d8 <adc_init+0x324>
    79d6:	e0bf      	b.n	7b58 <adc_init+0x4a4>
    79d8:	6a39      	ldr	r1, [r7, #32]
    79da:	4291      	cmp	r1, r2
    79dc:	dd00      	ble.n	79e0 <adc_init+0x32c>
    79de:	e0bb      	b.n	7b58 <adc_init+0x4a4>
    79e0:	e050      	b.n	7a84 <adc_init+0x3d0>
    79e2:	46c0      	nop			; (mov r8, r8)
    79e4:	00007645 	.word	0x00007645
    79e8:	40000800 	.word	0x40000800
    79ec:	00009eec 	.word	0x00009eec
    79f0:	40001800 	.word	0x40001800
    79f4:	00009ef8 	.word	0x00009ef8
    79f8:	000093dd 	.word	0x000093dd
    79fc:	0000936d 	.word	0x0000936d
    7a00:	00009e80 	.word	0x00009e80
    7a04:	00009efc 	.word	0x00009efc
    7a08:	000094d9 	.word	0x000094d9
    7a0c:	00009dac 	.word	0x00009dac
    7a10:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7a14:	7afa      	ldrb	r2, [r7, #11]
    7a16:	2a00      	cmp	r2, #0
    7a18:	d00f      	beq.n	7a3a <adc_init+0x386>
    7a1a:	69fa      	ldr	r2, [r7, #28]
    7a1c:	2180      	movs	r1, #128	; 0x80
    7a1e:	0109      	lsls	r1, r1, #4
    7a20:	468c      	mov	ip, r1
    7a22:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7a24:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7a26:	4950      	ldr	r1, [pc, #320]	; (7b68 <adc_init+0x4b4>)
    7a28:	428a      	cmp	r2, r1
    7a2a:	d900      	bls.n	7a2e <adc_init+0x37a>
    7a2c:	e094      	b.n	7b58 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    7a2e:	6a3a      	ldr	r2, [r7, #32]
    7a30:	4462      	add	r2, ip
    7a32:	494d      	ldr	r1, [pc, #308]	; (7b68 <adc_init+0x4b4>)
    7a34:	428a      	cmp	r2, r1
    7a36:	d900      	bls.n	7a3a <adc_init+0x386>
    7a38:	e08e      	b.n	7b58 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7a3a:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    7a3c:	4a4a      	ldr	r2, [pc, #296]	; (7b68 <adc_init+0x4b4>)
    7a3e:	69f9      	ldr	r1, [r7, #28]
    7a40:	4291      	cmp	r1, r2
    7a42:	dd00      	ble.n	7a46 <adc_init+0x392>
    7a44:	e088      	b.n	7b58 <adc_init+0x4a4>
    7a46:	6a39      	ldr	r1, [r7, #32]
    7a48:	4291      	cmp	r1, r2
    7a4a:	dd00      	ble.n	7a4e <adc_init+0x39a>
    7a4c:	e084      	b.n	7b58 <adc_init+0x4a4>
    7a4e:	e019      	b.n	7a84 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7a50:	7afa      	ldrb	r2, [r7, #11]
    7a52:	2a00      	cmp	r2, #0
    7a54:	d00e      	beq.n	7a74 <adc_init+0x3c0>
    7a56:	69fa      	ldr	r2, [r7, #28]
    7a58:	2180      	movs	r1, #128	; 0x80
    7a5a:	0209      	lsls	r1, r1, #8
    7a5c:	468c      	mov	ip, r1
    7a5e:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7a60:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7a62:	4942      	ldr	r1, [pc, #264]	; (7b6c <adc_init+0x4b8>)
    7a64:	428a      	cmp	r2, r1
    7a66:	d900      	bls.n	7a6a <adc_init+0x3b6>
    7a68:	e076      	b.n	7b58 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    7a6a:	6a3a      	ldr	r2, [r7, #32]
    7a6c:	4462      	add	r2, ip
    7a6e:	493f      	ldr	r1, [pc, #252]	; (7b6c <adc_init+0x4b8>)
    7a70:	428a      	cmp	r2, r1
    7a72:	d871      	bhi.n	7b58 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7a74:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    7a76:	4a3d      	ldr	r2, [pc, #244]	; (7b6c <adc_init+0x4b8>)
    7a78:	69f9      	ldr	r1, [r7, #28]
    7a7a:	4291      	cmp	r1, r2
    7a7c:	dc6c      	bgt.n	7b58 <adc_init+0x4a4>
    7a7e:	6a39      	ldr	r1, [r7, #32]
    7a80:	4291      	cmp	r1, r2
    7a82:	dc69      	bgt.n	7b58 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    7a84:	4652      	mov	r2, sl
    7a86:	8952      	ldrh	r2, [r2, #10]
    7a88:	4313      	orrs	r3, r2
    7a8a:	4652      	mov	r2, sl
    7a8c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7a8e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7a90:	8c13      	ldrh	r3, [r2, #32]
    7a92:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7a94:	2b00      	cmp	r3, #0
    7a96:	d1fb      	bne.n	7a90 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    7a98:	8bbb      	ldrh	r3, [r7, #28]
    7a9a:	4652      	mov	r2, sl
    7a9c:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7a9e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7aa0:	8c13      	ldrh	r3, [r2, #32]
    7aa2:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    7aa4:	2b00      	cmp	r3, #0
    7aa6:	d1fb      	bne.n	7aa0 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    7aa8:	8c3b      	ldrh	r3, [r7, #32]
    7aaa:	4652      	mov	r2, sl
    7aac:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7aae:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7ab0:	8c13      	ldrh	r3, [r2, #32]
    7ab2:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    7ab4:	2b00      	cmp	r3, #0
    7ab6:	d1fb      	bne.n	7ab0 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    7ab8:	793a      	ldrb	r2, [r7, #4]
    7aba:	88fb      	ldrh	r3, [r7, #6]
    7abc:	4313      	orrs	r3, r2
    7abe:	4652      	mov	r2, sl
    7ac0:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7ac2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7ac4:	8c13      	ldrh	r3, [r2, #32]
    7ac6:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    7ac8:	2b00      	cmp	r3, #0
    7aca:	d1fb      	bne.n	7ac4 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    7acc:	332a      	adds	r3, #42	; 0x2a
    7ace:	5cfb      	ldrb	r3, [r7, r3]
    7ad0:	4652      	mov	r2, sl
    7ad2:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    7ad4:	2307      	movs	r3, #7
    7ad6:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    7ad8:	331d      	adds	r3, #29
    7ada:	5cfb      	ldrb	r3, [r7, r3]
    7adc:	2b00      	cmp	r3, #0
    7ade:	d01b      	beq.n	7b18 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7ae0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    7ae2:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7ae4:	4a20      	ldr	r2, [pc, #128]	; (7b68 <adc_init+0x4b4>)
    7ae6:	4293      	cmp	r3, r2
    7ae8:	d836      	bhi.n	7b58 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    7aea:	4652      	mov	r2, sl
    7aec:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7aee:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7af0:	8c13      	ldrh	r3, [r2, #32]
    7af2:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    7af4:	2b00      	cmp	r3, #0
    7af6:	d1fb      	bne.n	7af0 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    7af8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    7afa:	2380      	movs	r3, #128	; 0x80
    7afc:	011b      	lsls	r3, r3, #4
    7afe:	18d3      	adds	r3, r2, r3
    7b00:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    7b02:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    7b04:	4918      	ldr	r1, [pc, #96]	; (7b68 <adc_init+0x4b4>)
    7b06:	428b      	cmp	r3, r1
    7b08:	d826      	bhi.n	7b58 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    7b0a:	4653      	mov	r3, sl
    7b0c:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7b0e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7b10:	8c13      	ldrh	r3, [r2, #32]
    7b12:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    7b14:	2b00      	cmp	r3, #0
    7b16:	d1fb      	bne.n	7b10 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    7b18:	00a2      	lsls	r2, r4, #2
    7b1a:	4b15      	ldr	r3, [pc, #84]	; (7b70 <adc_init+0x4bc>)
    7b1c:	58d3      	ldr	r3, [r2, r3]
    7b1e:	4915      	ldr	r1, [pc, #84]	; (7b74 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7b20:	5d09      	ldrb	r1, [r1, r4]
    7b22:	681b      	ldr	r3, [r3, #0]
    7b24:	40cb      	lsrs	r3, r1
    7b26:	021b      	lsls	r3, r3, #8
    7b28:	21e0      	movs	r1, #224	; 0xe0
    7b2a:	00c9      	lsls	r1, r1, #3
    7b2c:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    7b2e:	4b12      	ldr	r3, [pc, #72]	; (7b78 <adc_init+0x4c4>)
    7b30:	58d3      	ldr	r3, [r2, r3]
    7b32:	4a12      	ldr	r2, [pc, #72]	; (7b7c <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7b34:	5d12      	ldrb	r2, [r2, r4]
    7b36:	681b      	ldr	r3, [r3, #0]
    7b38:	40d3      	lsrs	r3, r2
    7b3a:	2207      	movs	r2, #7
    7b3c:	4013      	ands	r3, r2
    7b3e:	430b      	orrs	r3, r1
    7b40:	4652      	mov	r2, sl
    7b42:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    7b44:	2000      	movs	r0, #0
    7b46:	e007      	b.n	7b58 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    7b48:	2017      	movs	r0, #23
    7b4a:	e005      	b.n	7b58 <adc_init+0x4a4>
    7b4c:	2300      	movs	r3, #0
    7b4e:	9301      	str	r3, [sp, #4]
    7b50:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    7b52:	3301      	adds	r3, #1
    7b54:	469b      	mov	fp, r3
    7b56:	e65a      	b.n	780e <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    7b58:	b01d      	add	sp, #116	; 0x74
    7b5a:	bc3c      	pop	{r2, r3, r4, r5}
    7b5c:	4690      	mov	r8, r2
    7b5e:	4699      	mov	r9, r3
    7b60:	46a2      	mov	sl, r4
    7b62:	46ab      	mov	fp, r5
    7b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b66:	46c0      	nop			; (mov r8, r8)
    7b68:	00000fff 	.word	0x00000fff
    7b6c:	0000ffff 	.word	0x0000ffff
    7b70:	00009f0c 	.word	0x00009f0c
    7b74:	00009ee8 	.word	0x00009ee8
    7b78:	00009f04 	.word	0x00009f04
    7b7c:	00009ef4 	.word	0x00009ef4

00007b80 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    7b80:	6803      	ldr	r3, [r0, #0]
    7b82:	4a0a      	ldr	r2, [pc, #40]	; (7bac <_can_enable_peripheral_clock+0x2c>)
    7b84:	4293      	cmp	r3, r2
    7b86:	d106      	bne.n	7b96 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    7b88:	4a09      	ldr	r2, [pc, #36]	; (7bb0 <_can_enable_peripheral_clock+0x30>)
    7b8a:	6913      	ldr	r3, [r2, #16]
    7b8c:	2180      	movs	r1, #128	; 0x80
    7b8e:	0049      	lsls	r1, r1, #1
    7b90:	430b      	orrs	r3, r1
    7b92:	6113      	str	r3, [r2, #16]
    7b94:	e008      	b.n	7ba8 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    7b96:	4a07      	ldr	r2, [pc, #28]	; (7bb4 <_can_enable_peripheral_clock+0x34>)
    7b98:	4293      	cmp	r3, r2
    7b9a:	d105      	bne.n	7ba8 <_can_enable_peripheral_clock+0x28>
    7b9c:	4a04      	ldr	r2, [pc, #16]	; (7bb0 <_can_enable_peripheral_clock+0x30>)
    7b9e:	6913      	ldr	r3, [r2, #16]
    7ba0:	2180      	movs	r1, #128	; 0x80
    7ba2:	0089      	lsls	r1, r1, #2
    7ba4:	430b      	orrs	r3, r1
    7ba6:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    7ba8:	4770      	bx	lr
    7baa:	46c0      	nop			; (mov r8, r8)
    7bac:	42001c00 	.word	0x42001c00
    7bb0:	40000800 	.word	0x40000800
    7bb4:	42002000 	.word	0x42002000

00007bb8 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    7bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bba:	000c      	movs	r4, r1
    7bbc:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    7bbe:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    7bc0:	4ba6      	ldr	r3, [pc, #664]	; (7e5c <can_init+0x2a4>)
    7bc2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    7bc4:	4ba6      	ldr	r3, [pc, #664]	; (7e60 <can_init+0x2a8>)
    7bc6:	2200      	movs	r2, #0
    7bc8:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    7bca:	782a      	ldrb	r2, [r5, #0]
    7bcc:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    7bce:	4ba5      	ldr	r3, [pc, #660]	; (7e64 <can_init+0x2ac>)
    7bd0:	429c      	cmp	r4, r3
    7bd2:	d13c      	bne.n	7c4e <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    7bd4:	49a2      	ldr	r1, [pc, #648]	; (7e60 <can_init+0x2a8>)
    7bd6:	201a      	movs	r0, #26
    7bd8:	4ba3      	ldr	r3, [pc, #652]	; (7e68 <can_init+0x2b0>)
    7bda:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    7bdc:	201a      	movs	r0, #26
    7bde:	4ba3      	ldr	r3, [pc, #652]	; (7e6c <can_init+0x2b4>)
    7be0:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7be2:	4ba0      	ldr	r3, [pc, #640]	; (7e64 <can_init+0x2ac>)
    7be4:	6999      	ldr	r1, [r3, #24]
    7be6:	2202      	movs	r2, #2
    7be8:	430a      	orrs	r2, r1
    7bea:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    7bec:	4aa0      	ldr	r2, [pc, #640]	; (7e70 <can_init+0x2b8>)
    7bee:	0412      	lsls	r2, r2, #16
    7bf0:	0c12      	lsrs	r2, r2, #16
    7bf2:	2780      	movs	r7, #128	; 0x80
    7bf4:	03bf      	lsls	r7, r7, #14
    7bf6:	433a      	orrs	r2, r7
    7bf8:	2184      	movs	r1, #132	; 0x84
    7bfa:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    7bfc:	489d      	ldr	r0, [pc, #628]	; (7e74 <can_init+0x2bc>)
    7bfe:	0400      	lsls	r0, r0, #16
    7c00:	0c00      	lsrs	r0, r0, #16
    7c02:	2680      	movs	r6, #128	; 0x80
    7c04:	0376      	lsls	r6, r6, #13
    7c06:	4330      	orrs	r0, r6
    7c08:	2288      	movs	r2, #136	; 0x88
    7c0a:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    7c0c:	499a      	ldr	r1, [pc, #616]	; (7e78 <can_init+0x2c0>)
    7c0e:	0409      	lsls	r1, r1, #16
    7c10:	0c09      	lsrs	r1, r1, #16
    7c12:	4339      	orrs	r1, r7
    7c14:	3218      	adds	r2, #24
    7c16:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    7c18:	4a98      	ldr	r2, [pc, #608]	; (7e7c <can_init+0x2c4>)
    7c1a:	0412      	lsls	r2, r2, #16
    7c1c:	0c12      	lsrs	r2, r2, #16
    7c1e:	4332      	orrs	r2, r6
    7c20:	21b0      	movs	r1, #176	; 0xb0
    7c22:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    7c24:	4a96      	ldr	r2, [pc, #600]	; (7e80 <can_init+0x2c8>)
    7c26:	0412      	lsls	r2, r2, #16
    7c28:	0c12      	lsrs	r2, r2, #16
    7c2a:	3904      	subs	r1, #4
    7c2c:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    7c2e:	4a95      	ldr	r2, [pc, #596]	; (7e84 <can_init+0x2cc>)
    7c30:	0412      	lsls	r2, r2, #16
    7c32:	0c12      	lsrs	r2, r2, #16
    7c34:	4994      	ldr	r1, [pc, #592]	; (7e88 <can_init+0x2d0>)
    7c36:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    7c38:	21c0      	movs	r1, #192	; 0xc0
    7c3a:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    7c3c:	4a93      	ldr	r2, [pc, #588]	; (7e8c <can_init+0x2d4>)
    7c3e:	0412      	lsls	r2, r2, #16
    7c40:	0c12      	lsrs	r2, r2, #16
    7c42:	2180      	movs	r1, #128	; 0x80
    7c44:	0309      	lsls	r1, r1, #12
    7c46:	430a      	orrs	r2, r1
    7c48:	21f0      	movs	r1, #240	; 0xf0
    7c4a:	505a      	str	r2, [r3, r1]
    7c4c:	e03f      	b.n	7cce <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    7c4e:	4b90      	ldr	r3, [pc, #576]	; (7e90 <can_init+0x2d8>)
    7c50:	429c      	cmp	r4, r3
    7c52:	d000      	beq.n	7c56 <can_init+0x9e>
    7c54:	e0fc      	b.n	7e50 <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    7c56:	4982      	ldr	r1, [pc, #520]	; (7e60 <can_init+0x2a8>)
    7c58:	201b      	movs	r0, #27
    7c5a:	4b83      	ldr	r3, [pc, #524]	; (7e68 <can_init+0x2b0>)
    7c5c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    7c5e:	201b      	movs	r0, #27
    7c60:	4b82      	ldr	r3, [pc, #520]	; (7e6c <can_init+0x2b4>)
    7c62:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7c64:	4b8a      	ldr	r3, [pc, #552]	; (7e90 <can_init+0x2d8>)
    7c66:	6999      	ldr	r1, [r3, #24]
    7c68:	2202      	movs	r2, #2
    7c6a:	430a      	orrs	r2, r1
    7c6c:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    7c6e:	4a89      	ldr	r2, [pc, #548]	; (7e94 <can_init+0x2dc>)
    7c70:	0412      	lsls	r2, r2, #16
    7c72:	0c12      	lsrs	r2, r2, #16
    7c74:	2180      	movs	r1, #128	; 0x80
    7c76:	0389      	lsls	r1, r1, #14
    7c78:	430a      	orrs	r2, r1
    7c7a:	2184      	movs	r1, #132	; 0x84
    7c7c:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    7c7e:	4986      	ldr	r1, [pc, #536]	; (7e98 <can_init+0x2e0>)
    7c80:	0409      	lsls	r1, r1, #16
    7c82:	0c09      	lsrs	r1, r1, #16
    7c84:	2080      	movs	r0, #128	; 0x80
    7c86:	0340      	lsls	r0, r0, #13
    7c88:	4301      	orrs	r1, r0
    7c8a:	2288      	movs	r2, #136	; 0x88
    7c8c:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    7c8e:	4983      	ldr	r1, [pc, #524]	; (7e9c <can_init+0x2e4>)
    7c90:	0409      	lsls	r1, r1, #16
    7c92:	0c09      	lsrs	r1, r1, #16
    7c94:	4301      	orrs	r1, r0
    7c96:	3218      	adds	r2, #24
    7c98:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    7c9a:	4a81      	ldr	r2, [pc, #516]	; (7ea0 <can_init+0x2e8>)
    7c9c:	0412      	lsls	r2, r2, #16
    7c9e:	0c12      	lsrs	r2, r2, #16
    7ca0:	4302      	orrs	r2, r0
    7ca2:	21b0      	movs	r1, #176	; 0xb0
    7ca4:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    7ca6:	4a7f      	ldr	r2, [pc, #508]	; (7ea4 <can_init+0x2ec>)
    7ca8:	0412      	lsls	r2, r2, #16
    7caa:	0c12      	lsrs	r2, r2, #16
    7cac:	3904      	subs	r1, #4
    7cae:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    7cb0:	4a7d      	ldr	r2, [pc, #500]	; (7ea8 <can_init+0x2f0>)
    7cb2:	0412      	lsls	r2, r2, #16
    7cb4:	0c12      	lsrs	r2, r2, #16
    7cb6:	4974      	ldr	r1, [pc, #464]	; (7e88 <can_init+0x2d0>)
    7cb8:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    7cba:	21c0      	movs	r1, #192	; 0xc0
    7cbc:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    7cbe:	4a7b      	ldr	r2, [pc, #492]	; (7eac <can_init+0x2f4>)
    7cc0:	0412      	lsls	r2, r2, #16
    7cc2:	0c12      	lsrs	r2, r2, #16
    7cc4:	2180      	movs	r1, #128	; 0x80
    7cc6:	0309      	lsls	r1, r1, #12
    7cc8:	430a      	orrs	r2, r1
    7cca:	21f0      	movs	r1, #240	; 0xf0
    7ccc:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    7cce:	2300      	movs	r3, #0
    7cd0:	22bc      	movs	r2, #188	; 0xbc
    7cd2:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    7cd4:	320c      	adds	r2, #12
    7cd6:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    7cd8:	4b75      	ldr	r3, [pc, #468]	; (7eb0 <can_init+0x2f8>)
    7cda:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    7cdc:	4b75      	ldr	r3, [pc, #468]	; (7eb4 <can_init+0x2fc>)
    7cde:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    7ce0:	7bab      	ldrb	r3, [r5, #14]
    7ce2:	2b00      	cmp	r3, #0
    7ce4:	d004      	beq.n	7cf0 <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    7ce6:	68e3      	ldr	r3, [r4, #12]
    7ce8:	2280      	movs	r2, #128	; 0x80
    7cea:	0412      	lsls	r2, r2, #16
    7cec:	4313      	orrs	r3, r2
    7cee:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    7cf0:	786b      	ldrb	r3, [r5, #1]
    7cf2:	2b00      	cmp	r3, #0
    7cf4:	d003      	beq.n	7cfe <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    7cf6:	68a2      	ldr	r2, [r4, #8]
    7cf8:	2340      	movs	r3, #64	; 0x40
    7cfa:	4313      	orrs	r3, r2
    7cfc:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    7cfe:	6963      	ldr	r3, [r4, #20]
    7d00:	78aa      	ldrb	r2, [r5, #2]
    7d02:	4313      	orrs	r3, r2
    7d04:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    7d06:	78eb      	ldrb	r3, [r5, #3]
    7d08:	2b00      	cmp	r3, #0
    7d0a:	d004      	beq.n	7d16 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    7d0c:	69a3      	ldr	r3, [r4, #24]
    7d0e:	2280      	movs	r2, #128	; 0x80
    7d10:	01d2      	lsls	r2, r2, #7
    7d12:	4313      	orrs	r3, r2
    7d14:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    7d16:	792b      	ldrb	r3, [r5, #4]
    7d18:	2b00      	cmp	r3, #0
    7d1a:	d004      	beq.n	7d26 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    7d1c:	69a3      	ldr	r3, [r4, #24]
    7d1e:	2280      	movs	r2, #128	; 0x80
    7d20:	0192      	lsls	r2, r2, #6
    7d22:	4313      	orrs	r3, r2
    7d24:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    7d26:	796b      	ldrb	r3, [r5, #5]
    7d28:	2b00      	cmp	r3, #0
    7d2a:	d004      	beq.n	7d36 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    7d2c:	69a3      	ldr	r3, [r4, #24]
    7d2e:	2280      	movs	r2, #128	; 0x80
    7d30:	0152      	lsls	r2, r2, #5
    7d32:	4313      	orrs	r3, r2
    7d34:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    7d36:	79ab      	ldrb	r3, [r5, #6]
    7d38:	2b00      	cmp	r3, #0
    7d3a:	d103      	bne.n	7d44 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    7d3c:	69a2      	ldr	r2, [r4, #24]
    7d3e:	3340      	adds	r3, #64	; 0x40
    7d40:	4313      	orrs	r3, r2
    7d42:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    7d44:	79eb      	ldrb	r3, [r5, #7]
    7d46:	2b00      	cmp	r3, #0
    7d48:	d003      	beq.n	7d52 <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    7d4a:	69a2      	ldr	r2, [r4, #24]
    7d4c:	2310      	movs	r3, #16
    7d4e:	4313      	orrs	r3, r2
    7d50:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    7d52:	7a2b      	ldrb	r3, [r5, #8]
    7d54:	2b00      	cmp	r3, #0
    7d56:	d003      	beq.n	7d60 <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    7d58:	69a2      	ldr	r2, [r4, #24]
    7d5a:	2308      	movs	r3, #8
    7d5c:	4313      	orrs	r3, r2
    7d5e:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    7d60:	7a6b      	ldrb	r3, [r5, #9]
    7d62:	041b      	lsls	r3, r3, #16
    7d64:	22f0      	movs	r2, #240	; 0xf0
    7d66:	0312      	lsls	r2, r2, #12
    7d68:	4013      	ands	r3, r2
    7d6a:	2201      	movs	r2, #1
    7d6c:	4313      	orrs	r3, r2
    7d6e:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    7d70:	7b2a      	ldrb	r2, [r5, #12]
    7d72:	7b6b      	ldrb	r3, [r5, #13]
    7d74:	4313      	orrs	r3, r2
    7d76:	896a      	ldrh	r2, [r5, #10]
    7d78:	0412      	lsls	r2, r2, #16
    7d7a:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    7d7c:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    7d7e:	7beb      	ldrb	r3, [r5, #15]
    7d80:	021b      	lsls	r3, r3, #8
    7d82:	22fe      	movs	r2, #254	; 0xfe
    7d84:	01d2      	lsls	r2, r2, #7
    7d86:	4013      	ands	r3, r2
    7d88:	0019      	movs	r1, r3
    7d8a:	7c2a      	ldrb	r2, [r5, #16]
    7d8c:	237f      	movs	r3, #127	; 0x7f
    7d8e:	401a      	ands	r2, r3
    7d90:	000b      	movs	r3, r1
    7d92:	4313      	orrs	r3, r2
    7d94:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    7d96:	7c6b      	ldrb	r3, [r5, #17]
    7d98:	011b      	lsls	r3, r3, #4
    7d9a:	2130      	movs	r1, #48	; 0x30
    7d9c:	4019      	ands	r1, r3
    7d9e:	7caa      	ldrb	r2, [r5, #18]
    7da0:	0092      	lsls	r2, r2, #2
    7da2:	230c      	movs	r3, #12
    7da4:	4013      	ands	r3, r2
    7da6:	430b      	orrs	r3, r1
    7da8:	2280      	movs	r2, #128	; 0x80
    7daa:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    7dac:	7ceb      	ldrb	r3, [r5, #19]
    7dae:	2b00      	cmp	r3, #0
    7db0:	d003      	beq.n	7dba <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    7db2:	58a1      	ldr	r1, [r4, r2]
    7db4:	2302      	movs	r3, #2
    7db6:	430b      	orrs	r3, r1
    7db8:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    7dba:	7d2b      	ldrb	r3, [r5, #20]
    7dbc:	2b00      	cmp	r3, #0
    7dbe:	d004      	beq.n	7dca <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    7dc0:	2280      	movs	r2, #128	; 0x80
    7dc2:	58a1      	ldr	r1, [r4, r2]
    7dc4:	2301      	movs	r3, #1
    7dc6:	430b      	orrs	r3, r1
    7dc8:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    7dca:	2390      	movs	r3, #144	; 0x90
    7dcc:	69aa      	ldr	r2, [r5, #24]
    7dce:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    7dd0:	7f2b      	ldrb	r3, [r5, #28]
    7dd2:	2b00      	cmp	r3, #0
    7dd4:	d005      	beq.n	7de2 <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    7dd6:	22a0      	movs	r2, #160	; 0xa0
    7dd8:	58a3      	ldr	r3, [r4, r2]
    7dda:	2180      	movs	r1, #128	; 0x80
    7ddc:	0609      	lsls	r1, r1, #24
    7dde:	430b      	orrs	r3, r1
    7de0:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    7de2:	20a0      	movs	r0, #160	; 0xa0
    7de4:	5822      	ldr	r2, [r4, r0]
    7de6:	7f6b      	ldrb	r3, [r5, #29]
    7de8:	061b      	lsls	r3, r3, #24
    7dea:	21fe      	movs	r1, #254	; 0xfe
    7dec:	05c9      	lsls	r1, r1, #23
    7dee:	400b      	ands	r3, r1
    7df0:	4313      	orrs	r3, r2
    7df2:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    7df4:	7fab      	ldrb	r3, [r5, #30]
    7df6:	2b00      	cmp	r3, #0
    7df8:	d005      	beq.n	7e06 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    7dfa:	22b0      	movs	r2, #176	; 0xb0
    7dfc:	58a3      	ldr	r3, [r4, r2]
    7dfe:	2180      	movs	r1, #128	; 0x80
    7e00:	0609      	lsls	r1, r1, #24
    7e02:	430b      	orrs	r3, r1
    7e04:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    7e06:	20b0      	movs	r0, #176	; 0xb0
    7e08:	5822      	ldr	r2, [r4, r0]
    7e0a:	7feb      	ldrb	r3, [r5, #31]
    7e0c:	061b      	lsls	r3, r3, #24
    7e0e:	21fe      	movs	r1, #254	; 0xfe
    7e10:	05c9      	lsls	r1, r1, #23
    7e12:	400b      	ands	r3, r1
    7e14:	4313      	orrs	r3, r2
    7e16:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    7e18:	2320      	movs	r3, #32
    7e1a:	5ceb      	ldrb	r3, [r5, r3]
    7e1c:	2b00      	cmp	r3, #0
    7e1e:	d005      	beq.n	7e2c <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    7e20:	22c0      	movs	r2, #192	; 0xc0
    7e22:	58a3      	ldr	r3, [r4, r2]
    7e24:	2180      	movs	r1, #128	; 0x80
    7e26:	05c9      	lsls	r1, r1, #23
    7e28:	430b      	orrs	r3, r1
    7e2a:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    7e2c:	20f0      	movs	r0, #240	; 0xf0
    7e2e:	5822      	ldr	r2, [r4, r0]
    7e30:	2321      	movs	r3, #33	; 0x21
    7e32:	5ceb      	ldrb	r3, [r5, r3]
    7e34:	061b      	lsls	r3, r3, #24
    7e36:	21fc      	movs	r1, #252	; 0xfc
    7e38:	0589      	lsls	r1, r1, #22
    7e3a:	400b      	ands	r3, r1
    7e3c:	4313      	orrs	r3, r2
    7e3e:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    7e40:	2303      	movs	r3, #3
    7e42:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    7e44:	3b04      	subs	r3, #4
    7e46:	22e0      	movs	r2, #224	; 0xe0
    7e48:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    7e4a:	3204      	adds	r2, #4
    7e4c:	50a3      	str	r3, [r4, r2]
}
    7e4e:	e004      	b.n	7e5a <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7e50:	69a2      	ldr	r2, [r4, #24]
    7e52:	2302      	movs	r3, #2
    7e54:	4313      	orrs	r3, r2
    7e56:	61a3      	str	r3, [r4, #24]
    7e58:	e739      	b.n	7cce <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    7e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e5c:	00007b81 	.word	0x00007b81
    7e60:	20000dc0 	.word	0x20000dc0
    7e64:	42001c00 	.word	0x42001c00
    7e68:	000093dd 	.word	0x000093dd
    7e6c:	0000936d 	.word	0x0000936d
    7e70:	200006e8 	.word	0x200006e8
    7e74:	200005e8 	.word	0x200005e8
    7e78:	20000ae8 	.word	0x20000ae8
    7e7c:	20000268 	.word	0x20000268
    7e80:	20000968 	.word	0x20000968
    7e84:	200007e8 	.word	0x200007e8
    7e88:	04040000 	.word	0x04040000
    7e8c:	20000aa8 	.word	0x20000aa8
    7e90:	42002000 	.word	0x42002000
    7e94:	20000668 	.word	0x20000668
    7e98:	20000568 	.word	0x20000568
    7e9c:	20000368 	.word	0x20000368
    7ea0:	20000468 	.word	0x20000468
    7ea4:	20000868 	.word	0x20000868
    7ea8:	20000768 	.word	0x20000768
    7eac:	20000a68 	.word	0x20000a68
    7eb0:	06030a03 	.word	0x06030a03
    7eb4:	00030a33 	.word	0x00030a33

00007eb8 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    7eb8:	6802      	ldr	r2, [r0, #0]
    7eba:	6993      	ldr	r3, [r2, #24]
    7ebc:	2101      	movs	r1, #1
    7ebe:	438b      	bics	r3, r1
    7ec0:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    7ec2:	6801      	ldr	r1, [r0, #0]
    7ec4:	2201      	movs	r2, #1
    7ec6:	698b      	ldr	r3, [r1, #24]
    7ec8:	421a      	tst	r2, r3
    7eca:	d1fc      	bne.n	7ec6 <can_start+0xe>
}
    7ecc:	4770      	bx	lr
    7ece:	46c0      	nop			; (mov r8, r8)

00007ed0 <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    7ed0:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    7ed2:	6803      	ldr	r3, [r0, #0]
    7ed4:	4809      	ldr	r0, [pc, #36]	; (7efc <can_set_rx_standard_filter+0x2c>)
    7ed6:	4283      	cmp	r3, r0
    7ed8:	d105      	bne.n	7ee6 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7eda:	6809      	ldr	r1, [r1, #0]
    7edc:	0092      	lsls	r2, r2, #2
    7ede:	4b08      	ldr	r3, [pc, #32]	; (7f00 <can_set_rx_standard_filter+0x30>)
    7ee0:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7ee2:	2000      	movs	r0, #0
    7ee4:	e008      	b.n	7ef8 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7ee6:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7ee8:	4c06      	ldr	r4, [pc, #24]	; (7f04 <can_set_rx_standard_filter+0x34>)
    7eea:	42a3      	cmp	r3, r4
    7eec:	d104      	bne.n	7ef8 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7eee:	6809      	ldr	r1, [r1, #0]
    7ef0:	0092      	lsls	r2, r2, #2
    7ef2:	4b05      	ldr	r3, [pc, #20]	; (7f08 <can_set_rx_standard_filter+0x38>)
    7ef4:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7ef6:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7ef8:	bd10      	pop	{r4, pc}
    7efa:	46c0      	nop			; (mov r8, r8)
    7efc:	42001c00 	.word	0x42001c00
    7f00:	200006e8 	.word	0x200006e8
    7f04:	42002000 	.word	0x42002000
    7f08:	20000668 	.word	0x20000668

00007f0c <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    7f0c:	b570      	push	{r4, r5, r6, lr}
    7f0e:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    7f10:	6803      	ldr	r3, [r0, #0]
    7f12:	4c0c      	ldr	r4, [pc, #48]	; (7f44 <can_get_rx_fifo_0_element+0x38>)
    7f14:	42a3      	cmp	r3, r4
    7f16:	d108      	bne.n	7f2a <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7f18:	0112      	lsls	r2, r2, #4
    7f1a:	490b      	ldr	r1, [pc, #44]	; (7f48 <can_get_rx_fifo_0_element+0x3c>)
    7f1c:	1889      	adds	r1, r1, r2
    7f1e:	2210      	movs	r2, #16
    7f20:	0028      	movs	r0, r5
    7f22:	4b0a      	ldr	r3, [pc, #40]	; (7f4c <can_get_rx_fifo_0_element+0x40>)
    7f24:	4798      	blx	r3
		return STATUS_OK;
    7f26:	2000      	movs	r0, #0
    7f28:	e00b      	b.n	7f42 <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7f2a:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7f2c:	4c08      	ldr	r4, [pc, #32]	; (7f50 <can_get_rx_fifo_0_element+0x44>)
    7f2e:	42a3      	cmp	r3, r4
    7f30:	d107      	bne.n	7f42 <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7f32:	0112      	lsls	r2, r2, #4
    7f34:	4907      	ldr	r1, [pc, #28]	; (7f54 <can_get_rx_fifo_0_element+0x48>)
    7f36:	1889      	adds	r1, r1, r2
    7f38:	2210      	movs	r2, #16
    7f3a:	0028      	movs	r0, r5
    7f3c:	4b03      	ldr	r3, [pc, #12]	; (7f4c <can_get_rx_fifo_0_element+0x40>)
    7f3e:	4798      	blx	r3
		return STATUS_OK;
    7f40:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7f42:	bd70      	pop	{r4, r5, r6, pc}
    7f44:	42001c00 	.word	0x42001c00
    7f48:	20000ae8 	.word	0x20000ae8
    7f4c:	00009a11 	.word	0x00009a11
    7f50:	42002000 	.word	0x42002000
    7f54:	20000368 	.word	0x20000368

00007f58 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    7f58:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    7f5a:	6803      	ldr	r3, [r0, #0]
    7f5c:	4817      	ldr	r0, [pc, #92]	; (7fbc <can_set_tx_buffer_element+0x64>)
    7f5e:	4283      	cmp	r3, r0
    7f60:	d113      	bne.n	7f8a <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7f62:	680b      	ldr	r3, [r1, #0]
    7f64:	4c16      	ldr	r4, [pc, #88]	; (7fc0 <can_set_tx_buffer_element+0x68>)
    7f66:	0110      	lsls	r0, r2, #4
    7f68:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7f6a:	684a      	ldr	r2, [r1, #4]
    7f6c:	1823      	adds	r3, r4, r0
    7f6e:	605a      	str	r2, [r3, #4]
    7f70:	000b      	movs	r3, r1
    7f72:	3308      	adds	r3, #8
    7f74:	3008      	adds	r0, #8
    7f76:	1822      	adds	r2, r4, r0
    7f78:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    7f7a:	7818      	ldrb	r0, [r3, #0]
    7f7c:	7010      	strb	r0, [r2, #0]
    7f7e:	3301      	adds	r3, #1
    7f80:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7f82:	428b      	cmp	r3, r1
    7f84:	d1f9      	bne.n	7f7a <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7f86:	2000      	movs	r0, #0
    7f88:	e017      	b.n	7fba <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7f8a:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7f8c:	4c0d      	ldr	r4, [pc, #52]	; (7fc4 <can_set_tx_buffer_element+0x6c>)
    7f8e:	42a3      	cmp	r3, r4
    7f90:	d113      	bne.n	7fba <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7f92:	680b      	ldr	r3, [r1, #0]
    7f94:	4c0c      	ldr	r4, [pc, #48]	; (7fc8 <can_set_tx_buffer_element+0x70>)
    7f96:	0110      	lsls	r0, r2, #4
    7f98:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7f9a:	684a      	ldr	r2, [r1, #4]
    7f9c:	1823      	adds	r3, r4, r0
    7f9e:	605a      	str	r2, [r3, #4]
    7fa0:	000b      	movs	r3, r1
    7fa2:	3308      	adds	r3, #8
    7fa4:	0002      	movs	r2, r0
    7fa6:	3208      	adds	r2, #8
    7fa8:	18a2      	adds	r2, r4, r2
    7faa:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    7fac:	7818      	ldrb	r0, [r3, #0]
    7fae:	7010      	strb	r0, [r2, #0]
    7fb0:	3301      	adds	r3, #1
    7fb2:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7fb4:	428b      	cmp	r3, r1
    7fb6:	d1f9      	bne.n	7fac <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7fb8:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7fba:	bd10      	pop	{r4, pc}
    7fbc:	42001c00 	.word	0x42001c00
    7fc0:	200007e8 	.word	0x200007e8
    7fc4:	42002000 	.word	0x42002000
    7fc8:	20000768 	.word	0x20000768

00007fcc <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7fcc:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    7fce:	2a00      	cmp	r2, #0
    7fd0:	d10d      	bne.n	7fee <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    7fd2:	008b      	lsls	r3, r1, #2
    7fd4:	4a07      	ldr	r2, [pc, #28]	; (7ff4 <extint_register_callback+0x28>)
    7fd6:	589b      	ldr	r3, [r3, r2]
    7fd8:	2b00      	cmp	r3, #0
    7fda:	d103      	bne.n	7fe4 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    7fdc:	0089      	lsls	r1, r1, #2
    7fde:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    7fe0:	2300      	movs	r3, #0
    7fe2:	e004      	b.n	7fee <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    7fe4:	4283      	cmp	r3, r0
    7fe6:	d001      	beq.n	7fec <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    7fe8:	231d      	movs	r3, #29
    7fea:	e000      	b.n	7fee <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    7fec:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    7fee:	0018      	movs	r0, r3
    7ff0:	4770      	bx	lr
    7ff2:	46c0      	nop			; (mov r8, r8)
    7ff4:	20000dc4 	.word	0x20000dc4

00007ff8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7ff8:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    7ffa:	2900      	cmp	r1, #0
    7ffc:	d107      	bne.n	800e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7ffe:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    8000:	281f      	cmp	r0, #31
    8002:	d800      	bhi.n	8006 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8004:	4a03      	ldr	r2, [pc, #12]	; (8014 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    8006:	2301      	movs	r3, #1
    8008:	4083      	lsls	r3, r0
    800a:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    800c:	2300      	movs	r3, #0
}
    800e:	0018      	movs	r0, r3
    8010:	4770      	bx	lr
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	40002800 	.word	0x40002800

00008018 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    8018:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    801a:	2200      	movs	r2, #0
    801c:	4b15      	ldr	r3, [pc, #84]	; (8074 <EIC_Handler+0x5c>)
    801e:	701a      	strb	r2, [r3, #0]
    8020:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    8022:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8024:	4e14      	ldr	r6, [pc, #80]	; (8078 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8026:	4c13      	ldr	r4, [pc, #76]	; (8074 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    8028:	2b1f      	cmp	r3, #31
    802a:	d919      	bls.n	8060 <EIC_Handler+0x48>
    802c:	e00f      	b.n	804e <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    802e:	2100      	movs	r1, #0
    8030:	e000      	b.n	8034 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8032:	4912      	ldr	r1, [pc, #72]	; (807c <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    8034:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8036:	009b      	lsls	r3, r3, #2
    8038:	599b      	ldr	r3, [r3, r6]
    803a:	2b00      	cmp	r3, #0
    803c:	d000      	beq.n	8040 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    803e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8040:	7823      	ldrb	r3, [r4, #0]
    8042:	3301      	adds	r3, #1
    8044:	b2db      	uxtb	r3, r3
    8046:	7023      	strb	r3, [r4, #0]
    8048:	2b0f      	cmp	r3, #15
    804a:	d9ed      	bls.n	8028 <EIC_Handler+0x10>
    804c:	e011      	b.n	8072 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    804e:	0029      	movs	r1, r5
    8050:	4019      	ands	r1, r3
    8052:	2201      	movs	r2, #1
    8054:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    8056:	2100      	movs	r1, #0
    8058:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    805a:	4211      	tst	r1, r2
    805c:	d1e7      	bne.n	802e <EIC_Handler+0x16>
    805e:	e7ef      	b.n	8040 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    8060:	0029      	movs	r1, r5
    8062:	4019      	ands	r1, r3
    8064:	2201      	movs	r2, #1
    8066:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    8068:	4904      	ldr	r1, [pc, #16]	; (807c <EIC_Handler+0x64>)
    806a:	6949      	ldr	r1, [r1, #20]
    806c:	4211      	tst	r1, r2
    806e:	d1e0      	bne.n	8032 <EIC_Handler+0x1a>
    8070:	e7e6      	b.n	8040 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    8072:	bd70      	pop	{r4, r5, r6, pc}
    8074:	20000dc1 	.word	0x20000dc1
    8078:	20000dc4 	.word	0x20000dc4
    807c:	40002800 	.word	0x40002800

00008080 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    8080:	4a06      	ldr	r2, [pc, #24]	; (809c <_extint_enable+0x1c>)
    8082:	7811      	ldrb	r1, [r2, #0]
    8084:	2302      	movs	r3, #2
    8086:	430b      	orrs	r3, r1
    8088:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    808a:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    808c:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    808e:	6853      	ldr	r3, [r2, #4]
    8090:	4219      	tst	r1, r3
    8092:	d1fc      	bne.n	808e <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    8094:	6853      	ldr	r3, [r2, #4]
    8096:	4218      	tst	r0, r3
    8098:	d1f9      	bne.n	808e <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    809a:	4770      	bx	lr
    809c:	40002800 	.word	0x40002800

000080a0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    80a0:	4a06      	ldr	r2, [pc, #24]	; (80bc <_extint_disable+0x1c>)
    80a2:	7813      	ldrb	r3, [r2, #0]
    80a4:	2102      	movs	r1, #2
    80a6:	438b      	bics	r3, r1
    80a8:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    80aa:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    80ac:	6853      	ldr	r3, [r2, #4]
    80ae:	4219      	tst	r1, r3
    80b0:	d1fc      	bne.n	80ac <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    80b2:	6853      	ldr	r3, [r2, #4]
    80b4:	4218      	tst	r0, r3
    80b6:	d1f9      	bne.n	80ac <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    80b8:	4770      	bx	lr
    80ba:	46c0      	nop			; (mov r8, r8)
    80bc:	40002800 	.word	0x40002800

000080c0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    80c0:	b500      	push	{lr}
    80c2:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    80c4:	4a18      	ldr	r2, [pc, #96]	; (8128 <_system_extint_init+0x68>)
    80c6:	6953      	ldr	r3, [r2, #20]
    80c8:	2180      	movs	r1, #128	; 0x80
    80ca:	00c9      	lsls	r1, r1, #3
    80cc:	430b      	orrs	r3, r1
    80ce:	6153      	str	r3, [r2, #20]
    80d0:	a901      	add	r1, sp, #4
    80d2:	2300      	movs	r3, #0
    80d4:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    80d6:	2002      	movs	r0, #2
    80d8:	4b14      	ldr	r3, [pc, #80]	; (812c <_system_extint_init+0x6c>)
    80da:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    80dc:	2002      	movs	r0, #2
    80de:	4b14      	ldr	r3, [pc, #80]	; (8130 <_system_extint_init+0x70>)
    80e0:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    80e2:	4a14      	ldr	r2, [pc, #80]	; (8134 <_system_extint_init+0x74>)
    80e4:	7811      	ldrb	r1, [r2, #0]
    80e6:	2301      	movs	r3, #1
    80e8:	430b      	orrs	r3, r1
    80ea:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    80ec:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    80ee:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    80f0:	6853      	ldr	r3, [r2, #4]
    80f2:	4219      	tst	r1, r3
    80f4:	d1fc      	bne.n	80f0 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    80f6:	6853      	ldr	r3, [r2, #4]
    80f8:	4218      	tst	r0, r3
    80fa:	d009      	beq.n	8110 <_system_extint_init+0x50>
    80fc:	e7f8      	b.n	80f0 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    80fe:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    8100:	428b      	cmp	r3, r1
    8102:	d1fc      	bne.n	80fe <_system_extint_init+0x3e>
    8104:	2208      	movs	r2, #8
    8106:	4b0c      	ldr	r3, [pc, #48]	; (8138 <_system_extint_init+0x78>)
    8108:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    810a:	4b0c      	ldr	r3, [pc, #48]	; (813c <_system_extint_init+0x7c>)
    810c:	4798      	blx	r3
}
    810e:	e009      	b.n	8124 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    8110:	4a08      	ldr	r2, [pc, #32]	; (8134 <_system_extint_init+0x74>)
    8112:	7813      	ldrb	r3, [r2, #0]
    8114:	2110      	movs	r1, #16
    8116:	438b      	bics	r3, r1
    8118:	7013      	strb	r3, [r2, #0]
    811a:	4b09      	ldr	r3, [pc, #36]	; (8140 <_system_extint_init+0x80>)
    811c:	0019      	movs	r1, r3
    811e:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    8120:	2200      	movs	r2, #0
    8122:	e7ec      	b.n	80fe <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    8124:	b003      	add	sp, #12
    8126:	bd00      	pop	{pc}
    8128:	40000800 	.word	0x40000800
    812c:	000093dd 	.word	0x000093dd
    8130:	0000936d 	.word	0x0000936d
    8134:	40002800 	.word	0x40002800
    8138:	e000e100 	.word	0xe000e100
    813c:	00008081 	.word	0x00008081
    8140:	20000dc4 	.word	0x20000dc4

00008144 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    8144:	2300      	movs	r3, #0
    8146:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    8148:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    814a:	2201      	movs	r2, #1
    814c:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    814e:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    8150:	3201      	adds	r2, #1
    8152:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    8154:	7243      	strb	r3, [r0, #9]
}
    8156:	4770      	bx	lr

00008158 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    8158:	b5f0      	push	{r4, r5, r6, r7, lr}
    815a:	b083      	sub	sp, #12
    815c:	0005      	movs	r5, r0
    815e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    8160:	4b1b      	ldr	r3, [pc, #108]	; (81d0 <extint_chan_set_config+0x78>)
    8162:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8164:	a901      	add	r1, sp, #4
    8166:	2300      	movs	r3, #0
    8168:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    816a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    816c:	7923      	ldrb	r3, [r4, #4]
    816e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    8170:	7a23      	ldrb	r3, [r4, #8]
    8172:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    8174:	7820      	ldrb	r0, [r4, #0]
    8176:	4b17      	ldr	r3, [pc, #92]	; (81d4 <extint_chan_set_config+0x7c>)
    8178:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    817a:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    817c:	2d1f      	cmp	r5, #31
    817e:	d800      	bhi.n	8182 <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8180:	4815      	ldr	r0, [pc, #84]	; (81d8 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    8182:	2107      	movs	r1, #7
    8184:	4029      	ands	r1, r5
    8186:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    8188:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    818a:	7aa3      	ldrb	r3, [r4, #10]
    818c:	2b00      	cmp	r3, #0
    818e:	d001      	beq.n	8194 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    8190:	2308      	movs	r3, #8
    8192:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    8194:	08eb      	lsrs	r3, r5, #3
    8196:	009b      	lsls	r3, r3, #2
    8198:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    819a:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    819c:	270f      	movs	r7, #15
    819e:	408f      	lsls	r7, r1
    81a0:	43be      	bics	r6, r7
    81a2:	408a      	lsls	r2, r1
    81a4:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    81a6:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    81a8:	7a63      	ldrb	r3, [r4, #9]
    81aa:	2b00      	cmp	r3, #0
    81ac:	d005      	beq.n	81ba <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    81ae:	6982      	ldr	r2, [r0, #24]
    81b0:	2301      	movs	r3, #1
    81b2:	40ab      	lsls	r3, r5
    81b4:	4313      	orrs	r3, r2
    81b6:	6183      	str	r3, [r0, #24]
    81b8:	e006      	b.n	81c8 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    81ba:	6983      	ldr	r3, [r0, #24]
    81bc:	2201      	movs	r2, #1
    81be:	40aa      	lsls	r2, r5
    81c0:	041b      	lsls	r3, r3, #16
    81c2:	0c1b      	lsrs	r3, r3, #16
    81c4:	4393      	bics	r3, r2
    81c6:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    81c8:	4b04      	ldr	r3, [pc, #16]	; (81dc <extint_chan_set_config+0x84>)
    81ca:	4798      	blx	r3
}
    81cc:	b003      	add	sp, #12
    81ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81d0:	000080a1 	.word	0x000080a1
    81d4:	000094d9 	.word	0x000094d9
    81d8:	40002800 	.word	0x40002800
    81dc:	00008081 	.word	0x00008081

000081e0 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    81e0:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    81e2:	4a1f      	ldr	r2, [pc, #124]	; (8260 <nvm_set_config+0x80>)
    81e4:	6991      	ldr	r1, [r2, #24]
    81e6:	2304      	movs	r3, #4
    81e8:	430b      	orrs	r3, r1
    81ea:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    81ec:	4b1d      	ldr	r3, [pc, #116]	; (8264 <nvm_set_config+0x84>)
    81ee:	2220      	movs	r2, #32
    81f0:	32ff      	adds	r2, #255	; 0xff
    81f2:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    81f4:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    81f6:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    81f8:	07d2      	lsls	r2, r2, #31
    81fa:	d52e      	bpl.n	825a <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    81fc:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    81fe:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    8200:	2b00      	cmp	r3, #0
    8202:	d000      	beq.n	8206 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    8204:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    8206:	7803      	ldrb	r3, [r0, #0]
    8208:	021b      	lsls	r3, r3, #8
    820a:	22c0      	movs	r2, #192	; 0xc0
    820c:	0092      	lsls	r2, r2, #2
    820e:	4013      	ands	r3, r2
    8210:	7842      	ldrb	r2, [r0, #1]
    8212:	01d2      	lsls	r2, r2, #7
    8214:	21ff      	movs	r1, #255	; 0xff
    8216:	400a      	ands	r2, r1
    8218:	4313      	orrs	r3, r2
    821a:	0019      	movs	r1, r3
    821c:	7882      	ldrb	r2, [r0, #2]
    821e:	0052      	lsls	r2, r2, #1
    8220:	231e      	movs	r3, #30
    8222:	401a      	ands	r2, r3
    8224:	000b      	movs	r3, r1
    8226:	4313      	orrs	r3, r2
    8228:	7942      	ldrb	r2, [r0, #5]
    822a:	0412      	lsls	r2, r2, #16
    822c:	21c0      	movs	r1, #192	; 0xc0
    822e:	0289      	lsls	r1, r1, #10
    8230:	400a      	ands	r2, r1
    8232:	4313      	orrs	r3, r2
    8234:	04a4      	lsls	r4, r4, #18
    8236:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    8238:	4a0a      	ldr	r2, [pc, #40]	; (8264 <nvm_set_config+0x84>)
    823a:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    823c:	6893      	ldr	r3, [r2, #8]
    823e:	035b      	lsls	r3, r3, #13
    8240:	0f5b      	lsrs	r3, r3, #29
    8242:	4909      	ldr	r1, [pc, #36]	; (8268 <nvm_set_config+0x88>)
    8244:	2408      	movs	r4, #8
    8246:	409c      	lsls	r4, r3
    8248:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    824a:	6893      	ldr	r3, [r2, #8]
    824c:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    824e:	7843      	ldrb	r3, [r0, #1]
    8250:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    8252:	8b13      	ldrh	r3, [r2, #24]
    8254:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    8256:	0fdb      	lsrs	r3, r3, #31
    8258:	011b      	lsls	r3, r3, #4
}
    825a:	0018      	movs	r0, r3
    825c:	bd10      	pop	{r4, pc}
    825e:	46c0      	nop			; (mov r8, r8)
    8260:	40000800 	.word	0x40000800
    8264:	41004000 	.word	0x41004000
    8268:	20000ce8 	.word	0x20000ce8

0000826c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    826c:	b530      	push	{r4, r5, lr}
    826e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    8270:	4a26      	ldr	r2, [pc, #152]	; (830c <nvm_execute_command+0xa0>)
    8272:	8810      	ldrh	r0, [r2, #0]
    8274:	8853      	ldrh	r3, [r2, #2]
    8276:	4343      	muls	r3, r0
    8278:	428b      	cmp	r3, r1
    827a:	d20b      	bcs.n	8294 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    827c:	2280      	movs	r2, #128	; 0x80
    827e:	0192      	lsls	r2, r2, #6
    8280:	4b23      	ldr	r3, [pc, #140]	; (8310 <nvm_execute_command+0xa4>)
    8282:	18cb      	adds	r3, r1, r3
    8284:	4293      	cmp	r3, r2
    8286:	d905      	bls.n	8294 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8288:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    828a:	4a22      	ldr	r2, [pc, #136]	; (8314 <nvm_execute_command+0xa8>)
    828c:	4b22      	ldr	r3, [pc, #136]	; (8318 <nvm_execute_command+0xac>)
    828e:	18cb      	adds	r3, r1, r3
    8290:	4293      	cmp	r3, r2
    8292:	d839      	bhi.n	8308 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    8294:	4a21      	ldr	r2, [pc, #132]	; (831c <nvm_execute_command+0xb0>)
    8296:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    8298:	4b21      	ldr	r3, [pc, #132]	; (8320 <nvm_execute_command+0xb4>)
    829a:	402b      	ands	r3, r5
    829c:	2080      	movs	r0, #128	; 0x80
    829e:	02c0      	lsls	r0, r0, #11
    82a0:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    82a2:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    82a4:	2320      	movs	r3, #32
    82a6:	33ff      	adds	r3, #255	; 0xff
    82a8:	8313      	strh	r3, [r2, #24]
    82aa:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    82ac:	07db      	lsls	r3, r3, #31
    82ae:	d402      	bmi.n	82b6 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    82b0:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    82b2:	2005      	movs	r0, #5
    82b4:	e028      	b.n	8308 <nvm_execute_command+0x9c>
	}

	switch (command) {
    82b6:	2c45      	cmp	r4, #69	; 0x45
    82b8:	d815      	bhi.n	82e6 <nvm_execute_command+0x7a>
    82ba:	00a3      	lsls	r3, r4, #2
    82bc:	4a19      	ldr	r2, [pc, #100]	; (8324 <nvm_execute_command+0xb8>)
    82be:	58d3      	ldr	r3, [r2, r3]
    82c0:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    82c2:	4b16      	ldr	r3, [pc, #88]	; (831c <nvm_execute_command+0xb0>)
    82c4:	8b1b      	ldrh	r3, [r3, #24]
    82c6:	05db      	lsls	r3, r3, #23
    82c8:	d503      	bpl.n	82d2 <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    82ca:	4b14      	ldr	r3, [pc, #80]	; (831c <nvm_execute_command+0xb0>)
    82cc:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    82ce:	2010      	movs	r0, #16
    82d0:	e01a      	b.n	8308 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    82d2:	0889      	lsrs	r1, r1, #2
    82d4:	0049      	lsls	r1, r1, #1
    82d6:	4b11      	ldr	r3, [pc, #68]	; (831c <nvm_execute_command+0xb0>)
    82d8:	61d9      	str	r1, [r3, #28]
			break;
    82da:	e008      	b.n	82ee <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    82dc:	0889      	lsrs	r1, r1, #2
    82de:	0049      	lsls	r1, r1, #1
    82e0:	4b0e      	ldr	r3, [pc, #56]	; (831c <nvm_execute_command+0xb0>)
    82e2:	61d9      	str	r1, [r3, #28]
			break;
    82e4:	e003      	b.n	82ee <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    82e6:	4b0d      	ldr	r3, [pc, #52]	; (831c <nvm_execute_command+0xb0>)
    82e8:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    82ea:	2017      	movs	r0, #23
    82ec:	e00c      	b.n	8308 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    82ee:	20a5      	movs	r0, #165	; 0xa5
    82f0:	0200      	lsls	r0, r0, #8
    82f2:	4304      	orrs	r4, r0
    82f4:	4b09      	ldr	r3, [pc, #36]	; (831c <nvm_execute_command+0xb0>)
    82f6:	801c      	strh	r4, [r3, #0]
    82f8:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    82fa:	2201      	movs	r2, #1
    82fc:	7d0b      	ldrb	r3, [r1, #20]
    82fe:	4213      	tst	r3, r2
    8300:	d0fc      	beq.n	82fc <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    8302:	4b06      	ldr	r3, [pc, #24]	; (831c <nvm_execute_command+0xb0>)
    8304:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    8306:	2000      	movs	r0, #0
}
    8308:	bd30      	pop	{r4, r5, pc}
    830a:	46c0      	nop			; (mov r8, r8)
    830c:	20000ce8 	.word	0x20000ce8
    8310:	ff7fc000 	.word	0xff7fc000
    8314:	00001fff 	.word	0x00001fff
    8318:	ffc00000 	.word	0xffc00000
    831c:	41004000 	.word	0x41004000
    8320:	fff3ffff 	.word	0xfff3ffff
    8324:	00009f14 	.word	0x00009f14

00008328 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    8328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    832a:	4b2b      	ldr	r3, [pc, #172]	; (83d8 <nvm_write_buffer+0xb0>)
    832c:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    832e:	885b      	ldrh	r3, [r3, #2]
    8330:	4363      	muls	r3, r4
    8332:	4283      	cmp	r3, r0
    8334:	d207      	bcs.n	8346 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8336:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8338:	4e28      	ldr	r6, [pc, #160]	; (83dc <nvm_write_buffer+0xb4>)
    833a:	4d29      	ldr	r5, [pc, #164]	; (83e0 <nvm_write_buffer+0xb8>)
    833c:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    833e:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8340:	42b5      	cmp	r5, r6
    8342:	d901      	bls.n	8348 <nvm_write_buffer+0x20>
    8344:	e046      	b.n	83d4 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    8346:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    8348:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    834a:	4294      	cmp	r4, r2
    834c:	d342      	bcc.n	83d4 <nvm_write_buffer+0xac>
    834e:	4b25      	ldr	r3, [pc, #148]	; (83e4 <nvm_write_buffer+0xbc>)
    8350:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8352:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8354:	07e4      	lsls	r4, r4, #31
    8356:	d53d      	bpl.n	83d4 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    8358:	4c23      	ldr	r4, [pc, #140]	; (83e8 <nvm_write_buffer+0xc0>)
    835a:	4b22      	ldr	r3, [pc, #136]	; (83e4 <nvm_write_buffer+0xbc>)
    835c:	801c      	strh	r4, [r3, #0]
    835e:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    8360:	2401      	movs	r4, #1
    8362:	7d2b      	ldrb	r3, [r5, #20]
    8364:	4223      	tst	r3, r4
    8366:	d0fc      	beq.n	8362 <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8368:	2420      	movs	r4, #32
    836a:	34ff      	adds	r4, #255	; 0xff
    836c:	4b1d      	ldr	r3, [pc, #116]	; (83e4 <nvm_write_buffer+0xbc>)
    836e:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    8370:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8372:	2a00      	cmp	r2, #0
    8374:	d029      	beq.n	83ca <nvm_write_buffer+0xa2>
    8376:	0076      	lsls	r6, r6, #1
    8378:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    837a:	1e54      	subs	r4, r2, #1
    837c:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    837e:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8380:	4563      	cmp	r3, ip
    8382:	db01      	blt.n	8388 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    8384:	b2ac      	uxth	r4, r5
    8386:	e003      	b.n	8390 <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    8388:	18cc      	adds	r4, r1, r3
    838a:	7864      	ldrb	r4, [r4, #1]
    838c:	0224      	lsls	r4, r4, #8
    838e:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    8390:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8392:	3302      	adds	r3, #2
    8394:	b29b      	uxth	r3, r3
    8396:	3602      	adds	r6, #2
    8398:	429a      	cmp	r2, r3
    839a:	d8f0      	bhi.n	837e <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    839c:	4b0e      	ldr	r3, [pc, #56]	; (83d8 <nvm_write_buffer+0xb0>)
    839e:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    83a0:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    83a2:	2900      	cmp	r1, #0
    83a4:	d116      	bne.n	83d4 <nvm_write_buffer+0xac>
    83a6:	2a3f      	cmp	r2, #63	; 0x3f
    83a8:	d814      	bhi.n	83d4 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    83aa:	2f00      	cmp	r7, #0
    83ac:	d006      	beq.n	83bc <nvm_write_buffer+0x94>
    83ae:	2200      	movs	r2, #0
    83b0:	0001      	movs	r1, r0
    83b2:	201c      	movs	r0, #28
    83b4:	4b0d      	ldr	r3, [pc, #52]	; (83ec <nvm_write_buffer+0xc4>)
    83b6:	4798      	blx	r3
    83b8:	0003      	movs	r3, r0
    83ba:	e00b      	b.n	83d4 <nvm_write_buffer+0xac>
    83bc:	2200      	movs	r2, #0
    83be:	0001      	movs	r1, r0
    83c0:	2004      	movs	r0, #4
    83c2:	4b0a      	ldr	r3, [pc, #40]	; (83ec <nvm_write_buffer+0xc4>)
    83c4:	4798      	blx	r3
    83c6:	0003      	movs	r3, r0
    83c8:	e004      	b.n	83d4 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    83ca:	4b03      	ldr	r3, [pc, #12]	; (83d8 <nvm_write_buffer+0xb0>)
    83cc:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    83ce:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    83d0:	2a00      	cmp	r2, #0
    83d2:	d0ea      	beq.n	83aa <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    83d4:	0018      	movs	r0, r3
    83d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    83d8:	20000ce8 	.word	0x20000ce8
    83dc:	00001fff 	.word	0x00001fff
    83e0:	ffc00000 	.word	0xffc00000
    83e4:	41004000 	.word	0x41004000
    83e8:	ffffa544 	.word	0xffffa544
    83ec:	0000826d 	.word	0x0000826d

000083f0 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    83f0:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    83f2:	4b19      	ldr	r3, [pc, #100]	; (8458 <nvm_read_buffer+0x68>)
    83f4:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    83f6:	885b      	ldrh	r3, [r3, #2]
    83f8:	4363      	muls	r3, r4
    83fa:	4283      	cmp	r3, r0
    83fc:	d205      	bcs.n	840a <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    83fe:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8400:	4e16      	ldr	r6, [pc, #88]	; (845c <nvm_read_buffer+0x6c>)
    8402:	4d17      	ldr	r5, [pc, #92]	; (8460 <nvm_read_buffer+0x70>)
    8404:	1945      	adds	r5, r0, r5
    8406:	42b5      	cmp	r5, r6
    8408:	d823      	bhi.n	8452 <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    840a:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    840c:	4294      	cmp	r4, r2
    840e:	d320      	bcc.n	8452 <nvm_read_buffer+0x62>
    8410:	4b14      	ldr	r3, [pc, #80]	; (8464 <nvm_read_buffer+0x74>)
    8412:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8414:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8416:	07e4      	lsls	r4, r4, #31
    8418:	d51b      	bpl.n	8452 <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    841a:	2420      	movs	r4, #32
    841c:	34ff      	adds	r4, #255	; 0xff
    841e:	4b11      	ldr	r3, [pc, #68]	; (8464 <nvm_read_buffer+0x74>)
    8420:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    8422:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8424:	2a00      	cmp	r2, #0
    8426:	d013      	beq.n	8450 <nvm_read_buffer+0x60>
    8428:	0040      	lsls	r0, r0, #1
    842a:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    842c:	1e56      	subs	r6, r2, #1
    842e:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    8430:	881c      	ldrh	r4, [r3, #0]
    8432:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    8434:	042b      	lsls	r3, r5, #16
    8436:	0c1b      	lsrs	r3, r3, #16
    8438:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    843a:	42b3      	cmp	r3, r6
    843c:	da02      	bge.n	8444 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    843e:	18cb      	adds	r3, r1, r3
    8440:	0a24      	lsrs	r4, r4, #8
    8442:	705c      	strb	r4, [r3, #1]
    8444:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8446:	b2ab      	uxth	r3, r5
    8448:	429a      	cmp	r2, r3
    844a:	d8f0      	bhi.n	842e <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    844c:	2300      	movs	r3, #0
    844e:	e000      	b.n	8452 <nvm_read_buffer+0x62>
    8450:	2300      	movs	r3, #0
}
    8452:	0018      	movs	r0, r3
    8454:	bd70      	pop	{r4, r5, r6, pc}
    8456:	46c0      	nop			; (mov r8, r8)
    8458:	20000ce8 	.word	0x20000ce8
    845c:	00001fff 	.word	0x00001fff
    8460:	ffc00000 	.word	0xffc00000
    8464:	41004000 	.word	0x41004000

00008468 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    8468:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    846a:	4a1a      	ldr	r2, [pc, #104]	; (84d4 <nvm_erase_row+0x6c>)
    846c:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    846e:	8852      	ldrh	r2, [r2, #2]
    8470:	435a      	muls	r2, r3
    8472:	4282      	cmp	r2, r0
    8474:	d207      	bcs.n	8486 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8476:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8478:	4c17      	ldr	r4, [pc, #92]	; (84d8 <nvm_erase_row+0x70>)
    847a:	4918      	ldr	r1, [pc, #96]	; (84dc <nvm_erase_row+0x74>)
    847c:	1841      	adds	r1, r0, r1
    847e:	42a1      	cmp	r1, r4
    8480:	d826      	bhi.n	84d0 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    8482:	2101      	movs	r1, #1
    8484:	e000      	b.n	8488 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    8486:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    8488:	009b      	lsls	r3, r3, #2
    848a:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    848c:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    848e:	4218      	tst	r0, r3
    8490:	d11e      	bne.n	84d0 <nvm_erase_row+0x68>
    8492:	4b13      	ldr	r3, [pc, #76]	; (84e0 <nvm_erase_row+0x78>)
    8494:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8496:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8498:	07db      	lsls	r3, r3, #31
    849a:	d519      	bpl.n	84d0 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    849c:	4b10      	ldr	r3, [pc, #64]	; (84e0 <nvm_erase_row+0x78>)
    849e:	2220      	movs	r2, #32
    84a0:	32ff      	adds	r2, #255	; 0xff
    84a2:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    84a4:	0880      	lsrs	r0, r0, #2
    84a6:	0040      	lsls	r0, r0, #1
    84a8:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    84aa:	2900      	cmp	r1, #0
    84ac:	d101      	bne.n	84b2 <nvm_erase_row+0x4a>
    84ae:	4a0d      	ldr	r2, [pc, #52]	; (84e4 <nvm_erase_row+0x7c>)
    84b0:	e000      	b.n	84b4 <nvm_erase_row+0x4c>
    84b2:	4a0d      	ldr	r2, [pc, #52]	; (84e8 <nvm_erase_row+0x80>)
    84b4:	4b0a      	ldr	r3, [pc, #40]	; (84e0 <nvm_erase_row+0x78>)
    84b6:	801a      	strh	r2, [r3, #0]
    84b8:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    84ba:	2201      	movs	r2, #1
    84bc:	7d0b      	ldrb	r3, [r1, #20]
    84be:	4213      	tst	r3, r2
    84c0:	d0fc      	beq.n	84bc <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    84c2:	4b07      	ldr	r3, [pc, #28]	; (84e0 <nvm_erase_row+0x78>)
    84c4:	8b1a      	ldrh	r2, [r3, #24]
    84c6:	231c      	movs	r3, #28
    84c8:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    84ca:	1e50      	subs	r0, r2, #1
    84cc:	4182      	sbcs	r2, r0
    84ce:	0092      	lsls	r2, r2, #2
}
    84d0:	0010      	movs	r0, r2
    84d2:	bd10      	pop	{r4, pc}
    84d4:	20000ce8 	.word	0x20000ce8
    84d8:	00001fff 	.word	0x00001fff
    84dc:	ffc00000 	.word	0xffc00000
    84e0:	41004000 	.word	0x41004000
    84e4:	0000a502 	.word	0x0000a502
    84e8:	0000a51a 	.word	0x0000a51a

000084ec <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    84ec:	b500      	push	{lr}
    84ee:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    84f0:	ab01      	add	r3, sp, #4
    84f2:	2280      	movs	r2, #128	; 0x80
    84f4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    84f6:	780a      	ldrb	r2, [r1, #0]
    84f8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    84fa:	784a      	ldrb	r2, [r1, #1]
    84fc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    84fe:	788a      	ldrb	r2, [r1, #2]
    8500:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    8502:	0019      	movs	r1, r3
    8504:	4b01      	ldr	r3, [pc, #4]	; (850c <port_pin_set_config+0x20>)
    8506:	4798      	blx	r3
}
    8508:	b003      	add	sp, #12
    850a:	bd00      	pop	{pc}
    850c:	000094d9 	.word	0x000094d9

00008510 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    8510:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8512:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8514:	2340      	movs	r3, #64	; 0x40
    8516:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8518:	4281      	cmp	r1, r0
    851a:	d201      	bcs.n	8520 <_sercom_get_sync_baud_val+0x10>
    851c:	e00a      	b.n	8534 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    851e:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    8520:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    8522:	1c63      	adds	r3, r4, #1
    8524:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    8526:	4288      	cmp	r0, r1
    8528:	d9f9      	bls.n	851e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    852a:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    852c:	2cff      	cmp	r4, #255	; 0xff
    852e:	d801      	bhi.n	8534 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    8530:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    8532:	2300      	movs	r3, #0
	}
}
    8534:	0018      	movs	r0, r3
    8536:	bd10      	pop	{r4, pc}

00008538 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    8538:	b510      	push	{r4, lr}
    853a:	b082      	sub	sp, #8
    853c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    853e:	4b0e      	ldr	r3, [pc, #56]	; (8578 <sercom_set_gclk_generator+0x40>)
    8540:	781b      	ldrb	r3, [r3, #0]
    8542:	2b00      	cmp	r3, #0
    8544:	d001      	beq.n	854a <sercom_set_gclk_generator+0x12>
    8546:	2900      	cmp	r1, #0
    8548:	d00d      	beq.n	8566 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    854a:	a901      	add	r1, sp, #4
    854c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    854e:	2012      	movs	r0, #18
    8550:	4b0a      	ldr	r3, [pc, #40]	; (857c <sercom_set_gclk_generator+0x44>)
    8552:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    8554:	2012      	movs	r0, #18
    8556:	4b0a      	ldr	r3, [pc, #40]	; (8580 <sercom_set_gclk_generator+0x48>)
    8558:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    855a:	4b07      	ldr	r3, [pc, #28]	; (8578 <sercom_set_gclk_generator+0x40>)
    855c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    855e:	2201      	movs	r2, #1
    8560:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    8562:	2000      	movs	r0, #0
    8564:	e006      	b.n	8574 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    8566:	4b04      	ldr	r3, [pc, #16]	; (8578 <sercom_set_gclk_generator+0x40>)
    8568:	785b      	ldrb	r3, [r3, #1]
    856a:	4283      	cmp	r3, r0
    856c:	d001      	beq.n	8572 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    856e:	201d      	movs	r0, #29
    8570:	e000      	b.n	8574 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    8572:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    8574:	b002      	add	sp, #8
    8576:	bd10      	pop	{r4, pc}
    8578:	20000cf0 	.word	0x20000cf0
    857c:	000093dd 	.word	0x000093dd
    8580:	0000936d 	.word	0x0000936d

00008584 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    8584:	4b44      	ldr	r3, [pc, #272]	; (8698 <_sercom_get_default_pad+0x114>)
    8586:	4298      	cmp	r0, r3
    8588:	d033      	beq.n	85f2 <_sercom_get_default_pad+0x6e>
    858a:	d806      	bhi.n	859a <_sercom_get_default_pad+0x16>
    858c:	4b43      	ldr	r3, [pc, #268]	; (869c <_sercom_get_default_pad+0x118>)
    858e:	4298      	cmp	r0, r3
    8590:	d00d      	beq.n	85ae <_sercom_get_default_pad+0x2a>
    8592:	4b43      	ldr	r3, [pc, #268]	; (86a0 <_sercom_get_default_pad+0x11c>)
    8594:	4298      	cmp	r0, r3
    8596:	d01b      	beq.n	85d0 <_sercom_get_default_pad+0x4c>
    8598:	e06f      	b.n	867a <_sercom_get_default_pad+0xf6>
    859a:	4b42      	ldr	r3, [pc, #264]	; (86a4 <_sercom_get_default_pad+0x120>)
    859c:	4298      	cmp	r0, r3
    859e:	d04a      	beq.n	8636 <_sercom_get_default_pad+0xb2>
    85a0:	4b41      	ldr	r3, [pc, #260]	; (86a8 <_sercom_get_default_pad+0x124>)
    85a2:	4298      	cmp	r0, r3
    85a4:	d058      	beq.n	8658 <_sercom_get_default_pad+0xd4>
    85a6:	4b41      	ldr	r3, [pc, #260]	; (86ac <_sercom_get_default_pad+0x128>)
    85a8:	4298      	cmp	r0, r3
    85aa:	d166      	bne.n	867a <_sercom_get_default_pad+0xf6>
    85ac:	e032      	b.n	8614 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    85ae:	2901      	cmp	r1, #1
    85b0:	d006      	beq.n	85c0 <_sercom_get_default_pad+0x3c>
    85b2:	2900      	cmp	r1, #0
    85b4:	d063      	beq.n	867e <_sercom_get_default_pad+0xfa>
    85b6:	2902      	cmp	r1, #2
    85b8:	d006      	beq.n	85c8 <_sercom_get_default_pad+0x44>
    85ba:	2903      	cmp	r1, #3
    85bc:	d006      	beq.n	85cc <_sercom_get_default_pad+0x48>
    85be:	e001      	b.n	85c4 <_sercom_get_default_pad+0x40>
    85c0:	483b      	ldr	r0, [pc, #236]	; (86b0 <_sercom_get_default_pad+0x12c>)
    85c2:	e067      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    85c4:	2000      	movs	r0, #0
    85c6:	e065      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    85c8:	483a      	ldr	r0, [pc, #232]	; (86b4 <_sercom_get_default_pad+0x130>)
    85ca:	e063      	b.n	8694 <_sercom_get_default_pad+0x110>
    85cc:	483a      	ldr	r0, [pc, #232]	; (86b8 <_sercom_get_default_pad+0x134>)
    85ce:	e061      	b.n	8694 <_sercom_get_default_pad+0x110>
    85d0:	2901      	cmp	r1, #1
    85d2:	d006      	beq.n	85e2 <_sercom_get_default_pad+0x5e>
    85d4:	2900      	cmp	r1, #0
    85d6:	d054      	beq.n	8682 <_sercom_get_default_pad+0xfe>
    85d8:	2902      	cmp	r1, #2
    85da:	d006      	beq.n	85ea <_sercom_get_default_pad+0x66>
    85dc:	2903      	cmp	r1, #3
    85de:	d006      	beq.n	85ee <_sercom_get_default_pad+0x6a>
    85e0:	e001      	b.n	85e6 <_sercom_get_default_pad+0x62>
    85e2:	4836      	ldr	r0, [pc, #216]	; (86bc <_sercom_get_default_pad+0x138>)
    85e4:	e056      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    85e6:	2000      	movs	r0, #0
    85e8:	e054      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    85ea:	4835      	ldr	r0, [pc, #212]	; (86c0 <_sercom_get_default_pad+0x13c>)
    85ec:	e052      	b.n	8694 <_sercom_get_default_pad+0x110>
    85ee:	4835      	ldr	r0, [pc, #212]	; (86c4 <_sercom_get_default_pad+0x140>)
    85f0:	e050      	b.n	8694 <_sercom_get_default_pad+0x110>
    85f2:	2901      	cmp	r1, #1
    85f4:	d006      	beq.n	8604 <_sercom_get_default_pad+0x80>
    85f6:	2900      	cmp	r1, #0
    85f8:	d045      	beq.n	8686 <_sercom_get_default_pad+0x102>
    85fa:	2902      	cmp	r1, #2
    85fc:	d006      	beq.n	860c <_sercom_get_default_pad+0x88>
    85fe:	2903      	cmp	r1, #3
    8600:	d006      	beq.n	8610 <_sercom_get_default_pad+0x8c>
    8602:	e001      	b.n	8608 <_sercom_get_default_pad+0x84>
    8604:	4830      	ldr	r0, [pc, #192]	; (86c8 <_sercom_get_default_pad+0x144>)
    8606:	e045      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8608:	2000      	movs	r0, #0
    860a:	e043      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    860c:	482f      	ldr	r0, [pc, #188]	; (86cc <_sercom_get_default_pad+0x148>)
    860e:	e041      	b.n	8694 <_sercom_get_default_pad+0x110>
    8610:	482f      	ldr	r0, [pc, #188]	; (86d0 <_sercom_get_default_pad+0x14c>)
    8612:	e03f      	b.n	8694 <_sercom_get_default_pad+0x110>
    8614:	2901      	cmp	r1, #1
    8616:	d006      	beq.n	8626 <_sercom_get_default_pad+0xa2>
    8618:	2900      	cmp	r1, #0
    861a:	d036      	beq.n	868a <_sercom_get_default_pad+0x106>
    861c:	2902      	cmp	r1, #2
    861e:	d006      	beq.n	862e <_sercom_get_default_pad+0xaa>
    8620:	2903      	cmp	r1, #3
    8622:	d006      	beq.n	8632 <_sercom_get_default_pad+0xae>
    8624:	e001      	b.n	862a <_sercom_get_default_pad+0xa6>
    8626:	482b      	ldr	r0, [pc, #172]	; (86d4 <_sercom_get_default_pad+0x150>)
    8628:	e034      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    862a:	2000      	movs	r0, #0
    862c:	e032      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    862e:	482a      	ldr	r0, [pc, #168]	; (86d8 <_sercom_get_default_pad+0x154>)
    8630:	e030      	b.n	8694 <_sercom_get_default_pad+0x110>
    8632:	482a      	ldr	r0, [pc, #168]	; (86dc <_sercom_get_default_pad+0x158>)
    8634:	e02e      	b.n	8694 <_sercom_get_default_pad+0x110>
    8636:	2901      	cmp	r1, #1
    8638:	d006      	beq.n	8648 <_sercom_get_default_pad+0xc4>
    863a:	2900      	cmp	r1, #0
    863c:	d027      	beq.n	868e <_sercom_get_default_pad+0x10a>
    863e:	2902      	cmp	r1, #2
    8640:	d006      	beq.n	8650 <_sercom_get_default_pad+0xcc>
    8642:	2903      	cmp	r1, #3
    8644:	d006      	beq.n	8654 <_sercom_get_default_pad+0xd0>
    8646:	e001      	b.n	864c <_sercom_get_default_pad+0xc8>
    8648:	4825      	ldr	r0, [pc, #148]	; (86e0 <_sercom_get_default_pad+0x15c>)
    864a:	e023      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    864c:	2000      	movs	r0, #0
    864e:	e021      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8650:	4824      	ldr	r0, [pc, #144]	; (86e4 <_sercom_get_default_pad+0x160>)
    8652:	e01f      	b.n	8694 <_sercom_get_default_pad+0x110>
    8654:	4824      	ldr	r0, [pc, #144]	; (86e8 <_sercom_get_default_pad+0x164>)
    8656:	e01d      	b.n	8694 <_sercom_get_default_pad+0x110>
    8658:	2901      	cmp	r1, #1
    865a:	d006      	beq.n	866a <_sercom_get_default_pad+0xe6>
    865c:	2900      	cmp	r1, #0
    865e:	d018      	beq.n	8692 <_sercom_get_default_pad+0x10e>
    8660:	2902      	cmp	r1, #2
    8662:	d006      	beq.n	8672 <_sercom_get_default_pad+0xee>
    8664:	2903      	cmp	r1, #3
    8666:	d006      	beq.n	8676 <_sercom_get_default_pad+0xf2>
    8668:	e001      	b.n	866e <_sercom_get_default_pad+0xea>
    866a:	4820      	ldr	r0, [pc, #128]	; (86ec <_sercom_get_default_pad+0x168>)
    866c:	e012      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    866e:	2000      	movs	r0, #0
    8670:	e010      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8672:	481f      	ldr	r0, [pc, #124]	; (86f0 <_sercom_get_default_pad+0x16c>)
    8674:	e00e      	b.n	8694 <_sercom_get_default_pad+0x110>
    8676:	481f      	ldr	r0, [pc, #124]	; (86f4 <_sercom_get_default_pad+0x170>)
    8678:	e00c      	b.n	8694 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    867a:	2000      	movs	r0, #0
    867c:	e00a      	b.n	8694 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    867e:	481e      	ldr	r0, [pc, #120]	; (86f8 <_sercom_get_default_pad+0x174>)
    8680:	e008      	b.n	8694 <_sercom_get_default_pad+0x110>
    8682:	481e      	ldr	r0, [pc, #120]	; (86fc <_sercom_get_default_pad+0x178>)
    8684:	e006      	b.n	8694 <_sercom_get_default_pad+0x110>
    8686:	481e      	ldr	r0, [pc, #120]	; (8700 <_sercom_get_default_pad+0x17c>)
    8688:	e004      	b.n	8694 <_sercom_get_default_pad+0x110>
    868a:	481e      	ldr	r0, [pc, #120]	; (8704 <_sercom_get_default_pad+0x180>)
    868c:	e002      	b.n	8694 <_sercom_get_default_pad+0x110>
    868e:	481e      	ldr	r0, [pc, #120]	; (8708 <_sercom_get_default_pad+0x184>)
    8690:	e000      	b.n	8694 <_sercom_get_default_pad+0x110>
    8692:	481e      	ldr	r0, [pc, #120]	; (870c <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    8694:	4770      	bx	lr
    8696:	46c0      	nop			; (mov r8, r8)
    8698:	42000c00 	.word	0x42000c00
    869c:	42000400 	.word	0x42000400
    86a0:	42000800 	.word	0x42000800
    86a4:	42001400 	.word	0x42001400
    86a8:	42001800 	.word	0x42001800
    86ac:	42001000 	.word	0x42001000
    86b0:	00050003 	.word	0x00050003
    86b4:	00060003 	.word	0x00060003
    86b8:	00070003 	.word	0x00070003
    86bc:	00110002 	.word	0x00110002
    86c0:	00120002 	.word	0x00120002
    86c4:	00130002 	.word	0x00130002
    86c8:	000d0002 	.word	0x000d0002
    86cc:	000e0002 	.word	0x000e0002
    86d0:	000f0002 	.word	0x000f0002
    86d4:	00170002 	.word	0x00170002
    86d8:	00180002 	.word	0x00180002
    86dc:	00190002 	.word	0x00190002
    86e0:	00290003 	.word	0x00290003
    86e4:	002a0003 	.word	0x002a0003
    86e8:	002b0003 	.word	0x002b0003
    86ec:	00230003 	.word	0x00230003
    86f0:	00200003 	.word	0x00200003
    86f4:	00210003 	.word	0x00210003
    86f8:	00040003 	.word	0x00040003
    86fc:	00100002 	.word	0x00100002
    8700:	000c0002 	.word	0x000c0002
    8704:	00160002 	.word	0x00160002
    8708:	00280003 	.word	0x00280003
    870c:	00220003 	.word	0x00220003

00008710 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    8710:	b530      	push	{r4, r5, lr}
    8712:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    8714:	4b0c      	ldr	r3, [pc, #48]	; (8748 <_sercom_get_sercom_inst_index+0x38>)
    8716:	466a      	mov	r2, sp
    8718:	cb32      	ldmia	r3!, {r1, r4, r5}
    871a:	c232      	stmia	r2!, {r1, r4, r5}
    871c:	cb32      	ldmia	r3!, {r1, r4, r5}
    871e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    8720:	9b00      	ldr	r3, [sp, #0]
    8722:	4283      	cmp	r3, r0
    8724:	d006      	beq.n	8734 <_sercom_get_sercom_inst_index+0x24>
    8726:	2301      	movs	r3, #1
    8728:	009a      	lsls	r2, r3, #2
    872a:	4669      	mov	r1, sp
    872c:	5852      	ldr	r2, [r2, r1]
    872e:	4282      	cmp	r2, r0
    8730:	d103      	bne.n	873a <_sercom_get_sercom_inst_index+0x2a>
    8732:	e000      	b.n	8736 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8734:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    8736:	b2d8      	uxtb	r0, r3
    8738:	e003      	b.n	8742 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    873a:	3301      	adds	r3, #1
    873c:	2b06      	cmp	r3, #6
    873e:	d1f3      	bne.n	8728 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    8740:	2000      	movs	r0, #0
}
    8742:	b007      	add	sp, #28
    8744:	bd30      	pop	{r4, r5, pc}
    8746:	46c0      	nop			; (mov r8, r8)
    8748:	0000a02c 	.word	0x0000a02c

0000874c <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    874c:	b510      	push	{r4, lr}
    874e:	4b02      	ldr	r3, [pc, #8]	; (8758 <SERCOM0_Handler+0xc>)
    8750:	681b      	ldr	r3, [r3, #0]
    8752:	2000      	movs	r0, #0
    8754:	4798      	blx	r3
    8756:	bd10      	pop	{r4, pc}
    8758:	20000cf4 	.word	0x20000cf4

0000875c <SERCOM1_Handler>:
    875c:	b510      	push	{r4, lr}
    875e:	4b02      	ldr	r3, [pc, #8]	; (8768 <SERCOM1_Handler+0xc>)
    8760:	685b      	ldr	r3, [r3, #4]
    8762:	2001      	movs	r0, #1
    8764:	4798      	blx	r3
    8766:	bd10      	pop	{r4, pc}
    8768:	20000cf4 	.word	0x20000cf4

0000876c <SERCOM2_Handler>:
    876c:	b510      	push	{r4, lr}
    876e:	4b02      	ldr	r3, [pc, #8]	; (8778 <SERCOM2_Handler+0xc>)
    8770:	689b      	ldr	r3, [r3, #8]
    8772:	2002      	movs	r0, #2
    8774:	4798      	blx	r3
    8776:	bd10      	pop	{r4, pc}
    8778:	20000cf4 	.word	0x20000cf4

0000877c <SERCOM3_Handler>:
    877c:	b510      	push	{r4, lr}
    877e:	4b02      	ldr	r3, [pc, #8]	; (8788 <SERCOM3_Handler+0xc>)
    8780:	68db      	ldr	r3, [r3, #12]
    8782:	2003      	movs	r0, #3
    8784:	4798      	blx	r3
    8786:	bd10      	pop	{r4, pc}
    8788:	20000cf4 	.word	0x20000cf4

0000878c <SERCOM4_Handler>:
    878c:	b510      	push	{r4, lr}
    878e:	4b02      	ldr	r3, [pc, #8]	; (8798 <SERCOM4_Handler+0xc>)
    8790:	691b      	ldr	r3, [r3, #16]
    8792:	2004      	movs	r0, #4
    8794:	4798      	blx	r3
    8796:	bd10      	pop	{r4, pc}
    8798:	20000cf4 	.word	0x20000cf4

0000879c <SERCOM5_Handler>:
    879c:	b510      	push	{r4, lr}
    879e:	4b02      	ldr	r3, [pc, #8]	; (87a8 <SERCOM5_Handler+0xc>)
    87a0:	695b      	ldr	r3, [r3, #20]
    87a2:	2005      	movs	r0, #5
    87a4:	4798      	blx	r3
    87a6:	bd10      	pop	{r4, pc}
    87a8:	20000cf4 	.word	0x20000cf4

000087ac <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    87ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    87ae:	4657      	mov	r7, sl
    87b0:	464e      	mov	r6, r9
    87b2:	4645      	mov	r5, r8
    87b4:	b4e0      	push	{r5, r6, r7}
    87b6:	b088      	sub	sp, #32
    87b8:	4680      	mov	r8, r0
    87ba:	000e      	movs	r6, r1
    87bc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    87be:	0003      	movs	r3, r0
    87c0:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    87c2:	680b      	ldr	r3, [r1, #0]
    87c4:	079b      	lsls	r3, r3, #30
    87c6:	d400      	bmi.n	87ca <spi_init+0x1e>
    87c8:	e0a7      	b.n	891a <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    87ca:	6a93      	ldr	r3, [r2, #40]	; 0x28
    87cc:	9303      	str	r3, [sp, #12]
    87ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    87d0:	9304      	str	r3, [sp, #16]
    87d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    87d4:	9305      	str	r3, [sp, #20]
    87d6:	6b53      	ldr	r3, [r2, #52]	; 0x34
    87d8:	9306      	str	r3, [sp, #24]
    87da:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    87dc:	231f      	movs	r3, #31
    87de:	4699      	mov	r9, r3
    87e0:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    87e2:	00bb      	lsls	r3, r7, #2
    87e4:	aa03      	add	r2, sp, #12
    87e6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    87e8:	2800      	cmp	r0, #0
    87ea:	d102      	bne.n	87f2 <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    87ec:	0030      	movs	r0, r6
    87ee:	4baf      	ldr	r3, [pc, #700]	; (8aac <spi_init+0x300>)
    87f0:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    87f2:	1c43      	adds	r3, r0, #1
    87f4:	d028      	beq.n	8848 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    87f6:	0402      	lsls	r2, r0, #16
    87f8:	0c13      	lsrs	r3, r2, #16
    87fa:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    87fc:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    87fe:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8800:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8802:	0603      	lsls	r3, r0, #24
    8804:	d404      	bmi.n	8810 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    8806:	094b      	lsrs	r3, r1, #5
    8808:	01db      	lsls	r3, r3, #7
    880a:	2282      	movs	r2, #130	; 0x82
    880c:	05d2      	lsls	r2, r2, #23
    880e:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    8810:	464b      	mov	r3, r9
    8812:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    8814:	18e8      	adds	r0, r5, r3
    8816:	3040      	adds	r0, #64	; 0x40
    8818:	7800      	ldrb	r0, [r0, #0]
    881a:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    881c:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    881e:	4652      	mov	r2, sl
    8820:	07d2      	lsls	r2, r2, #31
    8822:	d50a      	bpl.n	883a <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    8824:	085b      	lsrs	r3, r3, #1
    8826:	18eb      	adds	r3, r5, r3
    8828:	3330      	adds	r3, #48	; 0x30
    882a:	7818      	ldrb	r0, [r3, #0]
    882c:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    882e:	07cb      	lsls	r3, r1, #31
    8830:	d501      	bpl.n	8836 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    8832:	0900      	lsrs	r0, r0, #4
    8834:	e001      	b.n	883a <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    8836:	230f      	movs	r3, #15
    8838:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    883a:	4584      	cmp	ip, r0
    883c:	d004      	beq.n	8848 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    883e:	2300      	movs	r3, #0
    8840:	4642      	mov	r2, r8
    8842:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    8844:	201c      	movs	r0, #28
    8846:	e12b      	b.n	8aa0 <spi_init+0x2f4>
    8848:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    884a:	2f04      	cmp	r7, #4
    884c:	d1c8      	bne.n	87e0 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    884e:	2012      	movs	r0, #18
    8850:	4b97      	ldr	r3, [pc, #604]	; (8ab0 <spi_init+0x304>)
    8852:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    8854:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    8856:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    8858:	2b01      	cmp	r3, #1
    885a:	d112      	bne.n	8882 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    885c:	aa02      	add	r2, sp, #8
    885e:	0001      	movs	r1, r0
    8860:	69a0      	ldr	r0, [r4, #24]
    8862:	4b94      	ldr	r3, [pc, #592]	; (8ab4 <spi_init+0x308>)
    8864:	4798      	blx	r3
    8866:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8868:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    886a:	2b00      	cmp	r3, #0
    886c:	d000      	beq.n	8870 <spi_init+0xc4>
    886e:	e117      	b.n	8aa0 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    8870:	7b33      	ldrb	r3, [r6, #12]
    8872:	b2db      	uxtb	r3, r3
    8874:	aa02      	add	r2, sp, #8
    8876:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    8878:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    887a:	429a      	cmp	r2, r3
    887c:	d000      	beq.n	8880 <spi_init+0xd4>
    887e:	e10f      	b.n	8aa0 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    8880:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8882:	7825      	ldrb	r5, [r4, #0]
    8884:	2d00      	cmp	r5, #0
    8886:	d114      	bne.n	88b2 <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    8888:	6832      	ldr	r2, [r6, #0]
    888a:	7fe3      	ldrb	r3, [r4, #31]
    888c:	041b      	lsls	r3, r3, #16
    888e:	7fa1      	ldrb	r1, [r4, #30]
    8890:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    8892:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    8894:	4293      	cmp	r3, r2
    8896:	d000      	beq.n	889a <spi_init+0xee>
    8898:	e102      	b.n	8aa0 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    889a:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    889c:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    889e:	2220      	movs	r2, #32
    88a0:	5ca2      	ldrb	r2, [r4, r2]
    88a2:	2a00      	cmp	r2, #0
    88a4:	d001      	beq.n	88aa <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    88a6:	2240      	movs	r2, #64	; 0x40
    88a8:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    88aa:	2208      	movs	r2, #8
    88ac:	430a      	orrs	r2, r1
    88ae:	4317      	orrs	r7, r2
    88b0:	e000      	b.n	88b4 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    88b2:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    88b4:	6862      	ldr	r2, [r4, #4]
    88b6:	68a1      	ldr	r1, [r4, #8]
    88b8:	430a      	orrs	r2, r1
    88ba:	68e1      	ldr	r1, [r4, #12]
    88bc:	430a      	orrs	r2, r1
    88be:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    88c0:	7c21      	ldrb	r1, [r4, #16]
    88c2:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    88c4:	7c61      	ldrb	r1, [r4, #17]
    88c6:	2900      	cmp	r1, #0
    88c8:	d001      	beq.n	88ce <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    88ca:	2180      	movs	r1, #128	; 0x80
    88cc:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    88ce:	7ca1      	ldrb	r1, [r4, #18]
    88d0:	2900      	cmp	r1, #0
    88d2:	d002      	beq.n	88da <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    88d4:	2180      	movs	r1, #128	; 0x80
    88d6:	0289      	lsls	r1, r1, #10
    88d8:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    88da:	7ce1      	ldrb	r1, [r4, #19]
    88dc:	2900      	cmp	r1, #0
    88de:	d002      	beq.n	88e6 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    88e0:	2180      	movs	r1, #128	; 0x80
    88e2:	0089      	lsls	r1, r1, #2
    88e4:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    88e6:	7d21      	ldrb	r1, [r4, #20]
    88e8:	2900      	cmp	r1, #0
    88ea:	d002      	beq.n	88f2 <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    88ec:	2180      	movs	r1, #128	; 0x80
    88ee:	0189      	lsls	r1, r1, #6
    88f0:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    88f2:	6830      	ldr	r0, [r6, #0]
    88f4:	2102      	movs	r1, #2
    88f6:	430a      	orrs	r2, r1
    88f8:	4282      	cmp	r2, r0
    88fa:	d109      	bne.n	8910 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    88fc:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    88fe:	429a      	cmp	r2, r3
    8900:	d106      	bne.n	8910 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    8902:	4643      	mov	r3, r8
    8904:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    8906:	7c23      	ldrb	r3, [r4, #16]
    8908:	4642      	mov	r2, r8
    890a:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    890c:	2000      	movs	r0, #0
    890e:	e0c7      	b.n	8aa0 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    8910:	2300      	movs	r3, #0
    8912:	4642      	mov	r2, r8
    8914:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    8916:	201c      	movs	r0, #28
    8918:	e0c2      	b.n	8aa0 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    891a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    891c:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    891e:	07db      	lsls	r3, r3, #31
    8920:	d500      	bpl.n	8924 <spi_init+0x178>
    8922:	e0bd      	b.n	8aa0 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8924:	0008      	movs	r0, r1
    8926:	4b64      	ldr	r3, [pc, #400]	; (8ab8 <spi_init+0x30c>)
    8928:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    892a:	2805      	cmp	r0, #5
    892c:	d002      	beq.n	8934 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    892e:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    8930:	3013      	adds	r0, #19
    8932:	e001      	b.n	8938 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    8934:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    8936:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    8938:	4960      	ldr	r1, [pc, #384]	; (8abc <spi_init+0x310>)
    893a:	69ca      	ldr	r2, [r1, #28]
    893c:	2301      	movs	r3, #1
    893e:	40ab      	lsls	r3, r5
    8940:	4313      	orrs	r3, r2
    8942:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    8944:	a907      	add	r1, sp, #28
    8946:	2724      	movs	r7, #36	; 0x24
    8948:	5de3      	ldrb	r3, [r4, r7]
    894a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    894c:	b2c5      	uxtb	r5, r0
    894e:	0028      	movs	r0, r5
    8950:	4b5b      	ldr	r3, [pc, #364]	; (8ac0 <spi_init+0x314>)
    8952:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    8954:	0028      	movs	r0, r5
    8956:	4b5b      	ldr	r3, [pc, #364]	; (8ac4 <spi_init+0x318>)
    8958:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    895a:	5de0      	ldrb	r0, [r4, r7]
    895c:	2100      	movs	r1, #0
    895e:	4b5a      	ldr	r3, [pc, #360]	; (8ac8 <spi_init+0x31c>)
    8960:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    8962:	7823      	ldrb	r3, [r4, #0]
    8964:	2b01      	cmp	r3, #1
    8966:	d103      	bne.n	8970 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    8968:	6832      	ldr	r2, [r6, #0]
    896a:	330b      	adds	r3, #11
    896c:	4313      	orrs	r3, r2
    896e:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8970:	7823      	ldrb	r3, [r4, #0]
    8972:	2b00      	cmp	r3, #0
    8974:	d103      	bne.n	897e <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    8976:	6832      	ldr	r2, [r6, #0]
    8978:	3308      	adds	r3, #8
    897a:	4313      	orrs	r3, r2
    897c:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    897e:	4643      	mov	r3, r8
    8980:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8982:	ab02      	add	r3, sp, #8
    8984:	2280      	movs	r2, #128	; 0x80
    8986:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8988:	2200      	movs	r2, #0
    898a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    898c:	2101      	movs	r1, #1
    898e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    8990:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    8992:	7823      	ldrb	r3, [r4, #0]
    8994:	2b00      	cmp	r3, #0
    8996:	d101      	bne.n	899c <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    8998:	ab02      	add	r3, sp, #8
    899a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    899c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    899e:	9303      	str	r3, [sp, #12]
    89a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    89a2:	9304      	str	r3, [sp, #16]
    89a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    89a6:	9305      	str	r3, [sp, #20]
    89a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    89aa:	9306      	str	r3, [sp, #24]
    89ac:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    89ae:	ad02      	add	r5, sp, #8
    89b0:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    89b2:	00bb      	lsls	r3, r7, #2
    89b4:	aa03      	add	r2, sp, #12
    89b6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    89b8:	2800      	cmp	r0, #0
    89ba:	d102      	bne.n	89c2 <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    89bc:	0030      	movs	r0, r6
    89be:	4b3b      	ldr	r3, [pc, #236]	; (8aac <spi_init+0x300>)
    89c0:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    89c2:	1c43      	adds	r3, r0, #1
    89c4:	d005      	beq.n	89d2 <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    89c6:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    89c8:	0c00      	lsrs	r0, r0, #16
    89ca:	b2c0      	uxtb	r0, r0
    89cc:	0029      	movs	r1, r5
    89ce:	4b3f      	ldr	r3, [pc, #252]	; (8acc <spi_init+0x320>)
    89d0:	4798      	blx	r3
    89d2:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    89d4:	2f04      	cmp	r7, #4
    89d6:	d1eb      	bne.n	89b0 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    89d8:	7823      	ldrb	r3, [r4, #0]
    89da:	4642      	mov	r2, r8
    89dc:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    89de:	7c23      	ldrb	r3, [r4, #16]
    89e0:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    89e2:	7ca3      	ldrb	r3, [r4, #18]
    89e4:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    89e6:	7d23      	ldrb	r3, [r4, #20]
    89e8:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    89ea:	2200      	movs	r2, #0
    89ec:	466b      	mov	r3, sp
    89ee:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    89f0:	7823      	ldrb	r3, [r4, #0]
    89f2:	2b01      	cmp	r3, #1
    89f4:	d115      	bne.n	8a22 <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    89f6:	4643      	mov	r3, r8
    89f8:	6818      	ldr	r0, [r3, #0]
    89fa:	4b2f      	ldr	r3, [pc, #188]	; (8ab8 <spi_init+0x30c>)
    89fc:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    89fe:	3013      	adds	r0, #19
    8a00:	b2c0      	uxtb	r0, r0
    8a02:	4b2b      	ldr	r3, [pc, #172]	; (8ab0 <spi_init+0x304>)
    8a04:	4798      	blx	r3
    8a06:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    8a08:	466b      	mov	r3, sp
    8a0a:	1d9a      	adds	r2, r3, #6
    8a0c:	69a0      	ldr	r0, [r4, #24]
    8a0e:	4b29      	ldr	r3, [pc, #164]	; (8ab4 <spi_init+0x308>)
    8a10:	4798      	blx	r3
    8a12:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8a14:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    8a16:	2b00      	cmp	r3, #0
    8a18:	d142      	bne.n	8aa0 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    8a1a:	466b      	mov	r3, sp
    8a1c:	3306      	adds	r3, #6
    8a1e:	781b      	ldrb	r3, [r3, #0]
    8a20:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8a22:	7823      	ldrb	r3, [r4, #0]
    8a24:	2b00      	cmp	r3, #0
    8a26:	d10f      	bne.n	8a48 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    8a28:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    8a2a:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    8a2c:	6a70      	ldr	r0, [r6, #36]	; 0x24
    8a2e:	7fe1      	ldrb	r1, [r4, #31]
    8a30:	0409      	lsls	r1, r1, #16
    8a32:	7fa5      	ldrb	r5, [r4, #30]
    8a34:	4329      	orrs	r1, r5
    8a36:	4301      	orrs	r1, r0
    8a38:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    8a3a:	2220      	movs	r2, #32
    8a3c:	5ca2      	ldrb	r2, [r4, r2]
    8a3e:	2a00      	cmp	r2, #0
    8a40:	d004      	beq.n	8a4c <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    8a42:	2140      	movs	r1, #64	; 0x40
    8a44:	430b      	orrs	r3, r1
    8a46:	e001      	b.n	8a4c <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    8a48:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    8a4a:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    8a4c:	6862      	ldr	r2, [r4, #4]
    8a4e:	68a1      	ldr	r1, [r4, #8]
    8a50:	430a      	orrs	r2, r1
    8a52:	68e1      	ldr	r1, [r4, #12]
    8a54:	430a      	orrs	r2, r1
    8a56:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    8a58:	7c21      	ldrb	r1, [r4, #16]
    8a5a:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    8a5c:	7c61      	ldrb	r1, [r4, #17]
    8a5e:	2900      	cmp	r1, #0
    8a60:	d103      	bne.n	8a6a <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    8a62:	491b      	ldr	r1, [pc, #108]	; (8ad0 <spi_init+0x324>)
    8a64:	7889      	ldrb	r1, [r1, #2]
    8a66:	0789      	lsls	r1, r1, #30
    8a68:	d501      	bpl.n	8a6e <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    8a6a:	2180      	movs	r1, #128	; 0x80
    8a6c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    8a6e:	7ca1      	ldrb	r1, [r4, #18]
    8a70:	2900      	cmp	r1, #0
    8a72:	d002      	beq.n	8a7a <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    8a74:	2180      	movs	r1, #128	; 0x80
    8a76:	0289      	lsls	r1, r1, #10
    8a78:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    8a7a:	7ce1      	ldrb	r1, [r4, #19]
    8a7c:	2900      	cmp	r1, #0
    8a7e:	d002      	beq.n	8a86 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8a80:	2180      	movs	r1, #128	; 0x80
    8a82:	0089      	lsls	r1, r1, #2
    8a84:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    8a86:	7d21      	ldrb	r1, [r4, #20]
    8a88:	2900      	cmp	r1, #0
    8a8a:	d002      	beq.n	8a92 <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    8a8c:	2180      	movs	r1, #128	; 0x80
    8a8e:	0189      	lsls	r1, r1, #6
    8a90:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    8a92:	6831      	ldr	r1, [r6, #0]
    8a94:	430a      	orrs	r2, r1
    8a96:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    8a98:	6872      	ldr	r2, [r6, #4]
    8a9a:	4313      	orrs	r3, r2
    8a9c:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    8a9e:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    8aa0:	b008      	add	sp, #32
    8aa2:	bc1c      	pop	{r2, r3, r4}
    8aa4:	4690      	mov	r8, r2
    8aa6:	4699      	mov	r9, r3
    8aa8:	46a2      	mov	sl, r4
    8aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8aac:	00008585 	.word	0x00008585
    8ab0:	00009401 	.word	0x00009401
    8ab4:	00008511 	.word	0x00008511
    8ab8:	00008711 	.word	0x00008711
    8abc:	40000800 	.word	0x40000800
    8ac0:	000093dd 	.word	0x000093dd
    8ac4:	0000936d 	.word	0x0000936d
    8ac8:	00008539 	.word	0x00008539
    8acc:	000094d9 	.word	0x000094d9
    8ad0:	41002000 	.word	0x41002000

00008ad4 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    8ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8ad6:	465f      	mov	r7, fp
    8ad8:	464e      	mov	r6, r9
    8ada:	4645      	mov	r5, r8
    8adc:	b4e0      	push	{r5, r6, r7}
    8ade:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8ae0:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    8ae2:	2a00      	cmp	r2, #0
    8ae4:	d06a      	beq.n	8bbc <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    8ae6:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    8ae8:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    8aea:	2900      	cmp	r1, #0
    8aec:	d066      	beq.n	8bbc <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8aee:	7941      	ldrb	r1, [r0, #5]
    8af0:	2900      	cmp	r1, #0
    8af2:	d105      	bne.n	8b00 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8af4:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8af6:	7e0c      	ldrb	r4, [r1, #24]
    8af8:	07a4      	lsls	r4, r4, #30
    8afa:	d501      	bpl.n	8b00 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8afc:	2402      	movs	r4, #2
    8afe:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    8b00:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    8b02:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8b04:	2102      	movs	r1, #2
    8b06:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    8b08:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8b0a:	05db      	lsls	r3, r3, #23
    8b0c:	0ddb      	lsrs	r3, r3, #23
    8b0e:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    8b10:	7944      	ldrb	r4, [r0, #5]
    8b12:	2c01      	cmp	r4, #1
    8b14:	d108      	bne.n	8b28 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b16:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8b18:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    8b1a:	420c      	tst	r4, r1
    8b1c:	d0fc      	beq.n	8b18 <spi_read_buffer_wait+0x44>
    8b1e:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8b20:	420c      	tst	r4, r1
    8b22:	d01a      	beq.n	8b5a <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8b24:	4644      	mov	r4, r8
    8b26:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    8b28:	7944      	ldrb	r4, [r0, #5]
    8b2a:	2c00      	cmp	r4, #0
    8b2c:	d115      	bne.n	8b5a <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b2e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b30:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    8b32:	422c      	tst	r4, r5
    8b34:	d106      	bne.n	8b44 <spi_read_buffer_wait+0x70>
    8b36:	4c24      	ldr	r4, [pc, #144]	; (8bc8 <spi_read_buffer_wait+0xf4>)
    8b38:	7e1f      	ldrb	r7, [r3, #24]
    8b3a:	422f      	tst	r7, r5
    8b3c:	d102      	bne.n	8b44 <spi_read_buffer_wait+0x70>
    8b3e:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8b40:	2c00      	cmp	r4, #0
    8b42:	d1f9      	bne.n	8b38 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8b44:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8b46:	4667      	mov	r7, ip
    8b48:	423c      	tst	r4, r7
    8b4a:	d003      	beq.n	8b54 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8b4c:	2202      	movs	r2, #2
    8b4e:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8b50:	2404      	movs	r4, #4
    8b52:	e033      	b.n	8bbc <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b54:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    8b56:	422c      	tst	r4, r5
    8b58:	d02d      	beq.n	8bb6 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b5a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b5c:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    8b5e:	422c      	tst	r4, r5
    8b60:	d0fc      	beq.n	8b5c <spi_read_buffer_wait+0x88>
    8b62:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8b64:	422c      	tst	r4, r5
    8b66:	d028      	beq.n	8bba <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8b68:	8b5c      	ldrh	r4, [r3, #26]
    8b6a:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8b6c:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8b6e:	465f      	mov	r7, fp
    8b70:	422f      	tst	r7, r5
    8b72:	d001      	beq.n	8b78 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8b74:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    8b76:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8b78:	7987      	ldrb	r7, [r0, #6]
    8b7a:	2f01      	cmp	r7, #1
    8b7c:	d103      	bne.n	8b86 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8b80:	05db      	lsls	r3, r3, #23
    8b82:	0ddb      	lsrs	r3, r3, #23
    8b84:	e001      	b.n	8b8a <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8b88:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    8b8a:	2c00      	cmp	r4, #0
    8b8c:	d116      	bne.n	8bbc <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8b8e:	1c74      	adds	r4, r6, #1
    8b90:	b2a4      	uxth	r4, r4
    8b92:	464f      	mov	r7, r9
    8b94:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8b96:	7987      	ldrb	r7, [r0, #6]
    8b98:	2f01      	cmp	r7, #1
    8b9a:	d105      	bne.n	8ba8 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    8b9c:	3602      	adds	r6, #2
    8b9e:	b2b6      	uxth	r6, r6
    8ba0:	0a1b      	lsrs	r3, r3, #8
    8ba2:	464f      	mov	r7, r9
    8ba4:	553b      	strb	r3, [r7, r4]
    8ba6:	e000      	b.n	8baa <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8ba8:	0026      	movs	r6, r4
    8baa:	3a01      	subs	r2, #1
    8bac:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    8bae:	2a00      	cmp	r2, #0
    8bb0:	d1ae      	bne.n	8b10 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    8bb2:	2400      	movs	r4, #0
    8bb4:	e002      	b.n	8bbc <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8bb6:	2412      	movs	r4, #18
    8bb8:	e000      	b.n	8bbc <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    8bba:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    8bbc:	0020      	movs	r0, r4
    8bbe:	bc1c      	pop	{r2, r3, r4}
    8bc0:	4690      	mov	r8, r2
    8bc2:	4699      	mov	r9, r3
    8bc4:	46a3      	mov	fp, r4
    8bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bc8:	00002710 	.word	0x00002710

00008bcc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    8bcc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8bce:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    8bd0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8bd2:	2c01      	cmp	r4, #1
    8bd4:	d172      	bne.n	8cbc <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8bd6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8bd8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8bda:	2c00      	cmp	r4, #0
    8bdc:	d16e      	bne.n	8cbc <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    8bde:	2a00      	cmp	r2, #0
    8be0:	d05b      	beq.n	8c9a <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    8be2:	784b      	ldrb	r3, [r1, #1]
    8be4:	2b00      	cmp	r3, #0
    8be6:	d046      	beq.n	8c76 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8be8:	6803      	ldr	r3, [r0, #0]
    8bea:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    8bec:	07db      	lsls	r3, r3, #31
    8bee:	d411      	bmi.n	8c14 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    8bf0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8bf2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8bf4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8bf6:	2900      	cmp	r1, #0
    8bf8:	d105      	bne.n	8c06 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    8bfa:	095a      	lsrs	r2, r3, #5
    8bfc:	01d2      	lsls	r2, r2, #7
    8bfe:	2182      	movs	r1, #130	; 0x82
    8c00:	05c9      	lsls	r1, r1, #23
    8c02:	468c      	mov	ip, r1
    8c04:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8c06:	211f      	movs	r1, #31
    8c08:	400b      	ands	r3, r1
    8c0a:	391e      	subs	r1, #30
    8c0c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8c0e:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    8c10:	2305      	movs	r3, #5
    8c12:	e053      	b.n	8cbc <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8c14:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c16:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8c18:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c1a:	2c00      	cmp	r4, #0
    8c1c:	d105      	bne.n	8c2a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    8c1e:	095a      	lsrs	r2, r3, #5
    8c20:	01d2      	lsls	r2, r2, #7
    8c22:	2482      	movs	r4, #130	; 0x82
    8c24:	05e4      	lsls	r4, r4, #23
    8c26:	46a4      	mov	ip, r4
    8c28:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8c2a:	241f      	movs	r4, #31
    8c2c:	4023      	ands	r3, r4
    8c2e:	3c1e      	subs	r4, #30
    8c30:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8c32:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c34:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8c36:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8c38:	07d2      	lsls	r2, r2, #31
    8c3a:	d501      	bpl.n	8c40 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8c3c:	788a      	ldrb	r2, [r1, #2]
    8c3e:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    8c40:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8c42:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    8c44:	2a00      	cmp	r2, #0
    8c46:	d139      	bne.n	8cbc <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c48:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    8c4a:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8c4c:	7e13      	ldrb	r3, [r2, #24]
    8c4e:	420b      	tst	r3, r1
    8c50:	d0fc      	beq.n	8c4c <spi_select_slave+0x80>
    8c52:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8c54:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8c56:	0749      	lsls	r1, r1, #29
    8c58:	d530      	bpl.n	8cbc <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8c5a:	8b53      	ldrh	r3, [r2, #26]
    8c5c:	075b      	lsls	r3, r3, #29
    8c5e:	d501      	bpl.n	8c64 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8c60:	2304      	movs	r3, #4
    8c62:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8c64:	7983      	ldrb	r3, [r0, #6]
    8c66:	2b01      	cmp	r3, #1
    8c68:	d102      	bne.n	8c70 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8c6a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8c6c:	2300      	movs	r3, #0
    8c6e:	e025      	b.n	8cbc <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8c70:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8c72:	2300      	movs	r3, #0
    8c74:	e022      	b.n	8cbc <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8c76:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c78:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8c7a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c7c:	2900      	cmp	r1, #0
    8c7e:	d105      	bne.n	8c8c <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    8c80:	095a      	lsrs	r2, r3, #5
    8c82:	01d2      	lsls	r2, r2, #7
    8c84:	2182      	movs	r1, #130	; 0x82
    8c86:	05c9      	lsls	r1, r1, #23
    8c88:	468c      	mov	ip, r1
    8c8a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8c8c:	211f      	movs	r1, #31
    8c8e:	400b      	ands	r3, r1
    8c90:	391e      	subs	r1, #30
    8c92:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8c94:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8c96:	2300      	movs	r3, #0
    8c98:	e010      	b.n	8cbc <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    8c9a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c9c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8c9e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8ca0:	2900      	cmp	r1, #0
    8ca2:	d105      	bne.n	8cb0 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    8ca4:	095a      	lsrs	r2, r3, #5
    8ca6:	01d2      	lsls	r2, r2, #7
    8ca8:	2182      	movs	r1, #130	; 0x82
    8caa:	05c9      	lsls	r1, r1, #23
    8cac:	468c      	mov	ip, r1
    8cae:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8cb0:	211f      	movs	r1, #31
    8cb2:	400b      	ands	r3, r1
    8cb4:	391e      	subs	r1, #30
    8cb6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8cb8:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    8cba:	2300      	movs	r3, #0
}
    8cbc:	0018      	movs	r0, r3
    8cbe:	bd10      	pop	{r4, pc}

00008cc0 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    8cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    8cc2:	465f      	mov	r7, fp
    8cc4:	4656      	mov	r6, sl
    8cc6:	464d      	mov	r5, r9
    8cc8:	4644      	mov	r4, r8
    8cca:	b4f0      	push	{r4, r5, r6, r7}
    8ccc:	b083      	sub	sp, #12
    8cce:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8cd0:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    8cd2:	2a00      	cmp	r2, #0
    8cd4:	d100      	bne.n	8cd8 <spi_write_buffer_wait+0x18>
    8cd6:	e0e5      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8cd8:	7943      	ldrb	r3, [r0, #5]
    8cda:	2b00      	cmp	r3, #0
    8cdc:	d105      	bne.n	8cea <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8cde:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8ce0:	7e1c      	ldrb	r4, [r3, #24]
    8ce2:	07a2      	lsls	r2, r4, #30
    8ce4:	d501      	bpl.n	8cea <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8ce6:	2402      	movs	r4, #2
    8ce8:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8cea:	465d      	mov	r5, fp
    8cec:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8cee:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8cf0:	2202      	movs	r2, #2
    8cf2:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    8cf4:	3202      	adds	r2, #2
    8cf6:	4690      	mov	r8, r2
    8cf8:	e08c      	b.n	8e14 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    8cfa:	7942      	ldrb	r2, [r0, #5]
    8cfc:	2a00      	cmp	r2, #0
    8cfe:	d116      	bne.n	8d2e <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d00:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8d02:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8d04:	421e      	tst	r6, r3
    8d06:	d106      	bne.n	8d16 <spi_write_buffer_wait+0x56>
    8d08:	4e6a      	ldr	r6, [pc, #424]	; (8eb4 <spi_write_buffer_wait+0x1f4>)
    8d0a:	7e17      	ldrb	r7, [r2, #24]
    8d0c:	421f      	tst	r7, r3
    8d0e:	d102      	bne.n	8d16 <spi_write_buffer_wait+0x56>
    8d10:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8d12:	2e00      	cmp	r6, #0
    8d14:	d1f9      	bne.n	8d0a <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8d16:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8d18:	4661      	mov	r1, ip
    8d1a:	420e      	tst	r6, r1
    8d1c:	d003      	beq.n	8d26 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8d1e:	2302      	movs	r3, #2
    8d20:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8d22:	3302      	adds	r3, #2
    8d24:	e0be      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8d26:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    8d28:	421a      	tst	r2, r3
    8d2a:	d100      	bne.n	8d2e <spi_write_buffer_wait+0x6e>
    8d2c:	e0b1      	b.n	8e92 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d2e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8d30:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    8d32:	421a      	tst	r2, r3
    8d34:	d0fc      	beq.n	8d30 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8d36:	1c62      	adds	r2, r4, #1
    8d38:	b297      	uxth	r7, r2
    8d3a:	4652      	mov	r2, sl
    8d3c:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8d3e:	7981      	ldrb	r1, [r0, #6]
    8d40:	2901      	cmp	r1, #1
    8d42:	d002      	beq.n	8d4a <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8d44:	b292      	uxth	r2, r2
    8d46:	003c      	movs	r4, r7
    8d48:	e005      	b.n	8d56 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    8d4a:	3402      	adds	r4, #2
    8d4c:	b2a4      	uxth	r4, r4
    8d4e:	4651      	mov	r1, sl
    8d50:	5dcf      	ldrb	r7, [r1, r7]
    8d52:	023f      	lsls	r7, r7, #8
    8d54:	433a      	orrs	r2, r7
    8d56:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8d58:	421f      	tst	r7, r3
    8d5a:	d002      	beq.n	8d62 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8d5c:	05d2      	lsls	r2, r2, #23
    8d5e:	0dd2      	lsrs	r2, r2, #23
    8d60:	62b2      	str	r2, [r6, #40]	; 0x28
    8d62:	1e6a      	subs	r2, r5, #1
    8d64:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8d66:	79c6      	ldrb	r6, [r0, #7]
    8d68:	2e00      	cmp	r6, #0
    8d6a:	d057      	beq.n	8e1c <spi_write_buffer_wait+0x15c>
    8d6c:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    8d6e:	7942      	ldrb	r2, [r0, #5]
    8d70:	2a00      	cmp	r2, #0
    8d72:	d139      	bne.n	8de8 <spi_write_buffer_wait+0x128>
    8d74:	4a50      	ldr	r2, [pc, #320]	; (8eb8 <spi_write_buffer_wait+0x1f8>)
    8d76:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    8d78:	2d00      	cmp	r5, #0
    8d7a:	d020      	beq.n	8dbe <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d7c:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8d7e:	7e37      	ldrb	r7, [r6, #24]
    8d80:	421f      	tst	r7, r3
    8d82:	d01c      	beq.n	8dbe <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    8d84:	1c67      	adds	r7, r4, #1
    8d86:	b2b9      	uxth	r1, r7
    8d88:	4689      	mov	r9, r1
    8d8a:	9901      	ldr	r1, [sp, #4]
    8d8c:	5d09      	ldrb	r1, [r1, r4]
    8d8e:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8d90:	7981      	ldrb	r1, [r0, #6]
    8d92:	2901      	cmp	r1, #1
    8d94:	d003      	beq.n	8d9e <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8d96:	4669      	mov	r1, sp
    8d98:	880f      	ldrh	r7, [r1, #0]
    8d9a:	464c      	mov	r4, r9
    8d9c:	e007      	b.n	8dae <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    8d9e:	3402      	adds	r4, #2
    8da0:	b2a4      	uxth	r4, r4
    8da2:	4649      	mov	r1, r9
    8da4:	9f01      	ldr	r7, [sp, #4]
    8da6:	5c79      	ldrb	r1, [r7, r1]
    8da8:	0209      	lsls	r1, r1, #8
    8daa:	9f00      	ldr	r7, [sp, #0]
    8dac:	430f      	orrs	r7, r1
    8dae:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8db0:	4219      	tst	r1, r3
    8db2:	d002      	beq.n	8dba <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8db4:	05ff      	lsls	r7, r7, #23
    8db6:	0dff      	lsrs	r7, r7, #23
    8db8:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    8dba:	3d01      	subs	r5, #1
    8dbc:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8dbe:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8dc0:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    8dc2:	4641      	mov	r1, r8
    8dc4:	420f      	tst	r7, r1
    8dc6:	d102      	bne.n	8dce <spi_write_buffer_wait+0x10e>
    8dc8:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8dca:	2a00      	cmp	r2, #0
    8dcc:	d1d4      	bne.n	8d78 <spi_write_buffer_wait+0xb8>
    8dce:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8dd0:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    8dd2:	4667      	mov	r7, ip
    8dd4:	423a      	tst	r2, r7
    8dd6:	d003      	beq.n	8de0 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8dd8:	2302      	movs	r3, #2
    8dda:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    8ddc:	3302      	adds	r3, #2
    8dde:	e061      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8de0:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    8de2:	4646      	mov	r6, r8
    8de4:	4232      	tst	r2, r6
    8de6:	d056      	beq.n	8e96 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8de8:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8dea:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    8dec:	4647      	mov	r7, r8
    8dee:	423a      	tst	r2, r7
    8df0:	d0fb      	beq.n	8dea <spi_write_buffer_wait+0x12a>
    8df2:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8df4:	423a      	tst	r2, r7
    8df6:	d009      	beq.n	8e0c <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8df8:	8b72      	ldrh	r2, [r6, #26]
    8dfa:	423a      	tst	r2, r7
    8dfc:	d000      	beq.n	8e00 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8dfe:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8e00:	7982      	ldrb	r2, [r0, #6]
    8e02:	2a01      	cmp	r2, #1
    8e04:	d101      	bne.n	8e0a <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8e06:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    8e08:	e000      	b.n	8e0c <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8e0a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    8e0c:	465a      	mov	r2, fp
    8e0e:	3a01      	subs	r2, #1
    8e10:	b292      	uxth	r2, r2
    8e12:	4693      	mov	fp, r2
    8e14:	3d01      	subs	r5, #1
    8e16:	b2ad      	uxth	r5, r5
    8e18:	468a      	mov	sl, r1
    8e1a:	e000      	b.n	8e1e <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8e1c:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    8e1e:	4a27      	ldr	r2, [pc, #156]	; (8ebc <spi_write_buffer_wait+0x1fc>)
    8e20:	4295      	cmp	r5, r2
    8e22:	d000      	beq.n	8e26 <spi_write_buffer_wait+0x166>
    8e24:	e769      	b.n	8cfa <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    8e26:	7943      	ldrb	r3, [r0, #5]
    8e28:	2b01      	cmp	r3, #1
    8e2a:	d106      	bne.n	8e3a <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8e2c:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    8e2e:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8e30:	7e0b      	ldrb	r3, [r1, #24]
    8e32:	4213      	tst	r3, r2
    8e34:	d0fc      	beq.n	8e30 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8e36:	2300      	movs	r3, #0
    8e38:	e034      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    8e3a:	2b00      	cmp	r3, #0
    8e3c:	d12d      	bne.n	8e9a <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    8e3e:	79c1      	ldrb	r1, [r0, #7]
    8e40:	2900      	cmp	r1, #0
    8e42:	d02f      	beq.n	8ea4 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8e44:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8e46:	465b      	mov	r3, fp
    8e48:	465c      	mov	r4, fp
    8e4a:	2b00      	cmp	r3, #0
    8e4c:	d11b      	bne.n	8e86 <spi_write_buffer_wait+0x1c6>
    8e4e:	e029      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8e50:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8e52:	422a      	tst	r2, r5
    8e54:	d102      	bne.n	8e5c <spi_write_buffer_wait+0x19c>
    8e56:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8e58:	2b00      	cmp	r3, #0
    8e5a:	d1f9      	bne.n	8e50 <spi_write_buffer_wait+0x190>
    8e5c:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    8e5e:	422b      	tst	r3, r5
    8e60:	d01d      	beq.n	8e9e <spi_write_buffer_wait+0x1de>
    8e62:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8e64:	422b      	tst	r3, r5
    8e66:	d009      	beq.n	8e7c <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8e68:	8b4b      	ldrh	r3, [r1, #26]
    8e6a:	422b      	tst	r3, r5
    8e6c:	d000      	beq.n	8e70 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8e6e:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8e70:	7983      	ldrb	r3, [r0, #6]
    8e72:	2b01      	cmp	r3, #1
    8e74:	d101      	bne.n	8e7a <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8e76:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8e78:	e000      	b.n	8e7c <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8e7a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    8e7c:	3c01      	subs	r4, #1
    8e7e:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8e80:	2c00      	cmp	r4, #0
    8e82:	d00e      	beq.n	8ea2 <spi_write_buffer_wait+0x1e2>
    8e84:	e7ff      	b.n	8e86 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8e86:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8e88:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8e8a:	422b      	tst	r3, r5
    8e8c:	d1e6      	bne.n	8e5c <spi_write_buffer_wait+0x19c>
    8e8e:	4b09      	ldr	r3, [pc, #36]	; (8eb4 <spi_write_buffer_wait+0x1f4>)
    8e90:	e7de      	b.n	8e50 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8e92:	2312      	movs	r3, #18
    8e94:	e006      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8e96:	2312      	movs	r3, #18
    8e98:	e004      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8e9a:	2300      	movs	r3, #0
    8e9c:	e002      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8e9e:	2312      	movs	r3, #18
    8ea0:	e000      	b.n	8ea4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8ea2:	2300      	movs	r3, #0
}
    8ea4:	0018      	movs	r0, r3
    8ea6:	b003      	add	sp, #12
    8ea8:	bc3c      	pop	{r2, r3, r4, r5}
    8eaa:	4690      	mov	r8, r2
    8eac:	4699      	mov	r9, r3
    8eae:	46a2      	mov	sl, r4
    8eb0:	46ab      	mov	fp, r5
    8eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8eb4:	00002710 	.word	0x00002710
    8eb8:	00002711 	.word	0x00002711
    8ebc:	0000ffff 	.word	0x0000ffff

00008ec0 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    8ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    8ec2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8ec4:	ac01      	add	r4, sp, #4
    8ec6:	2501      	movs	r5, #1
    8ec8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    8eca:	2300      	movs	r3, #0
    8ecc:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8ece:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    8ed0:	0021      	movs	r1, r4
    8ed2:	201b      	movs	r0, #27
    8ed4:	4f07      	ldr	r7, [pc, #28]	; (8ef4 <Configure_Led+0x34>)
    8ed6:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8ed8:	2682      	movs	r6, #130	; 0x82
    8eda:	05f6      	lsls	r6, r6, #23
    8edc:	2380      	movs	r3, #128	; 0x80
    8ede:	051b      	lsls	r3, r3, #20
    8ee0:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8ee2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    8ee4:	0021      	movs	r1, r4
    8ee6:	201c      	movs	r0, #28
    8ee8:	47b8      	blx	r7
    8eea:	2380      	movs	r3, #128	; 0x80
    8eec:	055b      	lsls	r3, r3, #21
    8eee:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    8ef0:	b003      	add	sp, #12
    8ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ef4:	000084ed 	.word	0x000084ed

00008ef8 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    8ef8:	4a11      	ldr	r2, [pc, #68]	; (8f40 <SysLED_RunProtect+0x48>)
    8efa:	7813      	ldrb	r3, [r2, #0]
    8efc:	3301      	adds	r3, #1
    8efe:	b2db      	uxtb	r3, r3
    8f00:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8f02:	2b08      	cmp	r3, #8
    8f04:	d910      	bls.n	8f28 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8f06:	2b09      	cmp	r3, #9
    8f08:	d908      	bls.n	8f1c <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    8f0a:	2200      	movs	r2, #0
    8f0c:	4b0c      	ldr	r3, [pc, #48]	; (8f40 <SysLED_RunProtect+0x48>)
    8f0e:	701a      	strb	r2, [r3, #0]
    8f10:	2280      	movs	r2, #128	; 0x80
    8f12:	0512      	lsls	r2, r2, #20
    8f14:	2382      	movs	r3, #130	; 0x82
    8f16:	05db      	lsls	r3, r3, #23
    8f18:	615a      	str	r2, [r3, #20]
    8f1a:	e00a      	b.n	8f32 <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f1c:	2280      	movs	r2, #128	; 0x80
    8f1e:	0512      	lsls	r2, r2, #20
    8f20:	2382      	movs	r3, #130	; 0x82
    8f22:	05db      	lsls	r3, r3, #23
    8f24:	619a      	str	r2, [r3, #24]
    8f26:	e004      	b.n	8f32 <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f28:	2280      	movs	r2, #128	; 0x80
    8f2a:	0512      	lsls	r2, r2, #20
    8f2c:	2382      	movs	r3, #130	; 0x82
    8f2e:	05db      	lsls	r3, r3, #23
    8f30:	615a      	str	r2, [r3, #20]
    8f32:	2280      	movs	r2, #128	; 0x80
    8f34:	0552      	lsls	r2, r2, #21
    8f36:	2382      	movs	r3, #130	; 0x82
    8f38:	05db      	lsls	r3, r3, #23
    8f3a:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    8f3c:	4770      	bx	lr
    8f3e:	46c0      	nop			; (mov r8, r8)
    8f40:	20000e04 	.word	0x20000e04

00008f44 <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    8f44:	4a11      	ldr	r2, [pc, #68]	; (8f8c <SysLED_ChgNormal+0x48>)
    8f46:	7813      	ldrb	r3, [r2, #0]
    8f48:	3301      	adds	r3, #1
    8f4a:	b2db      	uxtb	r3, r3
    8f4c:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    8f4e:	2b04      	cmp	r3, #4
    8f50:	d910      	bls.n	8f74 <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    8f52:	2b05      	cmp	r3, #5
    8f54:	d908      	bls.n	8f68 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    8f56:	2200      	movs	r2, #0
    8f58:	4b0c      	ldr	r3, [pc, #48]	; (8f8c <SysLED_ChgNormal+0x48>)
    8f5a:	701a      	strb	r2, [r3, #0]
    8f5c:	2280      	movs	r2, #128	; 0x80
    8f5e:	0552      	lsls	r2, r2, #21
    8f60:	2382      	movs	r3, #130	; 0x82
    8f62:	05db      	lsls	r3, r3, #23
    8f64:	615a      	str	r2, [r3, #20]
    8f66:	e00a      	b.n	8f7e <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f68:	2280      	movs	r2, #128	; 0x80
    8f6a:	0552      	lsls	r2, r2, #21
    8f6c:	2382      	movs	r3, #130	; 0x82
    8f6e:	05db      	lsls	r3, r3, #23
    8f70:	619a      	str	r2, [r3, #24]
    8f72:	e004      	b.n	8f7e <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f74:	2280      	movs	r2, #128	; 0x80
    8f76:	0552      	lsls	r2, r2, #21
    8f78:	2382      	movs	r3, #130	; 0x82
    8f7a:	05db      	lsls	r3, r3, #23
    8f7c:	615a      	str	r2, [r3, #20]
    8f7e:	2280      	movs	r2, #128	; 0x80
    8f80:	0512      	lsls	r2, r2, #20
    8f82:	2382      	movs	r3, #130	; 0x82
    8f84:	05db      	lsls	r3, r3, #23
    8f86:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    8f88:	4770      	bx	lr
    8f8a:	46c0      	nop			; (mov r8, r8)
    8f8c:	20000e04 	.word	0x20000e04

00008f90 <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    8f90:	4a11      	ldr	r2, [pc, #68]	; (8fd8 <SysLED_RunNormal+0x48>)
    8f92:	7813      	ldrb	r3, [r2, #0]
    8f94:	3301      	adds	r3, #1
    8f96:	b2db      	uxtb	r3, r3
    8f98:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8f9a:	2b08      	cmp	r3, #8
    8f9c:	d910      	bls.n	8fc0 <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8f9e:	2b09      	cmp	r3, #9
    8fa0:	d908      	bls.n	8fb4 <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    8fa2:	2200      	movs	r2, #0
    8fa4:	4b0c      	ldr	r3, [pc, #48]	; (8fd8 <SysLED_RunNormal+0x48>)
    8fa6:	701a      	strb	r2, [r3, #0]
    8fa8:	2280      	movs	r2, #128	; 0x80
    8faa:	0552      	lsls	r2, r2, #21
    8fac:	2382      	movs	r3, #130	; 0x82
    8fae:	05db      	lsls	r3, r3, #23
    8fb0:	615a      	str	r2, [r3, #20]
    8fb2:	e00a      	b.n	8fca <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8fb4:	2280      	movs	r2, #128	; 0x80
    8fb6:	0552      	lsls	r2, r2, #21
    8fb8:	2382      	movs	r3, #130	; 0x82
    8fba:	05db      	lsls	r3, r3, #23
    8fbc:	619a      	str	r2, [r3, #24]
    8fbe:	e004      	b.n	8fca <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8fc0:	2280      	movs	r2, #128	; 0x80
    8fc2:	0552      	lsls	r2, r2, #21
    8fc4:	2382      	movs	r3, #130	; 0x82
    8fc6:	05db      	lsls	r3, r3, #23
    8fc8:	615a      	str	r2, [r3, #20]
    8fca:	2280      	movs	r2, #128	; 0x80
    8fcc:	0512      	lsls	r2, r2, #20
    8fce:	2382      	movs	r3, #130	; 0x82
    8fd0:	05db      	lsls	r3, r3, #23
    8fd2:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    8fd4:	4770      	bx	lr
    8fd6:	46c0      	nop			; (mov r8, r8)
    8fd8:	20000e04 	.word	0x20000e04

00008fdc <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    8fdc:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    8fde:	4b23      	ldr	r3, [pc, #140]	; (906c <SysLED_Display+0x90>)
    8fe0:	785b      	ldrb	r3, [r3, #1]
    8fe2:	065a      	lsls	r2, r3, #25
    8fe4:	d508      	bpl.n	8ff8 <SysLED_Display+0x1c>
    8fe6:	2382      	movs	r3, #130	; 0x82
    8fe8:	05db      	lsls	r3, r3, #23
    8fea:	2280      	movs	r2, #128	; 0x80
    8fec:	0512      	lsls	r2, r2, #20
    8fee:	615a      	str	r2, [r3, #20]
    8ff0:	2280      	movs	r2, #128	; 0x80
    8ff2:	0552      	lsls	r2, r2, #21
    8ff4:	615a      	str	r2, [r3, #20]
    8ff6:	e037      	b.n	9068 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    8ff8:	4a1d      	ldr	r2, [pc, #116]	; (9070 <SysLED_Display+0x94>)
    8ffa:	8812      	ldrh	r2, [r2, #0]
    8ffc:	2a00      	cmp	r2, #0
    8ffe:	d008      	beq.n	9012 <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9000:	2382      	movs	r3, #130	; 0x82
    9002:	05db      	lsls	r3, r3, #23
    9004:	2280      	movs	r2, #128	; 0x80
    9006:	0512      	lsls	r2, r2, #20
    9008:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    900a:	2280      	movs	r2, #128	; 0x80
    900c:	0552      	lsls	r2, r2, #21
    900e:	615a      	str	r2, [r3, #20]
    9010:	e02a      	b.n	9068 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    9012:	4a18      	ldr	r2, [pc, #96]	; (9074 <SysLED_Display+0x98>)
    9014:	7852      	ldrb	r2, [r2, #1]
    9016:	0692      	lsls	r2, r2, #26
    9018:	d401      	bmi.n	901e <SysLED_Display+0x42>
    901a:	079b      	lsls	r3, r3, #30
    901c:	d502      	bpl.n	9024 <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    901e:	4b16      	ldr	r3, [pc, #88]	; (9078 <SysLED_Display+0x9c>)
    9020:	4798      	blx	r3
    9022:	e021      	b.n	9068 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    9024:	4b15      	ldr	r3, [pc, #84]	; (907c <SysLED_Display+0xa0>)
    9026:	7c9b      	ldrb	r3, [r3, #18]
    9028:	b2db      	uxtb	r3, r3
    902a:	2b5f      	cmp	r3, #95	; 0x5f
    902c:	d908      	bls.n	9040 <SysLED_Display+0x64>
    902e:	2382      	movs	r3, #130	; 0x82
    9030:	05db      	lsls	r3, r3, #23
    9032:	2280      	movs	r2, #128	; 0x80
    9034:	0512      	lsls	r2, r2, #20
    9036:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9038:	2280      	movs	r2, #128	; 0x80
    903a:	0552      	lsls	r2, r2, #21
    903c:	619a      	str	r2, [r3, #24]
    903e:	e013      	b.n	9068 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    9040:	4b0a      	ldr	r3, [pc, #40]	; (906c <SysLED_Display+0x90>)
    9042:	781b      	ldrb	r3, [r3, #0]
    9044:	075a      	lsls	r2, r3, #29
    9046:	d502      	bpl.n	904e <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    9048:	4b0d      	ldr	r3, [pc, #52]	; (9080 <SysLED_Display+0xa4>)
    904a:	4798      	blx	r3
    904c:	e00c      	b.n	9068 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    904e:	071b      	lsls	r3, r3, #28
    9050:	d508      	bpl.n	9064 <SysLED_Display+0x88>
    9052:	2382      	movs	r3, #130	; 0x82
    9054:	05db      	lsls	r3, r3, #23
    9056:	2280      	movs	r2, #128	; 0x80
    9058:	0512      	lsls	r2, r2, #20
    905a:	619a      	str	r2, [r3, #24]
    905c:	2280      	movs	r2, #128	; 0x80
    905e:	0552      	lsls	r2, r2, #21
    9060:	619a      	str	r2, [r3, #24]
    9062:	e001      	b.n	9068 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    9064:	4b07      	ldr	r3, [pc, #28]	; (9084 <SysLED_Display+0xa8>)
    9066:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    9068:	bd10      	pop	{r4, pc}
    906a:	46c0      	nop			; (mov r8, r8)
    906c:	200010bc 	.word	0x200010bc
    9070:	20000f8c 	.word	0x20000f8c
    9074:	20001098 	.word	0x20001098
    9078:	00008ef9 	.word	0x00008ef9
    907c:	20000ecc 	.word	0x20000ecc
    9080:	00008f45 	.word	0x00008f45
    9084:	00008f91 	.word	0x00008f91

00009088 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    9088:	4770      	bx	lr
    908a:	46c0      	nop			; (mov r8, r8)

0000908c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    908c:	4b0c      	ldr	r3, [pc, #48]	; (90c0 <cpu_irq_enter_critical+0x34>)
    908e:	681b      	ldr	r3, [r3, #0]
    9090:	2b00      	cmp	r3, #0
    9092:	d110      	bne.n	90b6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9094:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    9098:	2b00      	cmp	r3, #0
    909a:	d109      	bne.n	90b0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    909c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    909e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    90a2:	2200      	movs	r2, #0
    90a4:	4b07      	ldr	r3, [pc, #28]	; (90c4 <cpu_irq_enter_critical+0x38>)
    90a6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    90a8:	3201      	adds	r2, #1
    90aa:	4b07      	ldr	r3, [pc, #28]	; (90c8 <cpu_irq_enter_critical+0x3c>)
    90ac:	701a      	strb	r2, [r3, #0]
    90ae:	e002      	b.n	90b6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    90b0:	2200      	movs	r2, #0
    90b2:	4b05      	ldr	r3, [pc, #20]	; (90c8 <cpu_irq_enter_critical+0x3c>)
    90b4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    90b6:	4a02      	ldr	r2, [pc, #8]	; (90c0 <cpu_irq_enter_critical+0x34>)
    90b8:	6813      	ldr	r3, [r2, #0]
    90ba:	3301      	adds	r3, #1
    90bc:	6013      	str	r3, [r2, #0]
}
    90be:	4770      	bx	lr
    90c0:	20000d0c 	.word	0x20000d0c
    90c4:	2000000c 	.word	0x2000000c
    90c8:	20000d10 	.word	0x20000d10

000090cc <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    90cc:	4b08      	ldr	r3, [pc, #32]	; (90f0 <cpu_irq_leave_critical+0x24>)
    90ce:	681a      	ldr	r2, [r3, #0]
    90d0:	3a01      	subs	r2, #1
    90d2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    90d4:	681b      	ldr	r3, [r3, #0]
    90d6:	2b00      	cmp	r3, #0
    90d8:	d109      	bne.n	90ee <cpu_irq_leave_critical+0x22>
    90da:	4b06      	ldr	r3, [pc, #24]	; (90f4 <cpu_irq_leave_critical+0x28>)
    90dc:	781b      	ldrb	r3, [r3, #0]
    90de:	2b00      	cmp	r3, #0
    90e0:	d005      	beq.n	90ee <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    90e2:	2201      	movs	r2, #1
    90e4:	4b04      	ldr	r3, [pc, #16]	; (90f8 <cpu_irq_leave_critical+0x2c>)
    90e6:	701a      	strb	r2, [r3, #0]
    90e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    90ec:	b662      	cpsie	i
	}
}
    90ee:	4770      	bx	lr
    90f0:	20000d0c 	.word	0x20000d0c
    90f4:	20000d10 	.word	0x20000d10
    90f8:	2000000c 	.word	0x2000000c

000090fc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    90fc:	b510      	push	{r4, lr}
	switch (clock_source) {
    90fe:	2807      	cmp	r0, #7
    9100:	d803      	bhi.n	910a <system_clock_source_get_hz+0xe>
    9102:	0080      	lsls	r0, r0, #2
    9104:	4b0f      	ldr	r3, [pc, #60]	; (9144 <system_clock_source_get_hz+0x48>)
    9106:	581b      	ldr	r3, [r3, r0]
    9108:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    910a:	2000      	movs	r0, #0
    910c:	e018      	b.n	9140 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    910e:	4b0e      	ldr	r3, [pc, #56]	; (9148 <system_clock_source_get_hz+0x4c>)
    9110:	6858      	ldr	r0, [r3, #4]
    9112:	e015      	b.n	9140 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    9114:	4b0d      	ldr	r3, [pc, #52]	; (914c <system_clock_source_get_hz+0x50>)
    9116:	7d59      	ldrb	r1, [r3, #21]
    9118:	0709      	lsls	r1, r1, #28
    911a:	0f09      	lsrs	r1, r1, #28
    911c:	3101      	adds	r1, #1
    911e:	480c      	ldr	r0, [pc, #48]	; (9150 <system_clock_source_get_hz+0x54>)
    9120:	4b0c      	ldr	r3, [pc, #48]	; (9154 <system_clock_source_get_hz+0x58>)
    9122:	4798      	blx	r3
    9124:	e00c      	b.n	9140 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    9126:	4b08      	ldr	r3, [pc, #32]	; (9148 <system_clock_source_get_hz+0x4c>)
    9128:	6898      	ldr	r0, [r3, #8]
    912a:	e009      	b.n	9140 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    912c:	4b07      	ldr	r3, [pc, #28]	; (914c <system_clock_source_get_hz+0x50>)
    912e:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    9130:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    9132:	079b      	lsls	r3, r3, #30
    9134:	d504      	bpl.n	9140 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    9136:	4b04      	ldr	r3, [pc, #16]	; (9148 <system_clock_source_get_hz+0x4c>)
    9138:	6818      	ldr	r0, [r3, #0]
    913a:	e001      	b.n	9140 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    913c:	2080      	movs	r0, #128	; 0x80
    913e:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    9140:	bd10      	pop	{r4, pc}
    9142:	46c0      	nop			; (mov r8, r8)
    9144:	0000a044 	.word	0x0000a044
    9148:	20000d14 	.word	0x20000d14
    914c:	40001000 	.word	0x40001000
    9150:	02dc6c00 	.word	0x02dc6c00
    9154:	000096d9 	.word	0x000096d9

00009158 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    9158:	b5f0      	push	{r4, r5, r6, r7, lr}
    915a:	464f      	mov	r7, r9
    915c:	4646      	mov	r6, r8
    915e:	b4c0      	push	{r6, r7}
    9160:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    9162:	2203      	movs	r2, #3
    9164:	4b1b      	ldr	r3, [pc, #108]	; (91d4 <system_clock_init+0x7c>)
    9166:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    9168:	4a1b      	ldr	r2, [pc, #108]	; (91d8 <system_clock_init+0x80>)
    916a:	6853      	ldr	r3, [r2, #4]
    916c:	211e      	movs	r1, #30
    916e:	438b      	bics	r3, r1
    9170:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    9172:	4b1a      	ldr	r3, [pc, #104]	; (91dc <system_clock_init+0x84>)
    9174:	7d19      	ldrb	r1, [r3, #20]
    9176:	2280      	movs	r2, #128	; 0x80
    9178:	430a      	orrs	r2, r1
    917a:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    917c:	2202      	movs	r2, #2
    917e:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    9180:	001a      	movs	r2, r3
    9182:	6993      	ldr	r3, [r2, #24]
    9184:	2b00      	cmp	r3, #0
    9186:	d1fc      	bne.n	9182 <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    9188:	4b15      	ldr	r3, [pc, #84]	; (91e0 <system_clock_init+0x88>)
    918a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    918c:	ac01      	add	r4, sp, #4
    918e:	2601      	movs	r6, #1
    9190:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    9192:	2500      	movs	r5, #0
    9194:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    9196:	2306      	movs	r3, #6
    9198:	4699      	mov	r9, r3
    919a:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    919c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    919e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    91a0:	0021      	movs	r1, r4
    91a2:	2008      	movs	r0, #8
    91a4:	4b0f      	ldr	r3, [pc, #60]	; (91e4 <system_clock_init+0x8c>)
    91a6:	4698      	mov	r8, r3
    91a8:	4798      	blx	r3
    91aa:	2008      	movs	r0, #8
    91ac:	4f0e      	ldr	r7, [pc, #56]	; (91e8 <system_clock_init+0x90>)
    91ae:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    91b0:	4b0e      	ldr	r3, [pc, #56]	; (91ec <system_clock_init+0x94>)
    91b2:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    91b4:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    91b6:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    91b8:	464b      	mov	r3, r9
    91ba:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    91bc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    91be:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    91c0:	0021      	movs	r1, r4
    91c2:	2000      	movs	r0, #0
    91c4:	47c0      	blx	r8
    91c6:	2000      	movs	r0, #0
    91c8:	47b8      	blx	r7
#endif

}
    91ca:	b005      	add	sp, #20
    91cc:	bc0c      	pop	{r2, r3}
    91ce:	4690      	mov	r8, r2
    91d0:	4699      	mov	r9, r3
    91d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    91d4:	40001800 	.word	0x40001800
    91d8:	41004000 	.word	0x41004000
    91dc:	40001000 	.word	0x40001000
    91e0:	000091f1 	.word	0x000091f1
    91e4:	00009215 	.word	0x00009215
    91e8:	000092c1 	.word	0x000092c1
    91ec:	40000800 	.word	0x40000800

000091f0 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    91f0:	4a06      	ldr	r2, [pc, #24]	; (920c <system_gclk_init+0x1c>)
    91f2:	6951      	ldr	r1, [r2, #20]
    91f4:	2380      	movs	r3, #128	; 0x80
    91f6:	430b      	orrs	r3, r1
    91f8:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    91fa:	2201      	movs	r2, #1
    91fc:	4b04      	ldr	r3, [pc, #16]	; (9210 <system_gclk_init+0x20>)
    91fe:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    9200:	0019      	movs	r1, r3
    9202:	780b      	ldrb	r3, [r1, #0]
    9204:	4213      	tst	r3, r2
    9206:	d1fc      	bne.n	9202 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    9208:	4770      	bx	lr
    920a:	46c0      	nop			; (mov r8, r8)
    920c:	40000800 	.word	0x40000800
    9210:	40001c00 	.word	0x40001c00

00009214 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    9214:	b570      	push	{r4, r5, r6, lr}
    9216:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    9218:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    921a:	784b      	ldrb	r3, [r1, #1]
    921c:	2b00      	cmp	r3, #0
    921e:	d002      	beq.n	9226 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    9220:	2380      	movs	r3, #128	; 0x80
    9222:	00db      	lsls	r3, r3, #3
    9224:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    9226:	7a4b      	ldrb	r3, [r1, #9]
    9228:	2b00      	cmp	r3, #0
    922a:	d002      	beq.n	9232 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    922c:	2380      	movs	r3, #128	; 0x80
    922e:	011b      	lsls	r3, r3, #4
    9230:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    9232:	684a      	ldr	r2, [r1, #4]
    9234:	2a01      	cmp	r2, #1
    9236:	d917      	bls.n	9268 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    9238:	1e53      	subs	r3, r2, #1
    923a:	421a      	tst	r2, r3
    923c:	d10f      	bne.n	925e <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    923e:	2a02      	cmp	r2, #2
    9240:	d906      	bls.n	9250 <system_gclk_gen_set_config+0x3c>
    9242:	2302      	movs	r3, #2
    9244:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    9246:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    9248:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    924a:	429a      	cmp	r2, r3
    924c:	d8fb      	bhi.n	9246 <system_gclk_gen_set_config+0x32>
    924e:	e000      	b.n	9252 <system_gclk_gen_set_config+0x3e>
    9250:	2000      	movs	r0, #0
    9252:	2380      	movs	r3, #128	; 0x80
    9254:	015b      	lsls	r3, r3, #5
    9256:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    9258:	0400      	lsls	r0, r0, #16
    925a:	4304      	orrs	r4, r0
    925c:	e004      	b.n	9268 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    925e:	0412      	lsls	r2, r2, #16
    9260:	2380      	movs	r3, #128	; 0x80
    9262:	009b      	lsls	r3, r3, #2
    9264:	431a      	orrs	r2, r3
    9266:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    9268:	7a0b      	ldrb	r3, [r1, #8]
    926a:	2b00      	cmp	r3, #0
    926c:	d002      	beq.n	9274 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    926e:	2380      	movs	r3, #128	; 0x80
    9270:	019b      	lsls	r3, r3, #6
    9272:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9274:	2604      	movs	r6, #4
    9276:	40ae      	lsls	r6, r5
    9278:	490d      	ldr	r1, [pc, #52]	; (92b0 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    927a:	4a0e      	ldr	r2, [pc, #56]	; (92b4 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    927c:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    927e:	4013      	ands	r3, r2
    9280:	421e      	tst	r6, r3
    9282:	d1fb      	bne.n	927c <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9284:	4b0c      	ldr	r3, [pc, #48]	; (92b8 <system_gclk_gen_set_config+0xa4>)
    9286:	4798      	blx	r3
    9288:	00ad      	lsls	r5, r5, #2
    928a:	4b09      	ldr	r3, [pc, #36]	; (92b0 <system_gclk_gen_set_config+0x9c>)
    928c:	469c      	mov	ip, r3
    928e:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    9290:	6a28      	ldr	r0, [r5, #32]
    9292:	2380      	movs	r3, #128	; 0x80
    9294:	005b      	lsls	r3, r3, #1
    9296:	4018      	ands	r0, r3
    9298:	4320      	orrs	r0, r4
    929a:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    929c:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    929e:	4a05      	ldr	r2, [pc, #20]	; (92b4 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    92a0:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    92a2:	4013      	ands	r3, r2
    92a4:	421e      	tst	r6, r3
    92a6:	d1fb      	bne.n	92a0 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    92a8:	4b04      	ldr	r3, [pc, #16]	; (92bc <system_gclk_gen_set_config+0xa8>)
    92aa:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    92ac:	bd70      	pop	{r4, r5, r6, pc}
    92ae:	46c0      	nop			; (mov r8, r8)
    92b0:	40001c00 	.word	0x40001c00
    92b4:	000007fc 	.word	0x000007fc
    92b8:	0000908d 	.word	0x0000908d
    92bc:	000090cd 	.word	0x000090cd

000092c0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    92c0:	b510      	push	{r4, lr}
    92c2:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    92c4:	2204      	movs	r2, #4
    92c6:	4082      	lsls	r2, r0
    92c8:	4809      	ldr	r0, [pc, #36]	; (92f0 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    92ca:	490a      	ldr	r1, [pc, #40]	; (92f4 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    92cc:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    92ce:	400b      	ands	r3, r1
    92d0:	421a      	tst	r2, r3
    92d2:	d1fb      	bne.n	92cc <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    92d4:	4b08      	ldr	r3, [pc, #32]	; (92f8 <system_gclk_gen_enable+0x38>)
    92d6:	4798      	blx	r3
    92d8:	00a4      	lsls	r4, r4, #2
    92da:	4b05      	ldr	r3, [pc, #20]	; (92f0 <system_gclk_gen_enable+0x30>)
    92dc:	469c      	mov	ip, r3
    92de:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    92e0:	6a23      	ldr	r3, [r4, #32]
    92e2:	2280      	movs	r2, #128	; 0x80
    92e4:	0052      	lsls	r2, r2, #1
    92e6:	4313      	orrs	r3, r2
    92e8:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    92ea:	4b04      	ldr	r3, [pc, #16]	; (92fc <system_gclk_gen_enable+0x3c>)
    92ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    92ee:	bd10      	pop	{r4, pc}
    92f0:	40001c00 	.word	0x40001c00
    92f4:	000007fc 	.word	0x000007fc
    92f8:	0000908d 	.word	0x0000908d
    92fc:	000090cd 	.word	0x000090cd

00009300 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    9300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9302:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9304:	2204      	movs	r2, #4
    9306:	4082      	lsls	r2, r0
    9308:	4812      	ldr	r0, [pc, #72]	; (9354 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    930a:	4913      	ldr	r1, [pc, #76]	; (9358 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    930c:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    930e:	400b      	ands	r3, r1
    9310:	421a      	tst	r2, r3
    9312:	d1fb      	bne.n	930c <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9314:	4b11      	ldr	r3, [pc, #68]	; (935c <system_gclk_gen_get_hz+0x5c>)
    9316:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    9318:	4f0e      	ldr	r7, [pc, #56]	; (9354 <system_gclk_gen_get_hz+0x54>)
    931a:	3408      	adds	r4, #8
    931c:	00a4      	lsls	r4, r4, #2
    931e:	59e0      	ldr	r0, [r4, r7]
    9320:	0740      	lsls	r0, r0, #29
    9322:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    9324:	4b0e      	ldr	r3, [pc, #56]	; (9360 <system_gclk_gen_get_hz+0x60>)
    9326:	4798      	blx	r3
    9328:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    932a:	59e5      	ldr	r5, [r4, r7]
    932c:	04ed      	lsls	r5, r5, #19
    932e:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    9330:	59e4      	ldr	r4, [r4, r7]
    9332:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9334:	4b0b      	ldr	r3, [pc, #44]	; (9364 <system_gclk_gen_get_hz+0x64>)
    9336:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    9338:	2d00      	cmp	r5, #0
    933a:	d107      	bne.n	934c <system_gclk_gen_get_hz+0x4c>
    933c:	2c01      	cmp	r4, #1
    933e:	d907      	bls.n	9350 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    9340:	0021      	movs	r1, r4
    9342:	0030      	movs	r0, r6
    9344:	4b08      	ldr	r3, [pc, #32]	; (9368 <system_gclk_gen_get_hz+0x68>)
    9346:	4798      	blx	r3
    9348:	0006      	movs	r6, r0
    934a:	e001      	b.n	9350 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    934c:	3401      	adds	r4, #1
    934e:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    9350:	0030      	movs	r0, r6
    9352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9354:	40001c00 	.word	0x40001c00
    9358:	000007fc 	.word	0x000007fc
    935c:	0000908d 	.word	0x0000908d
    9360:	000090fd 	.word	0x000090fd
    9364:	000090cd 	.word	0x000090cd
    9368:	000096d9 	.word	0x000096d9

0000936c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    936c:	b510      	push	{r4, lr}
    936e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9370:	4b09      	ldr	r3, [pc, #36]	; (9398 <system_gclk_chan_enable+0x2c>)
    9372:	4798      	blx	r3
    9374:	00a0      	lsls	r0, r4, #2
    9376:	4b09      	ldr	r3, [pc, #36]	; (939c <system_gclk_chan_enable+0x30>)
    9378:	469c      	mov	ip, r3
    937a:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    937c:	2280      	movs	r2, #128	; 0x80
    937e:	5881      	ldr	r1, [r0, r2]
    9380:	2340      	movs	r3, #64	; 0x40
    9382:	430b      	orrs	r3, r1
    9384:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    9386:	2180      	movs	r1, #128	; 0x80
    9388:	3a40      	subs	r2, #64	; 0x40
    938a:	5843      	ldr	r3, [r0, r1]
    938c:	421a      	tst	r2, r3
    938e:	d0fc      	beq.n	938a <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9390:	4b03      	ldr	r3, [pc, #12]	; (93a0 <system_gclk_chan_enable+0x34>)
    9392:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9394:	bd10      	pop	{r4, pc}
    9396:	46c0      	nop			; (mov r8, r8)
    9398:	0000908d 	.word	0x0000908d
    939c:	40001c00 	.word	0x40001c00
    93a0:	000090cd 	.word	0x000090cd

000093a4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    93a4:	b510      	push	{r4, lr}
    93a6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    93a8:	4b09      	ldr	r3, [pc, #36]	; (93d0 <system_gclk_chan_disable+0x2c>)
    93aa:	4798      	blx	r3
    93ac:	00a0      	lsls	r0, r4, #2
    93ae:	4b09      	ldr	r3, [pc, #36]	; (93d4 <system_gclk_chan_disable+0x30>)
    93b0:	469c      	mov	ip, r3
    93b2:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    93b4:	2280      	movs	r2, #128	; 0x80
    93b6:	5883      	ldr	r3, [r0, r2]
    93b8:	2140      	movs	r1, #64	; 0x40
    93ba:	438b      	bics	r3, r1
    93bc:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    93be:	3140      	adds	r1, #64	; 0x40
    93c0:	3a40      	subs	r2, #64	; 0x40
    93c2:	5843      	ldr	r3, [r0, r1]
    93c4:	421a      	tst	r2, r3
    93c6:	d1fc      	bne.n	93c2 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    93c8:	4b03      	ldr	r3, [pc, #12]	; (93d8 <system_gclk_chan_disable+0x34>)
    93ca:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    93cc:	bd10      	pop	{r4, pc}
    93ce:	46c0      	nop			; (mov r8, r8)
    93d0:	0000908d 	.word	0x0000908d
    93d4:	40001c00 	.word	0x40001c00
    93d8:	000090cd 	.word	0x000090cd

000093dc <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    93dc:	b570      	push	{r4, r5, r6, lr}
    93de:	0004      	movs	r4, r0
    93e0:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    93e2:	4b05      	ldr	r3, [pc, #20]	; (93f8 <system_gclk_chan_set_config+0x1c>)
    93e4:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    93e6:	782b      	ldrb	r3, [r5, #0]
    93e8:	220f      	movs	r2, #15
    93ea:	4013      	ands	r3, r2
    93ec:	3420      	adds	r4, #32
    93ee:	00a4      	lsls	r4, r4, #2
    93f0:	4a02      	ldr	r2, [pc, #8]	; (93fc <system_gclk_chan_set_config+0x20>)
    93f2:	50a3      	str	r3, [r4, r2]


}
    93f4:	bd70      	pop	{r4, r5, r6, pc}
    93f6:	46c0      	nop			; (mov r8, r8)
    93f8:	000093a5 	.word	0x000093a5
    93fc:	40001c00 	.word	0x40001c00

00009400 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    9400:	b510      	push	{r4, lr}
    9402:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9404:	4b06      	ldr	r3, [pc, #24]	; (9420 <system_gclk_chan_get_hz+0x20>)
    9406:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    9408:	3420      	adds	r4, #32
    940a:	00a4      	lsls	r4, r4, #2
    940c:	4b05      	ldr	r3, [pc, #20]	; (9424 <system_gclk_chan_get_hz+0x24>)
    940e:	58e4      	ldr	r4, [r4, r3]
    9410:	0724      	lsls	r4, r4, #28
    9412:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9414:	4b04      	ldr	r3, [pc, #16]	; (9428 <system_gclk_chan_get_hz+0x28>)
    9416:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    9418:	0020      	movs	r0, r4
    941a:	4b04      	ldr	r3, [pc, #16]	; (942c <system_gclk_chan_get_hz+0x2c>)
    941c:	4798      	blx	r3
}
    941e:	bd10      	pop	{r4, pc}
    9420:	0000908d 	.word	0x0000908d
    9424:	40001c00 	.word	0x40001c00
    9428:	000090cd 	.word	0x000090cd
    942c:	00009301 	.word	0x00009301

00009430 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    9430:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    9432:	78d3      	ldrb	r3, [r2, #3]
    9434:	2b00      	cmp	r3, #0
    9436:	d11e      	bne.n	9476 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    9438:	7813      	ldrb	r3, [r2, #0]
    943a:	2b80      	cmp	r3, #128	; 0x80
    943c:	d004      	beq.n	9448 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    943e:	061b      	lsls	r3, r3, #24
    9440:	2480      	movs	r4, #128	; 0x80
    9442:	0264      	lsls	r4, r4, #9
    9444:	4323      	orrs	r3, r4
    9446:	e000      	b.n	944a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    9448:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    944a:	7854      	ldrb	r4, [r2, #1]
    944c:	2502      	movs	r5, #2
    944e:	43ac      	bics	r4, r5
    9450:	d10a      	bne.n	9468 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    9452:	7894      	ldrb	r4, [r2, #2]
    9454:	2c00      	cmp	r4, #0
    9456:	d103      	bne.n	9460 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    9458:	2480      	movs	r4, #128	; 0x80
    945a:	02a4      	lsls	r4, r4, #10
    945c:	4323      	orrs	r3, r4
    945e:	e002      	b.n	9466 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    9460:	24c0      	movs	r4, #192	; 0xc0
    9462:	02e4      	lsls	r4, r4, #11
    9464:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    9466:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9468:	7854      	ldrb	r4, [r2, #1]
    946a:	3c01      	subs	r4, #1
    946c:	2c01      	cmp	r4, #1
    946e:	d812      	bhi.n	9496 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    9470:	4c18      	ldr	r4, [pc, #96]	; (94d4 <_system_pinmux_config+0xa4>)
    9472:	4023      	ands	r3, r4
    9474:	e00f      	b.n	9496 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    9476:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9478:	040b      	lsls	r3, r1, #16
    947a:	0c1b      	lsrs	r3, r3, #16
    947c:	24a0      	movs	r4, #160	; 0xa0
    947e:	05e4      	lsls	r4, r4, #23
    9480:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9482:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9484:	0c0b      	lsrs	r3, r1, #16
    9486:	24d0      	movs	r4, #208	; 0xd0
    9488:	0624      	lsls	r4, r4, #24
    948a:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    948c:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    948e:	78d3      	ldrb	r3, [r2, #3]
    9490:	2b00      	cmp	r3, #0
    9492:	d018      	beq.n	94c6 <_system_pinmux_config+0x96>
    9494:	e01c      	b.n	94d0 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9496:	040c      	lsls	r4, r1, #16
    9498:	0c24      	lsrs	r4, r4, #16
    949a:	25a0      	movs	r5, #160	; 0xa0
    949c:	05ed      	lsls	r5, r5, #23
    949e:	432c      	orrs	r4, r5
    94a0:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    94a2:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    94a4:	0c0c      	lsrs	r4, r1, #16
    94a6:	25d0      	movs	r5, #208	; 0xd0
    94a8:	062d      	lsls	r5, r5, #24
    94aa:	432c      	orrs	r4, r5
    94ac:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    94ae:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    94b0:	78d4      	ldrb	r4, [r2, #3]
    94b2:	2c00      	cmp	r4, #0
    94b4:	d10c      	bne.n	94d0 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    94b6:	035b      	lsls	r3, r3, #13
    94b8:	d505      	bpl.n	94c6 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    94ba:	7893      	ldrb	r3, [r2, #2]
    94bc:	2b01      	cmp	r3, #1
    94be:	d101      	bne.n	94c4 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    94c0:	6181      	str	r1, [r0, #24]
    94c2:	e000      	b.n	94c6 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    94c4:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    94c6:	7853      	ldrb	r3, [r2, #1]
    94c8:	3b01      	subs	r3, #1
    94ca:	2b01      	cmp	r3, #1
    94cc:	d800      	bhi.n	94d0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    94ce:	6081      	str	r1, [r0, #8]
		}
	}
}
    94d0:	bd30      	pop	{r4, r5, pc}
    94d2:	46c0      	nop			; (mov r8, r8)
    94d4:	fffbffff 	.word	0xfffbffff

000094d8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    94d8:	b510      	push	{r4, lr}
    94da:	0003      	movs	r3, r0
    94dc:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94de:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    94e0:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94e2:	2900      	cmp	r1, #0
    94e4:	d105      	bne.n	94f2 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    94e6:	0958      	lsrs	r0, r3, #5
    94e8:	01c0      	lsls	r0, r0, #7
    94ea:	2182      	movs	r1, #130	; 0x82
    94ec:	05c9      	lsls	r1, r1, #23
    94ee:	468c      	mov	ip, r1
    94f0:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    94f2:	211f      	movs	r1, #31
    94f4:	400b      	ands	r3, r1
    94f6:	391e      	subs	r1, #30
    94f8:	4099      	lsls	r1, r3
    94fa:	4b01      	ldr	r3, [pc, #4]	; (9500 <system_pinmux_pin_set_config+0x28>)
    94fc:	4798      	blx	r3
}
    94fe:	bd10      	pop	{r4, pc}
    9500:	00009431 	.word	0x00009431

00009504 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    9504:	4770      	bx	lr
    9506:	46c0      	nop			; (mov r8, r8)

00009508 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    9508:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    950a:	4b05      	ldr	r3, [pc, #20]	; (9520 <system_init+0x18>)
    950c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    950e:	4b05      	ldr	r3, [pc, #20]	; (9524 <system_init+0x1c>)
    9510:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    9512:	4b05      	ldr	r3, [pc, #20]	; (9528 <system_init+0x20>)
    9514:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    9516:	4b05      	ldr	r3, [pc, #20]	; (952c <system_init+0x24>)
    9518:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    951a:	4b05      	ldr	r3, [pc, #20]	; (9530 <system_init+0x28>)
    951c:	4798      	blx	r3
}
    951e:	bd10      	pop	{r4, pc}
    9520:	00009159 	.word	0x00009159
    9524:	00009089 	.word	0x00009089
    9528:	00009505 	.word	0x00009505
    952c:	000080c1 	.word	0x000080c1
    9530:	00009505 	.word	0x00009505

00009534 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    9534:	e7fe      	b.n	9534 <Dummy_Handler>
    9536:	46c0      	nop			; (mov r8, r8)

00009538 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    9538:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    953a:	4b1b      	ldr	r3, [pc, #108]	; (95a8 <Reset_Handler+0x70>)
    953c:	4a1b      	ldr	r2, [pc, #108]	; (95ac <Reset_Handler+0x74>)
    953e:	429a      	cmp	r2, r3
    9540:	d003      	beq.n	954a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    9542:	4b1b      	ldr	r3, [pc, #108]	; (95b0 <Reset_Handler+0x78>)
    9544:	4a18      	ldr	r2, [pc, #96]	; (95a8 <Reset_Handler+0x70>)
    9546:	429a      	cmp	r2, r3
    9548:	d304      	bcc.n	9554 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    954a:	4b1a      	ldr	r3, [pc, #104]	; (95b4 <Reset_Handler+0x7c>)
    954c:	4a1a      	ldr	r2, [pc, #104]	; (95b8 <Reset_Handler+0x80>)
    954e:	429a      	cmp	r2, r3
    9550:	d310      	bcc.n	9574 <Reset_Handler+0x3c>
    9552:	e01e      	b.n	9592 <Reset_Handler+0x5a>
    9554:	4a19      	ldr	r2, [pc, #100]	; (95bc <Reset_Handler+0x84>)
    9556:	4b16      	ldr	r3, [pc, #88]	; (95b0 <Reset_Handler+0x78>)
    9558:	3303      	adds	r3, #3
    955a:	1a9b      	subs	r3, r3, r2
    955c:	089b      	lsrs	r3, r3, #2
    955e:	3301      	adds	r3, #1
    9560:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    9562:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    9564:	4810      	ldr	r0, [pc, #64]	; (95a8 <Reset_Handler+0x70>)
    9566:	4911      	ldr	r1, [pc, #68]	; (95ac <Reset_Handler+0x74>)
    9568:	588c      	ldr	r4, [r1, r2]
    956a:	5084      	str	r4, [r0, r2]
    956c:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    956e:	429a      	cmp	r2, r3
    9570:	d1fa      	bne.n	9568 <Reset_Handler+0x30>
    9572:	e7ea      	b.n	954a <Reset_Handler+0x12>
    9574:	4a12      	ldr	r2, [pc, #72]	; (95c0 <Reset_Handler+0x88>)
    9576:	4b0f      	ldr	r3, [pc, #60]	; (95b4 <Reset_Handler+0x7c>)
    9578:	3303      	adds	r3, #3
    957a:	1a9b      	subs	r3, r3, r2
    957c:	089b      	lsrs	r3, r3, #2
    957e:	3301      	adds	r3, #1
    9580:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9582:	2200      	movs	r2, #0
                *pDest++ = 0;
    9584:	480c      	ldr	r0, [pc, #48]	; (95b8 <Reset_Handler+0x80>)
    9586:	2100      	movs	r1, #0
    9588:	1814      	adds	r4, r2, r0
    958a:	6021      	str	r1, [r4, #0]
    958c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    958e:	429a      	cmp	r2, r3
    9590:	d1fa      	bne.n	9588 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    9592:	4a0c      	ldr	r2, [pc, #48]	; (95c4 <Reset_Handler+0x8c>)
    9594:	21ff      	movs	r1, #255	; 0xff
    9596:	4b0c      	ldr	r3, [pc, #48]	; (95c8 <Reset_Handler+0x90>)
    9598:	438b      	bics	r3, r1
    959a:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    959c:	4b0b      	ldr	r3, [pc, #44]	; (95cc <Reset_Handler+0x94>)
    959e:	4798      	blx	r3

        /* Branch to main function */
        main();
    95a0:	4b0b      	ldr	r3, [pc, #44]	; (95d0 <Reset_Handler+0x98>)
    95a2:	4798      	blx	r3
    95a4:	e7fe      	b.n	95a4 <Reset_Handler+0x6c>
    95a6:	46c0      	nop			; (mov r8, r8)
    95a8:	20000000 	.word	0x20000000
    95ac:	0000a084 	.word	0x0000a084
    95b0:	20000010 	.word	0x20000010
    95b4:	200010e0 	.word	0x200010e0
    95b8:	20000010 	.word	0x20000010
    95bc:	20000004 	.word	0x20000004
    95c0:	20000014 	.word	0x20000014
    95c4:	e000ed00 	.word	0xe000ed00
    95c8:	00004000 	.word	0x00004000
    95cc:	000099c5 	.word	0x000099c5
    95d0:	000095d5 	.word	0x000095d5

000095d4 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    95d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    95d6:	4b28      	ldr	r3, [pc, #160]	; (9678 <main+0xa4>)
    95d8:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    95da:	4b28      	ldr	r3, [pc, #160]	; (967c <main+0xa8>)
    95dc:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    95de:	4b28      	ldr	r3, [pc, #160]	; (9680 <main+0xac>)
    95e0:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    95e2:	4b28      	ldr	r3, [pc, #160]	; (9684 <main+0xb0>)
    95e4:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    95e6:	4b28      	ldr	r3, [pc, #160]	; (9688 <main+0xb4>)
    95e8:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    95ea:	4b28      	ldr	r3, [pc, #160]	; (968c <main+0xb8>)
    95ec:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    95ee:	4b28      	ldr	r3, [pc, #160]	; (9690 <main+0xbc>)
    95f0:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    95f2:	4b28      	ldr	r3, [pc, #160]	; (9694 <main+0xc0>)
    95f4:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    95f6:	4b28      	ldr	r3, [pc, #160]	; (9698 <main+0xc4>)
    95f8:	4798      	blx	r3
	can_set_standard_filter_1();
    95fa:	4b28      	ldr	r3, [pc, #160]	; (969c <main+0xc8>)
    95fc:	4798      	blx	r3
	buff_init();
    95fe:	4b28      	ldr	r3, [pc, #160]	; (96a0 <main+0xcc>)
    9600:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    9602:	4b28      	ldr	r3, [pc, #160]	; (96a4 <main+0xd0>)
    9604:	4798      	blx	r3
    9606:	2482      	movs	r4, #130	; 0x82
    9608:	05e4      	lsls	r4, r4, #23
    960a:	0026      	movs	r6, r4
    960c:	3680      	adds	r6, #128	; 0x80
    960e:	2780      	movs	r7, #128	; 0x80
    9610:	02bf      	lsls	r7, r7, #10
    9612:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    9614:	2032      	movs	r0, #50	; 0x32
    9616:	4d24      	ldr	r5, [pc, #144]	; (96a8 <main+0xd4>)
    9618:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    961a:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    961c:	2201      	movs	r2, #1
    961e:	4b23      	ldr	r3, [pc, #140]	; (96ac <main+0xd8>)
    9620:	701a      	strb	r2, [r3, #0]
    9622:	f3bf 8f5f 	dmb	sy
    9626:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    9628:	4b21      	ldr	r3, [pc, #132]	; (96b0 <main+0xdc>)
    962a:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    962c:	4b21      	ldr	r3, [pc, #132]	; (96b4 <main+0xe0>)
    962e:	881b      	ldrh	r3, [r3, #0]
    9630:	b29b      	uxth	r3, r3
    9632:	4a21      	ldr	r2, [pc, #132]	; (96b8 <main+0xe4>)
    9634:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    9636:	4b21      	ldr	r3, [pc, #132]	; (96bc <main+0xe8>)
    9638:	4798      	blx	r3
	delay_ms(300);
    963a:	2096      	movs	r0, #150	; 0x96
    963c:	0040      	lsls	r0, r0, #1
    963e:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    9640:	2200      	movs	r2, #0
    9642:	4b1f      	ldr	r3, [pc, #124]	; (96c0 <main+0xec>)
    9644:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    9646:	4a1f      	ldr	r2, [pc, #124]	; (96c4 <main+0xf0>)
    9648:	7853      	ldrb	r3, [r2, #1]
    964a:	2110      	movs	r1, #16
    964c:	438b      	bics	r3, r1
    964e:	7053      	strb	r3, [r2, #1]
    9650:	2380      	movs	r3, #128	; 0x80
    9652:	051b      	lsls	r3, r3, #20
    9654:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9656:	2380      	movs	r3, #128	; 0x80
    9658:	055b      	lsls	r3, r3, #21
    965a:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	Address_Init(); //初始化设备地址
    965c:	4b1a      	ldr	r3, [pc, #104]	; (96c8 <main+0xf4>)
    965e:	4798      	blx	r3
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9660:	4d1a      	ldr	r5, [pc, #104]	; (96cc <main+0xf8>)
		if (AFE_disconnect)
    9662:	4c1b      	ldr	r4, [pc, #108]	; (96d0 <main+0xfc>)
		{
			AFE_Init();
		}
		else
		{
			AFE_Reg_Read();	
    9664:	4e1b      	ldr	r6, [pc, #108]	; (96d4 <main+0x100>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9666:	47a8      	blx	r5
		if (AFE_disconnect)
    9668:	7823      	ldrb	r3, [r4, #0]
    966a:	2b00      	cmp	r3, #0
    966c:	d002      	beq.n	9674 <main+0xa0>
		{
			AFE_Init();
    966e:	4b13      	ldr	r3, [pc, #76]	; (96bc <main+0xe8>)
    9670:	4798      	blx	r3
    9672:	e7f8      	b.n	9666 <main+0x92>
		}
		else
		{
			AFE_Reg_Read();	
    9674:	47b0      	blx	r6
    9676:	e7f6      	b.n	9666 <main+0x92>
    9678:	00003000 	.word	0x00003000
    967c:	00009509 	.word	0x00009509
    9680:	000075ad 	.word	0x000075ad
    9684:	00008ec1 	.word	0x00008ec1
    9688:	000070dd 	.word	0x000070dd
    968c:	00005691 	.word	0x00005691
    9690:	00004139 	.word	0x00004139
    9694:	00005981 	.word	0x00005981
    9698:	00004c69 	.word	0x00004c69
    969c:	00004d25 	.word	0x00004d25
    96a0:	00004dd1 	.word	0x00004dd1
    96a4:	00005fa1 	.word	0x00005fa1
    96a8:	00007619 	.word	0x00007619
    96ac:	2000000c 	.word	0x2000000c
    96b0:	00005929 	.word	0x00005929
    96b4:	20000f02 	.word	0x20000f02
    96b8:	20000ecc 	.word	0x20000ecc
    96bc:	00004765 	.word	0x00004765
    96c0:	20000f24 	.word	0x20000f24
    96c4:	200010bc 	.word	0x200010bc
    96c8:	000055bd 	.word	0x000055bd
    96cc:	000053b5 	.word	0x000053b5
    96d0:	20000f70 	.word	0x20000f70
    96d4:	00004a39 	.word	0x00004a39

000096d8 <__aeabi_uidiv>:
    96d8:	2200      	movs	r2, #0
    96da:	0843      	lsrs	r3, r0, #1
    96dc:	428b      	cmp	r3, r1
    96de:	d374      	bcc.n	97ca <__aeabi_uidiv+0xf2>
    96e0:	0903      	lsrs	r3, r0, #4
    96e2:	428b      	cmp	r3, r1
    96e4:	d35f      	bcc.n	97a6 <__aeabi_uidiv+0xce>
    96e6:	0a03      	lsrs	r3, r0, #8
    96e8:	428b      	cmp	r3, r1
    96ea:	d344      	bcc.n	9776 <__aeabi_uidiv+0x9e>
    96ec:	0b03      	lsrs	r3, r0, #12
    96ee:	428b      	cmp	r3, r1
    96f0:	d328      	bcc.n	9744 <__aeabi_uidiv+0x6c>
    96f2:	0c03      	lsrs	r3, r0, #16
    96f4:	428b      	cmp	r3, r1
    96f6:	d30d      	bcc.n	9714 <__aeabi_uidiv+0x3c>
    96f8:	22ff      	movs	r2, #255	; 0xff
    96fa:	0209      	lsls	r1, r1, #8
    96fc:	ba12      	rev	r2, r2
    96fe:	0c03      	lsrs	r3, r0, #16
    9700:	428b      	cmp	r3, r1
    9702:	d302      	bcc.n	970a <__aeabi_uidiv+0x32>
    9704:	1212      	asrs	r2, r2, #8
    9706:	0209      	lsls	r1, r1, #8
    9708:	d065      	beq.n	97d6 <__aeabi_uidiv+0xfe>
    970a:	0b03      	lsrs	r3, r0, #12
    970c:	428b      	cmp	r3, r1
    970e:	d319      	bcc.n	9744 <__aeabi_uidiv+0x6c>
    9710:	e000      	b.n	9714 <__aeabi_uidiv+0x3c>
    9712:	0a09      	lsrs	r1, r1, #8
    9714:	0bc3      	lsrs	r3, r0, #15
    9716:	428b      	cmp	r3, r1
    9718:	d301      	bcc.n	971e <__aeabi_uidiv+0x46>
    971a:	03cb      	lsls	r3, r1, #15
    971c:	1ac0      	subs	r0, r0, r3
    971e:	4152      	adcs	r2, r2
    9720:	0b83      	lsrs	r3, r0, #14
    9722:	428b      	cmp	r3, r1
    9724:	d301      	bcc.n	972a <__aeabi_uidiv+0x52>
    9726:	038b      	lsls	r3, r1, #14
    9728:	1ac0      	subs	r0, r0, r3
    972a:	4152      	adcs	r2, r2
    972c:	0b43      	lsrs	r3, r0, #13
    972e:	428b      	cmp	r3, r1
    9730:	d301      	bcc.n	9736 <__aeabi_uidiv+0x5e>
    9732:	034b      	lsls	r3, r1, #13
    9734:	1ac0      	subs	r0, r0, r3
    9736:	4152      	adcs	r2, r2
    9738:	0b03      	lsrs	r3, r0, #12
    973a:	428b      	cmp	r3, r1
    973c:	d301      	bcc.n	9742 <__aeabi_uidiv+0x6a>
    973e:	030b      	lsls	r3, r1, #12
    9740:	1ac0      	subs	r0, r0, r3
    9742:	4152      	adcs	r2, r2
    9744:	0ac3      	lsrs	r3, r0, #11
    9746:	428b      	cmp	r3, r1
    9748:	d301      	bcc.n	974e <__aeabi_uidiv+0x76>
    974a:	02cb      	lsls	r3, r1, #11
    974c:	1ac0      	subs	r0, r0, r3
    974e:	4152      	adcs	r2, r2
    9750:	0a83      	lsrs	r3, r0, #10
    9752:	428b      	cmp	r3, r1
    9754:	d301      	bcc.n	975a <__aeabi_uidiv+0x82>
    9756:	028b      	lsls	r3, r1, #10
    9758:	1ac0      	subs	r0, r0, r3
    975a:	4152      	adcs	r2, r2
    975c:	0a43      	lsrs	r3, r0, #9
    975e:	428b      	cmp	r3, r1
    9760:	d301      	bcc.n	9766 <__aeabi_uidiv+0x8e>
    9762:	024b      	lsls	r3, r1, #9
    9764:	1ac0      	subs	r0, r0, r3
    9766:	4152      	adcs	r2, r2
    9768:	0a03      	lsrs	r3, r0, #8
    976a:	428b      	cmp	r3, r1
    976c:	d301      	bcc.n	9772 <__aeabi_uidiv+0x9a>
    976e:	020b      	lsls	r3, r1, #8
    9770:	1ac0      	subs	r0, r0, r3
    9772:	4152      	adcs	r2, r2
    9774:	d2cd      	bcs.n	9712 <__aeabi_uidiv+0x3a>
    9776:	09c3      	lsrs	r3, r0, #7
    9778:	428b      	cmp	r3, r1
    977a:	d301      	bcc.n	9780 <__aeabi_uidiv+0xa8>
    977c:	01cb      	lsls	r3, r1, #7
    977e:	1ac0      	subs	r0, r0, r3
    9780:	4152      	adcs	r2, r2
    9782:	0983      	lsrs	r3, r0, #6
    9784:	428b      	cmp	r3, r1
    9786:	d301      	bcc.n	978c <__aeabi_uidiv+0xb4>
    9788:	018b      	lsls	r3, r1, #6
    978a:	1ac0      	subs	r0, r0, r3
    978c:	4152      	adcs	r2, r2
    978e:	0943      	lsrs	r3, r0, #5
    9790:	428b      	cmp	r3, r1
    9792:	d301      	bcc.n	9798 <__aeabi_uidiv+0xc0>
    9794:	014b      	lsls	r3, r1, #5
    9796:	1ac0      	subs	r0, r0, r3
    9798:	4152      	adcs	r2, r2
    979a:	0903      	lsrs	r3, r0, #4
    979c:	428b      	cmp	r3, r1
    979e:	d301      	bcc.n	97a4 <__aeabi_uidiv+0xcc>
    97a0:	010b      	lsls	r3, r1, #4
    97a2:	1ac0      	subs	r0, r0, r3
    97a4:	4152      	adcs	r2, r2
    97a6:	08c3      	lsrs	r3, r0, #3
    97a8:	428b      	cmp	r3, r1
    97aa:	d301      	bcc.n	97b0 <__aeabi_uidiv+0xd8>
    97ac:	00cb      	lsls	r3, r1, #3
    97ae:	1ac0      	subs	r0, r0, r3
    97b0:	4152      	adcs	r2, r2
    97b2:	0883      	lsrs	r3, r0, #2
    97b4:	428b      	cmp	r3, r1
    97b6:	d301      	bcc.n	97bc <__aeabi_uidiv+0xe4>
    97b8:	008b      	lsls	r3, r1, #2
    97ba:	1ac0      	subs	r0, r0, r3
    97bc:	4152      	adcs	r2, r2
    97be:	0843      	lsrs	r3, r0, #1
    97c0:	428b      	cmp	r3, r1
    97c2:	d301      	bcc.n	97c8 <__aeabi_uidiv+0xf0>
    97c4:	004b      	lsls	r3, r1, #1
    97c6:	1ac0      	subs	r0, r0, r3
    97c8:	4152      	adcs	r2, r2
    97ca:	1a41      	subs	r1, r0, r1
    97cc:	d200      	bcs.n	97d0 <__aeabi_uidiv+0xf8>
    97ce:	4601      	mov	r1, r0
    97d0:	4152      	adcs	r2, r2
    97d2:	4610      	mov	r0, r2
    97d4:	4770      	bx	lr
    97d6:	e7ff      	b.n	97d8 <__aeabi_uidiv+0x100>
    97d8:	b501      	push	{r0, lr}
    97da:	2000      	movs	r0, #0
    97dc:	f000 f8f0 	bl	99c0 <__aeabi_idiv0>
    97e0:	bd02      	pop	{r1, pc}
    97e2:	46c0      	nop			; (mov r8, r8)

000097e4 <__aeabi_uidivmod>:
    97e4:	2900      	cmp	r1, #0
    97e6:	d0f7      	beq.n	97d8 <__aeabi_uidiv+0x100>
    97e8:	e776      	b.n	96d8 <__aeabi_uidiv>
    97ea:	4770      	bx	lr

000097ec <__aeabi_idiv>:
    97ec:	4603      	mov	r3, r0
    97ee:	430b      	orrs	r3, r1
    97f0:	d47f      	bmi.n	98f2 <__aeabi_idiv+0x106>
    97f2:	2200      	movs	r2, #0
    97f4:	0843      	lsrs	r3, r0, #1
    97f6:	428b      	cmp	r3, r1
    97f8:	d374      	bcc.n	98e4 <__aeabi_idiv+0xf8>
    97fa:	0903      	lsrs	r3, r0, #4
    97fc:	428b      	cmp	r3, r1
    97fe:	d35f      	bcc.n	98c0 <__aeabi_idiv+0xd4>
    9800:	0a03      	lsrs	r3, r0, #8
    9802:	428b      	cmp	r3, r1
    9804:	d344      	bcc.n	9890 <__aeabi_idiv+0xa4>
    9806:	0b03      	lsrs	r3, r0, #12
    9808:	428b      	cmp	r3, r1
    980a:	d328      	bcc.n	985e <__aeabi_idiv+0x72>
    980c:	0c03      	lsrs	r3, r0, #16
    980e:	428b      	cmp	r3, r1
    9810:	d30d      	bcc.n	982e <__aeabi_idiv+0x42>
    9812:	22ff      	movs	r2, #255	; 0xff
    9814:	0209      	lsls	r1, r1, #8
    9816:	ba12      	rev	r2, r2
    9818:	0c03      	lsrs	r3, r0, #16
    981a:	428b      	cmp	r3, r1
    981c:	d302      	bcc.n	9824 <__aeabi_idiv+0x38>
    981e:	1212      	asrs	r2, r2, #8
    9820:	0209      	lsls	r1, r1, #8
    9822:	d065      	beq.n	98f0 <__aeabi_idiv+0x104>
    9824:	0b03      	lsrs	r3, r0, #12
    9826:	428b      	cmp	r3, r1
    9828:	d319      	bcc.n	985e <__aeabi_idiv+0x72>
    982a:	e000      	b.n	982e <__aeabi_idiv+0x42>
    982c:	0a09      	lsrs	r1, r1, #8
    982e:	0bc3      	lsrs	r3, r0, #15
    9830:	428b      	cmp	r3, r1
    9832:	d301      	bcc.n	9838 <__aeabi_idiv+0x4c>
    9834:	03cb      	lsls	r3, r1, #15
    9836:	1ac0      	subs	r0, r0, r3
    9838:	4152      	adcs	r2, r2
    983a:	0b83      	lsrs	r3, r0, #14
    983c:	428b      	cmp	r3, r1
    983e:	d301      	bcc.n	9844 <__aeabi_idiv+0x58>
    9840:	038b      	lsls	r3, r1, #14
    9842:	1ac0      	subs	r0, r0, r3
    9844:	4152      	adcs	r2, r2
    9846:	0b43      	lsrs	r3, r0, #13
    9848:	428b      	cmp	r3, r1
    984a:	d301      	bcc.n	9850 <__aeabi_idiv+0x64>
    984c:	034b      	lsls	r3, r1, #13
    984e:	1ac0      	subs	r0, r0, r3
    9850:	4152      	adcs	r2, r2
    9852:	0b03      	lsrs	r3, r0, #12
    9854:	428b      	cmp	r3, r1
    9856:	d301      	bcc.n	985c <__aeabi_idiv+0x70>
    9858:	030b      	lsls	r3, r1, #12
    985a:	1ac0      	subs	r0, r0, r3
    985c:	4152      	adcs	r2, r2
    985e:	0ac3      	lsrs	r3, r0, #11
    9860:	428b      	cmp	r3, r1
    9862:	d301      	bcc.n	9868 <__aeabi_idiv+0x7c>
    9864:	02cb      	lsls	r3, r1, #11
    9866:	1ac0      	subs	r0, r0, r3
    9868:	4152      	adcs	r2, r2
    986a:	0a83      	lsrs	r3, r0, #10
    986c:	428b      	cmp	r3, r1
    986e:	d301      	bcc.n	9874 <__aeabi_idiv+0x88>
    9870:	028b      	lsls	r3, r1, #10
    9872:	1ac0      	subs	r0, r0, r3
    9874:	4152      	adcs	r2, r2
    9876:	0a43      	lsrs	r3, r0, #9
    9878:	428b      	cmp	r3, r1
    987a:	d301      	bcc.n	9880 <__aeabi_idiv+0x94>
    987c:	024b      	lsls	r3, r1, #9
    987e:	1ac0      	subs	r0, r0, r3
    9880:	4152      	adcs	r2, r2
    9882:	0a03      	lsrs	r3, r0, #8
    9884:	428b      	cmp	r3, r1
    9886:	d301      	bcc.n	988c <__aeabi_idiv+0xa0>
    9888:	020b      	lsls	r3, r1, #8
    988a:	1ac0      	subs	r0, r0, r3
    988c:	4152      	adcs	r2, r2
    988e:	d2cd      	bcs.n	982c <__aeabi_idiv+0x40>
    9890:	09c3      	lsrs	r3, r0, #7
    9892:	428b      	cmp	r3, r1
    9894:	d301      	bcc.n	989a <__aeabi_idiv+0xae>
    9896:	01cb      	lsls	r3, r1, #7
    9898:	1ac0      	subs	r0, r0, r3
    989a:	4152      	adcs	r2, r2
    989c:	0983      	lsrs	r3, r0, #6
    989e:	428b      	cmp	r3, r1
    98a0:	d301      	bcc.n	98a6 <__aeabi_idiv+0xba>
    98a2:	018b      	lsls	r3, r1, #6
    98a4:	1ac0      	subs	r0, r0, r3
    98a6:	4152      	adcs	r2, r2
    98a8:	0943      	lsrs	r3, r0, #5
    98aa:	428b      	cmp	r3, r1
    98ac:	d301      	bcc.n	98b2 <__aeabi_idiv+0xc6>
    98ae:	014b      	lsls	r3, r1, #5
    98b0:	1ac0      	subs	r0, r0, r3
    98b2:	4152      	adcs	r2, r2
    98b4:	0903      	lsrs	r3, r0, #4
    98b6:	428b      	cmp	r3, r1
    98b8:	d301      	bcc.n	98be <__aeabi_idiv+0xd2>
    98ba:	010b      	lsls	r3, r1, #4
    98bc:	1ac0      	subs	r0, r0, r3
    98be:	4152      	adcs	r2, r2
    98c0:	08c3      	lsrs	r3, r0, #3
    98c2:	428b      	cmp	r3, r1
    98c4:	d301      	bcc.n	98ca <__aeabi_idiv+0xde>
    98c6:	00cb      	lsls	r3, r1, #3
    98c8:	1ac0      	subs	r0, r0, r3
    98ca:	4152      	adcs	r2, r2
    98cc:	0883      	lsrs	r3, r0, #2
    98ce:	428b      	cmp	r3, r1
    98d0:	d301      	bcc.n	98d6 <__aeabi_idiv+0xea>
    98d2:	008b      	lsls	r3, r1, #2
    98d4:	1ac0      	subs	r0, r0, r3
    98d6:	4152      	adcs	r2, r2
    98d8:	0843      	lsrs	r3, r0, #1
    98da:	428b      	cmp	r3, r1
    98dc:	d301      	bcc.n	98e2 <__aeabi_idiv+0xf6>
    98de:	004b      	lsls	r3, r1, #1
    98e0:	1ac0      	subs	r0, r0, r3
    98e2:	4152      	adcs	r2, r2
    98e4:	1a41      	subs	r1, r0, r1
    98e6:	d200      	bcs.n	98ea <__aeabi_idiv+0xfe>
    98e8:	4601      	mov	r1, r0
    98ea:	4152      	adcs	r2, r2
    98ec:	4610      	mov	r0, r2
    98ee:	4770      	bx	lr
    98f0:	e05d      	b.n	99ae <__aeabi_idiv+0x1c2>
    98f2:	0fca      	lsrs	r2, r1, #31
    98f4:	d000      	beq.n	98f8 <__aeabi_idiv+0x10c>
    98f6:	4249      	negs	r1, r1
    98f8:	1003      	asrs	r3, r0, #32
    98fa:	d300      	bcc.n	98fe <__aeabi_idiv+0x112>
    98fc:	4240      	negs	r0, r0
    98fe:	4053      	eors	r3, r2
    9900:	2200      	movs	r2, #0
    9902:	469c      	mov	ip, r3
    9904:	0903      	lsrs	r3, r0, #4
    9906:	428b      	cmp	r3, r1
    9908:	d32d      	bcc.n	9966 <__aeabi_idiv+0x17a>
    990a:	0a03      	lsrs	r3, r0, #8
    990c:	428b      	cmp	r3, r1
    990e:	d312      	bcc.n	9936 <__aeabi_idiv+0x14a>
    9910:	22fc      	movs	r2, #252	; 0xfc
    9912:	0189      	lsls	r1, r1, #6
    9914:	ba12      	rev	r2, r2
    9916:	0a03      	lsrs	r3, r0, #8
    9918:	428b      	cmp	r3, r1
    991a:	d30c      	bcc.n	9936 <__aeabi_idiv+0x14a>
    991c:	0189      	lsls	r1, r1, #6
    991e:	1192      	asrs	r2, r2, #6
    9920:	428b      	cmp	r3, r1
    9922:	d308      	bcc.n	9936 <__aeabi_idiv+0x14a>
    9924:	0189      	lsls	r1, r1, #6
    9926:	1192      	asrs	r2, r2, #6
    9928:	428b      	cmp	r3, r1
    992a:	d304      	bcc.n	9936 <__aeabi_idiv+0x14a>
    992c:	0189      	lsls	r1, r1, #6
    992e:	d03a      	beq.n	99a6 <__aeabi_idiv+0x1ba>
    9930:	1192      	asrs	r2, r2, #6
    9932:	e000      	b.n	9936 <__aeabi_idiv+0x14a>
    9934:	0989      	lsrs	r1, r1, #6
    9936:	09c3      	lsrs	r3, r0, #7
    9938:	428b      	cmp	r3, r1
    993a:	d301      	bcc.n	9940 <__aeabi_idiv+0x154>
    993c:	01cb      	lsls	r3, r1, #7
    993e:	1ac0      	subs	r0, r0, r3
    9940:	4152      	adcs	r2, r2
    9942:	0983      	lsrs	r3, r0, #6
    9944:	428b      	cmp	r3, r1
    9946:	d301      	bcc.n	994c <__aeabi_idiv+0x160>
    9948:	018b      	lsls	r3, r1, #6
    994a:	1ac0      	subs	r0, r0, r3
    994c:	4152      	adcs	r2, r2
    994e:	0943      	lsrs	r3, r0, #5
    9950:	428b      	cmp	r3, r1
    9952:	d301      	bcc.n	9958 <__aeabi_idiv+0x16c>
    9954:	014b      	lsls	r3, r1, #5
    9956:	1ac0      	subs	r0, r0, r3
    9958:	4152      	adcs	r2, r2
    995a:	0903      	lsrs	r3, r0, #4
    995c:	428b      	cmp	r3, r1
    995e:	d301      	bcc.n	9964 <__aeabi_idiv+0x178>
    9960:	010b      	lsls	r3, r1, #4
    9962:	1ac0      	subs	r0, r0, r3
    9964:	4152      	adcs	r2, r2
    9966:	08c3      	lsrs	r3, r0, #3
    9968:	428b      	cmp	r3, r1
    996a:	d301      	bcc.n	9970 <__aeabi_idiv+0x184>
    996c:	00cb      	lsls	r3, r1, #3
    996e:	1ac0      	subs	r0, r0, r3
    9970:	4152      	adcs	r2, r2
    9972:	0883      	lsrs	r3, r0, #2
    9974:	428b      	cmp	r3, r1
    9976:	d301      	bcc.n	997c <__aeabi_idiv+0x190>
    9978:	008b      	lsls	r3, r1, #2
    997a:	1ac0      	subs	r0, r0, r3
    997c:	4152      	adcs	r2, r2
    997e:	d2d9      	bcs.n	9934 <__aeabi_idiv+0x148>
    9980:	0843      	lsrs	r3, r0, #1
    9982:	428b      	cmp	r3, r1
    9984:	d301      	bcc.n	998a <__aeabi_idiv+0x19e>
    9986:	004b      	lsls	r3, r1, #1
    9988:	1ac0      	subs	r0, r0, r3
    998a:	4152      	adcs	r2, r2
    998c:	1a41      	subs	r1, r0, r1
    998e:	d200      	bcs.n	9992 <__aeabi_idiv+0x1a6>
    9990:	4601      	mov	r1, r0
    9992:	4663      	mov	r3, ip
    9994:	4152      	adcs	r2, r2
    9996:	105b      	asrs	r3, r3, #1
    9998:	4610      	mov	r0, r2
    999a:	d301      	bcc.n	99a0 <__aeabi_idiv+0x1b4>
    999c:	4240      	negs	r0, r0
    999e:	2b00      	cmp	r3, #0
    99a0:	d500      	bpl.n	99a4 <__aeabi_idiv+0x1b8>
    99a2:	4249      	negs	r1, r1
    99a4:	4770      	bx	lr
    99a6:	4663      	mov	r3, ip
    99a8:	105b      	asrs	r3, r3, #1
    99aa:	d300      	bcc.n	99ae <__aeabi_idiv+0x1c2>
    99ac:	4240      	negs	r0, r0
    99ae:	b501      	push	{r0, lr}
    99b0:	2000      	movs	r0, #0
    99b2:	f000 f805 	bl	99c0 <__aeabi_idiv0>
    99b6:	bd02      	pop	{r1, pc}

000099b8 <__aeabi_idivmod>:
    99b8:	2900      	cmp	r1, #0
    99ba:	d0f8      	beq.n	99ae <__aeabi_idiv+0x1c2>
    99bc:	e716      	b.n	97ec <__aeabi_idiv>
    99be:	4770      	bx	lr

000099c0 <__aeabi_idiv0>:
    99c0:	4770      	bx	lr
    99c2:	46c0      	nop			; (mov r8, r8)

000099c4 <__libc_init_array>:
    99c4:	4b0e      	ldr	r3, [pc, #56]	; (9a00 <__libc_init_array+0x3c>)
    99c6:	b570      	push	{r4, r5, r6, lr}
    99c8:	2500      	movs	r5, #0
    99ca:	001e      	movs	r6, r3
    99cc:	4c0d      	ldr	r4, [pc, #52]	; (9a04 <__libc_init_array+0x40>)
    99ce:	1ae4      	subs	r4, r4, r3
    99d0:	10a4      	asrs	r4, r4, #2
    99d2:	42a5      	cmp	r5, r4
    99d4:	d004      	beq.n	99e0 <__libc_init_array+0x1c>
    99d6:	00ab      	lsls	r3, r5, #2
    99d8:	58f3      	ldr	r3, [r6, r3]
    99da:	4798      	blx	r3
    99dc:	3501      	adds	r5, #1
    99de:	e7f8      	b.n	99d2 <__libc_init_array+0xe>
    99e0:	f000 fb40 	bl	a064 <_init>
    99e4:	4b08      	ldr	r3, [pc, #32]	; (9a08 <__libc_init_array+0x44>)
    99e6:	2500      	movs	r5, #0
    99e8:	001e      	movs	r6, r3
    99ea:	4c08      	ldr	r4, [pc, #32]	; (9a0c <__libc_init_array+0x48>)
    99ec:	1ae4      	subs	r4, r4, r3
    99ee:	10a4      	asrs	r4, r4, #2
    99f0:	42a5      	cmp	r5, r4
    99f2:	d004      	beq.n	99fe <__libc_init_array+0x3a>
    99f4:	00ab      	lsls	r3, r5, #2
    99f6:	58f3      	ldr	r3, [r6, r3]
    99f8:	4798      	blx	r3
    99fa:	3501      	adds	r5, #1
    99fc:	e7f8      	b.n	99f0 <__libc_init_array+0x2c>
    99fe:	bd70      	pop	{r4, r5, r6, pc}
    9a00:	0000a070 	.word	0x0000a070
    9a04:	0000a070 	.word	0x0000a070
    9a08:	0000a070 	.word	0x0000a070
    9a0c:	0000a074 	.word	0x0000a074

00009a10 <memcpy>:
    9a10:	2300      	movs	r3, #0
    9a12:	b510      	push	{r4, lr}
    9a14:	429a      	cmp	r2, r3
    9a16:	d003      	beq.n	9a20 <memcpy+0x10>
    9a18:	5ccc      	ldrb	r4, [r1, r3]
    9a1a:	54c4      	strb	r4, [r0, r3]
    9a1c:	3301      	adds	r3, #1
    9a1e:	e7f9      	b.n	9a14 <memcpy+0x4>
    9a20:	bd10      	pop	{r4, pc}

00009a22 <memset>:
    9a22:	0003      	movs	r3, r0
    9a24:	1882      	adds	r2, r0, r2
    9a26:	4293      	cmp	r3, r2
    9a28:	d002      	beq.n	9a30 <memset+0xe>
    9a2a:	7019      	strb	r1, [r3, #0]
    9a2c:	3301      	adds	r3, #1
    9a2e:	e7fa      	b.n	9a26 <memset+0x4>
    9a30:	4770      	bx	lr
	...

00009a34 <TEMP_AD_TABLE>:
    9a34:	3b99 3b5b 3b1a 3ad7 3a90 3a47 39fc 39ad     .;[;.;.:.:G:.9.9
    9a44:	395b 3907 38b0 3855 37f8 3797 3734 36ce     [9.9.8U8.7.747.6
    9a54:	3664 35f8 3588 3516 34a1 3429 33ae 3330     d6.5.5.5.4)4.303
    9a64:	32af 322c 31a6 311e 3093 3006 2f76 2ee5     .2,2.1.1.0.0v/..
    9a74:	2e51 2dbc 2d24 2c8b 2bf0 2b54 2ab7 2a18     Q..-$-.,.+T+.*.*
    9a84:	2979 28d8 2837 2795 26f2 2650 25ad 250a     y).(7(.'.&P&.%.%
    9a94:	2467 23c4 2322 2280 21df 213e 209e 2000     g$.#"#.".!>!. . 
    9aa4:	1f62 1ec5 1e2a 1d90 1cf8 1c61 1bcb 1b38     b...*.....a...8.
    9ab4:	1aa6 1a16 1988 18fb 1871 17e9 1763 16df     ........q...c...
    9ac4:	165d 15dd 1560 14e4 146b 13f4 137f 130d     ]...`...k.......
    9ad4:	129d 122f 11c3 1159 10f2 108c 1029 0fc8     ../...Y.....)...
    9ae4:	0f69 0f0d 0eb2 0e59 0e02 0dae 0d5b 0d0a     i.....Y.....[...
    9af4:	0cbb 0c6e 0c23 0bda 0b92 0b4c 0b08 0ac5     ..n.#.....L.....
    9b04:	0a84 0a45 0a07 09cb 0990 0957 091f 08e9     ..E.......W.....
    9b14:	08b3 0880 084d 081c 07ec 07bd 0790 0763     ....M.........c.
    9b24:	0738 070e 06e5 06bd 0696 0670 064b 0626     8.........p.K.&.
    9b34:	0603 05e1 05bf 059d 057b 0559 0537 0515     ........{.Y.7...
    9b44:	04f3 04d1 04af 048d 046b 0449               ........k.I.

00009b50 <TEMP_TABLE>:
    9b50:	e3e2 e5e4 e7e6 e9e8 ebea edec efee f1f0     ................
    9b60:	f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe 0100     ................
    9b70:	0302 0504 0706 0908 0b0a 0d0c 0f0e 1110     ................
    9b80:	1312 1514 1716 1918 1b1a 1d1c 1f1e 2120     .............. !
    9b90:	2322 2524 2726 2928 2b2a 2d2c 2f2e 3130     "#$%&'()*+,-./01
    9ba0:	3332 3534 3736 3938 3b3a 3d3c 3f3e 4140     23456789:;<=>?@A
    9bb0:	4342 4544 4746 4948 4b4a 4d4c 4f4e 5150     BCDEFGHIJKLMNOPQ
    9bc0:	5352 5554 5756 5958 5b5a 5d5c 5f5e 6160     RSTUVWXYZ[\]^_`a
    9bd0:	6362 6564 6766 6968 6b6a 6d6c 6f6e 0000     bcdefghijklmno..

00009be0 <Cell_volt>:
    9be0:	0ceb 0cfc 0d0e 0d1f 0d30 0d42 0d53 0d64     ........0.B.S.d.
    9bf0:	0d75 0d87 0d98 0da1 0daa 0db2 0dbb 0dc4     u...............
    9c00:	0dcd 0dd6 0dde 0de7 0df0 0df5 0dfb 0e00     ................
    9c10:	0e05 0e0b 0e10 0e15 0e1a 0e20 0e25 0e28     .......... .%.(.
    9c20:	0e2b 0e2e 0e31 0e34 0e37 0e3a 0e3d 0e40     +...1.4.7.:.=.@.
    9c30:	0e43 0e47 0e4a 0e4e 0e51 0e55 0e58 0e5c     C.G.J.N.Q.U.X.\.
    9c40:	0e5f 0e63 0e66 0e6e 0e76 0e7e 0e86 0e8f     _.c.f.n.v.~.....
    9c50:	0e97 0e9f 0ea7 0eaf 0eb7 0ec0 0ec8 0ed1     ................
    9c60:	0ed9 0ee2 0eea 0ef3 0efb 0f04 0f0c 0f16     ................
    9c70:	0f1f 0f29 0f32 0f3c 0f45 0f4f 0f58 0f62     ..).2.<.E.O.X.b.
    9c80:	0f6b 0f76 0f80 0f8b 0f96 0fa1 0fab 0fb6     k.v.............
    9c90:	0fc1 0fcb 0fd6 0fe2 0fee 0ffa 1006 1013     ................
    9ca0:	101f 102b 1037 1043 104f 0000               ..+.7.C.O...

00009cac <ucCRC_tCalc>:
    9cac:	d500 aa7f 2bfe 5481 fc29 8356 02d7 7da8     .....+.T).V....}
    9cbc:	8752 f82d 79ac 06d3 ae7b d104 5085 2ffa     R.-..y..{....P./
    9ccc:	71a4 0edb 8f5a f025 588d 27f2 a673 d90c     .q..Z.%..X.'s...
    9cdc:	23f6 5c89 dd08 a277 0adf 75a0 f421 8b5e     .#.\..w....u!.^.
    9cec:	489d 37e2 b663 c91c 61b4 1ecb 9f4a e035     .H.7c....a..J.5.
    9cfc:	1acf 65b0 e431 9b4e 33e6 4c99 cd18 b267     ...e1.N..3.L..g.
    9d0c:	ec39 9346 12c7 6db8 c510 ba6f 3bee 4491     9.F....m..o..;.D
    9d1c:	be6b c114 4095 3fea 9742 e83d 69bc 16c3     k....@.?B.=..i..
    9d2c:	3aef 4590 c411 bb6e 13c6 6cb9 ed38 9247     .:.E..n....l8.G.
    9d3c:	68bd 17c2 9643 e93c 4194 3eeb bf6a c015     .h..C.<..A.>j...
    9d4c:	9e4b e134 60b5 1fca b762 c81d 499c 36e3     K.4..`..b....I.6
    9d5c:	cc19 b366 32e7 4d98 e530 9a4f 1bce 64b1     ..f..2.M0.O....d
    9d6c:	a772 d80d 598c 26f3 8e5b f124 70a5 0fda     r....Y.&[.$..p..
    9d7c:	f520 8a5f 0bde 74a1 dc09 a376 22f7 5d88      ._....t..v..".]
    9d8c:	03d6 7ca9 fd28 8257 2aff 5580 d401 ab7e     ...|(.W..*.U..~.
    9d9c:	5184 2efb af7a d005 78ad 07d2 8653 f92c     .Q..z....x..S.,.
    9dac:	78e8 0000 7b48 0000 7b48 0000 7b48 0000     .x..H{..H{..H{..
    9dbc:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9dcc:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9ddc:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9dec:	78d0 0000 7b48 0000 7b48 0000 7b48 0000     .x..H{..H{..H{..
    9dfc:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e0c:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e1c:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e2c:	78e0 0000 7b48 0000 7b48 0000 7b48 0000     .x..H{..H{..H{..
    9e3c:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e4c:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e5c:	7b48 0000 7b48 0000 7b48 0000 7b48 0000     H{..H{..H{..H{..
    9e6c:	78d8 0000 78f0 0000 78b8 0000 78c8 0000     .x...x...x...x..
    9e7c:	78c0 0000 4400 4200 4800 4200 0002 0000     .x...D.B.H.B....
    9e8c:	0003 0000 0028 0000 0029 0000 0004 0000     ....(...).......
    9e9c:	0005 0000 0006 0000 0007 0000 0008 0000     ................
    9eac:	0009 0000 000a 0000 000b 0000 0020 0000     ............ ...
    9ebc:	0021 0000 0022 0000 0023 0000 0028 0000     !..."...#...(...
    9ecc:	0029 0000 0024 0000 0025 0000 0026 0000     )...$...%...&...
    9edc:	0027 0000 0008 0000 0009 0000               '...........

00009ee8 <_adc_biasrefbuf_pos>:
    9ee8:	0600 0000                                   ....

00009eec <_adc_apbcmasks>:
    9eec:	0000 0002 0000 0004                         ........

00009ef4 <_adc_biascomp_pos>:
    9ef4:	0903 0000                                   ....

00009ef8 <_adc_gclk_ids>:
    9ef8:	2221 0000                                   !"..

00009efc <_adc_extchannel_msb>:
    9efc:	000b 0000 000b 0000                         ........

00009f04 <_adc_biascomp_addr>:
    9f04:	6020 0080 6020 0080                          `.. `..

00009f0c <_adc_biasrefbuf_addr>:
    9f0c:	6020 0080 6020 0080 82e6 0000 82e6 0000      `.. `..........
    9f1c:	82dc 0000 82e6 0000 82dc 0000 82c2 0000     ................
    9f2c:	82c2 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f3c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f4c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f5c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f6c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f7c:	82dc 0000 82e6 0000 82dc 0000 82e6 0000     ................
    9f8c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9f9c:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9fac:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9fbc:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9fcc:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9fdc:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9fec:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    9ffc:	82e6 0000 82e6 0000 82e6 0000 82e6 0000     ................
    a00c:	82e6 0000 82e6 0000 82dc 0000 82dc 0000     ................
    a01c:	82ee 0000 82ee 0000 82ee 0000 82ee 0000     ................
    a02c:	0400 4200 0800 4200 0c00 4200 1000 4200     ...B...B...B...B
    a03c:	1400 4200 1800 4200 910e 0000 910a 0000     ...B...B........
    a04c:	910a 0000 913c 0000 913c 0000 9126 0000     ....<...<...&...
    a05c:	9114 0000 912c 0000                         ....,...

0000a064 <_init>:
    a064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a066:	46c0      	nop			; (mov r8, r8)
    a068:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a06a:	bc08      	pop	{r3}
    a06c:	469e      	mov	lr, r3
    a06e:	4770      	bx	lr

0000a070 <__init_array_start>:
    a070:	000040e5 	.word	0x000040e5

0000a074 <_fini>:
    a074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a076:	46c0      	nop			; (mov r8, r8)
    a078:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a07a:	bc08      	pop	{r3}
    a07c:	469e      	mov	lr, r3
    a07e:	4770      	bx	lr

0000a080 <__fini_array_start>:
    a080:	000040bd 	.word	0x000040bd
