<module HW_revision="n/a" XML_version="1.0" acronym="" description="" name="TOP_CTRL_TOP_CTRL">
	<register acronym="TOP_CTRL_PID" description="" id="TOP_CTRL_PID" offset="0x0" width="32">
		<bitfield begin="31" description="Not Defined" end="16" id="PID_MSB16" range="31 - 16"
			resetval="0x24960" rwaccess="RO" width="16"></bitfield>
		<bitfield begin="15" description="Not Defined" end="11" id="PID_MISC" range="15 - 11"
			resetval="0x0" rwaccess="RO" width="5"></bitfield>
		<bitfield begin="10" description="Not Defined" end="8" id="PID_MAJOR" range="10 - 8"
			resetval="0x2" rwaccess="RO" width="3"></bitfield>
		<bitfield begin="7" description="Not Defined" end="6" id="PID_CUSTOM" range="7 - 6"
			resetval="0x0" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="5" description="Not Defined" end="0" id="PID_MINOR" range="5 - 0"
			resetval="0x20" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_DIEID0" description="" id="TOP_CTRL_EFUSE_DIEID0"
		offset="0x10" width="32">
		<bitfield begin="31" description="EFUSE DieID[31:0]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_DIEID1" description="" id="TOP_CTRL_EFUSE_DIEID1"
		offset="0x14" width="32">
		<bitfield begin="31" description="EFUSE DieID[63:32]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_DIEID2" description="" id="TOP_CTRL_EFUSE_DIEID2"
		offset="0x18" width="32">
		<bitfield begin="31" description="EFUSE DieID[95:64]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_DIEID3" description="" id="TOP_CTRL_EFUSE_DIEID3"
		offset="0x1C" width="32">
		<bitfield begin="31" description="EFUSE DieID[127:96]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_UID0" description="" id="TOP_CTRL_EFUSE_UID0" offset="0x20"
		width="32">
		<bitfield begin="31" description="EFUSE UID[31:0]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_UID1" description="" id="TOP_CTRL_EFUSE_UID1" offset="0x24"
		width="32">
		<bitfield begin="31" description="EFUSE UID[63:32]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_UID2" description="" id="TOP_CTRL_EFUSE_UID2" offset="0x28"
		width="32">
		<bitfield begin="31" description="EFUSE UID[95:64]" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_UID3" description="" id="TOP_CTRL_EFUSE_UID3" offset="0x2C"
		width="24">
		<bitfield begin="23" description="EFUSE UID[120:96]" end="0" id="VAL" range="23 - 0"
			resetval="0x0" rwaccess="RO" width="24"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_DEVICE_TYPE" description="" id="TOP_CTRL_EFUSE_DEVICE_TYPE"
		offset="0x30" width="16">
		<bitfield begin="15" description="EFUSE Device Type" end="0" id="VAL" range="15 - 0"
			resetval="0x0" rwaccess="RO" width="16"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_FROM0_CHECKSUM" description=""
		id="TOP_CTRL_EFUSE_FROM0_CHECKSUM" offset="0x34" width="32">
		<bitfield begin="31" description="32 bit FROM0 Checksum" end="0" id="VAL" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_JTAG_USERCODE_ID" description=""
		id="TOP_CTRL_EFUSE_JTAG_USERCODE_ID" offset="0x38" width="32">
		<bitfield begin="31" description="EFUSE JTAG_USER_CODE_ID[31:0];. Denotes part variant"
			end="0" id="VAL" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE0_ROW_61" description="" id="TOP_CTRL_EFUSE0_ROW_61"
		offset="0x400" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE0_ROW_61" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE0_ROW_62" description="" id="TOP_CTRL_EFUSE0_ROW_62"
		offset="0x404" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE0_ROW_62" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE0_ROW_63" description="" id="TOP_CTRL_EFUSE0_ROW_63"
		offset="0x408" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE0_ROW_63" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_5" description="" id="TOP_CTRL_EFUSE1_ROW_5"
		offset="0x40C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_5" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_6" description="" id="TOP_CTRL_EFUSE1_ROW_6"
		offset="0x410" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_6" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_7" description="" id="TOP_CTRL_EFUSE1_ROW_7"
		offset="0x414" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_7" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_8" description="" id="TOP_CTRL_EFUSE1_ROW_8"
		offset="0x418" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_8" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_9" description="" id="TOP_CTRL_EFUSE1_ROW_9"
		offset="0x41C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_9" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_10" description="" id="TOP_CTRL_EFUSE1_ROW_10"
		offset="0x420" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_10" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_11" description="" id="TOP_CTRL_EFUSE1_ROW_11"
		offset="0x424" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_11" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_12" description="" id="TOP_CTRL_EFUSE1_ROW_12"
		offset="0x428" width="32">
		<bitfield begin="25"
			description="Customer IP set control0 - All IPs enabled1 - Customer IP set disabled (PWM24-31,CMPSSA6-9,CMPSSB6-9 disabled)"
			end="25" id="CUSTOMER_IP_DISABLE" range="25" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="24"
			description="Customer protected features inside PWM IP 0 - All features enabled1 - Customer defined features are protected"
			end="24" id="EPWM_FEATURE_DISABLE" range="24" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="23"
			description="CANFD disables. Bit positions correspond to CAN instance. 0 - CAN is enabled1 - CAN is disabled"
			end="20" id="CANFD_DIS" range="23 - 20" resetval="0x0" rwaccess="RO" width="4"></bitfield>
		<bitfield begin="19" description="See ICSSM Spec for features" end="12" id="ICSSM_HW_DIS"
			range="19 - 12" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="11" description="ICSSM IP disable0 - ICSSM enabled1 - ICSSM disabled"
			end="11" id="ICSSM_DIS" range="11" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="10"
			description="2x control IPs enabled0 - 1x control IPs (refer to PRD for the IP counts)1 - 2x control IPs (refer to PRD for the IP counts)"
			end="10" id="TWOX_CTRL_PERIP_DISABLE" range="10" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="9" description="R5SS Freq0 - 400 MHz1 - 200 MHz" end="9" id="R5SS_FREQ"
			range="9" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="8" description="R5SS1 Disabled" end="8" id="R5SS1_DISABLE" range="8"
			resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Force Lock step" end="7" id="R5SS1_DUAL_CORE_DISABLE"
			range="7" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="6" description="Force Dual core" end="6" id="R5SS1_FORCE_DUAL_CORE"
			range="6" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5" description="Force Lock step" end="5" id="R5SS0_DUAL_CORE_DISABLE"
			range="5" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4" description="Force Dual core" end="4" id="R5SS0_FORCE_DUAL_CORE"
			range="4" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="3"
			description="Captures the EFUSE Value."
			end="0" id="L2_MEM_SIZE" range="3 - 0" resetval="0x0" rwaccess="RO" width="4"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_13" description="" id="TOP_CTRL_EFUSE1_ROW_13"
		offset="0x42C" width="8">
		<bitfield begin="1" description="ROM PBIST ENABLE C ONTROL0 - PBIST DISABLE1 - PBIST ENABLE"
			end="1" id="ROM_PBIST_EN" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0"
			description="Enabling halting of the HSM operation on a ROM ECC error that is detected."
			end="0" id="HSM_HALT_ON_ROM_ECC_ERR_EN" range="0" resetval="0x0" rwaccess="RO" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_14" description="" id="TOP_CTRL_EFUSE1_ROW_14"
		offset="0x430" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_14" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_15" description="" id="TOP_CTRL_EFUSE1_ROW_15"
		offset="0x434" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_15" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_16" description="" id="TOP_CTRL_EFUSE1_ROW_16"
		offset="0x438" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_16" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_17" description="" id="TOP_CTRL_EFUSE1_ROW_17"
		offset="0x43C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_17" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_18" description="" id="TOP_CTRL_EFUSE1_ROW_18"
		offset="0x440" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_18" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_19" description="" id="TOP_CTRL_EFUSE1_ROW_19"
		offset="0x444" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_19" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_20" description="" id="TOP_CTRL_EFUSE1_ROW_20"
		offset="0x448" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_20" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_21" description="" id="TOP_CTRL_EFUSE1_ROW_21"
		offset="0x44C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_21" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_22" description="" id="TOP_CTRL_EFUSE1_ROW_22"
		offset="0x450" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_22" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_23" description="" id="TOP_CTRL_EFUSE1_ROW_23"
		offset="0x454" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_23" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_24" description="" id="TOP_CTRL_EFUSE1_ROW_24"
		offset="0x458" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_24" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_25" description="" id="TOP_CTRL_EFUSE1_ROW_25"
		offset="0x45C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_25" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_26" description="" id="TOP_CTRL_EFUSE1_ROW_26"
		offset="0x460" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_26" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_27" description="" id="TOP_CTRL_EFUSE1_ROW_27"
		offset="0x464" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_27" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_28" description="" id="TOP_CTRL_EFUSE1_ROW_28"
		offset="0x468" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_28" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_29" description="" id="TOP_CTRL_EFUSE1_ROW_29"
		offset="0x46C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_29" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_30" description="" id="TOP_CTRL_EFUSE1_ROW_30"
		offset="0x470" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_30" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_31" description="" id="TOP_CTRL_EFUSE1_ROW_31"
		offset="0x474" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_31" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_32" description="" id="TOP_CTRL_EFUSE1_ROW_32"
		offset="0x478" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_32" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_33" description="" id="TOP_CTRL_EFUSE1_ROW_33"
		offset="0x47C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_33" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_34" description="" id="TOP_CTRL_EFUSE1_ROW_34"
		offset="0x480" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_34" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_35" description="" id="TOP_CTRL_EFUSE1_ROW_35"
		offset="0x484" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_35" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_36" description="" id="TOP_CTRL_EFUSE1_ROW_36"
		offset="0x488" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_36" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_37" description="" id="TOP_CTRL_EFUSE1_ROW_37"
		offset="0x48C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_37" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_38" description="" id="TOP_CTRL_EFUSE1_ROW_38"
		offset="0x490" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_38" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_39" description="" id="TOP_CTRL_EFUSE1_ROW_39"
		offset="0x494" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_39" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_40" description="" id="TOP_CTRL_EFUSE1_ROW_40"
		offset="0x498" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_40" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_41" description="" id="TOP_CTRL_EFUSE1_ROW_41"
		offset="0x49C" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_41" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_42" description="" id="TOP_CTRL_EFUSE1_ROW_42"
		offset="0x4A0" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_42" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_43" description="" id="TOP_CTRL_EFUSE1_ROW_43"
		offset="0x4A4" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_43" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_44" description="" id="TOP_CTRL_EFUSE1_ROW_44"
		offset="0x4A8" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_44" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_45" description="" id="TOP_CTRL_EFUSE1_ROW_45"
		offset="0x4AC" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_45" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_46" description="" id="TOP_CTRL_EFUSE1_ROW_46"
		offset="0x4B0" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_46" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_47" description="" id="TOP_CTRL_EFUSE1_ROW_47"
		offset="0x4B4" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_47" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_48" description="" id="TOP_CTRL_EFUSE1_ROW_48"
		offset="0x4B8" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_48" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_49" description="" id="TOP_CTRL_EFUSE1_ROW_49"
		offset="0x4BC" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_49" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_50" description="" id="TOP_CTRL_EFUSE1_ROW_50"
		offset="0x4C0" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_50" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_51" description="" id="TOP_CTRL_EFUSE1_ROW_51"
		offset="0x4C4" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_51" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_52" description="" id="TOP_CTRL_EFUSE1_ROW_52"
		offset="0x4C8" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_52" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_53" description="" id="TOP_CTRL_EFUSE1_ROW_53"
		offset="0x4CC" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_53" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_54" description="" id="TOP_CTRL_EFUSE1_ROW_54"
		offset="0x4D0" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_54" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_55" description="" id="TOP_CTRL_EFUSE1_ROW_55"
		offset="0x4D4" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_55" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE1_ROW_56" description="" id="TOP_CTRL_EFUSE1_ROW_56"
		offset="0x4D8" width="32">
		<bitfield begin="25"
			description="Captures the EFUSE Value."
			end="0" id="EFUSE1_ROW_56" range="25 - 0" resetval="0x0" rwaccess="RO" width="26"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_MAC_ID0" description="" id="TOP_CTRL_MAC_ID0" offset="0x500"
		width="32">
		<bitfield begin="31" description="MAC ID low [32bits]" end="0" id="MACID_LO" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_MAC_ID1" description="" id="TOP_CTRL_MAC_ID1" offset="0x504"
		width="16">
		<bitfield begin="15" description="MAC ID high [16bits]" end="0" id="MACID_HI" range="15 - 0"
			resetval="0x0" rwaccess="RO" width="16"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMP_M40C" description="" id="TOP_CTRL_TRIM_TEMP_M40C"
		offset="0x510" width="16">
		<bitfield begin="10"
			description="Record the temperature at which the temp sensor trims were performed"
			end="0" id="TEMP" range="10 - 0" resetval="0x0" rwaccess="RO" width="11"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_M40C0" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_M40C0" offset="0x514" width="32">
		<bitfield begin="31" description="Trim for temperature sensor calibration [Lower 32bits]"
			end="0" id="TRIM" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_M40C1" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_M40C1" offset="0x518" width="32">
		<bitfield begin="8" description="Trim for temperature sensor calibration [Upper 9bits]"
			end="0" id="TRIM" range="8 - 0" resetval="0x0" rwaccess="RO" width="9"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMP_150C" description="" id="TOP_CTRL_TRIM_TEMP_150C"
		offset="0x51C" width="16">
		<bitfield begin="10"
			description="Record the temperature at which the temp sensor trims were performed"
			end="0" id="TEMP" range="10 - 0" resetval="0x0" rwaccess="RO" width="11"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_150C0" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_150C0" offset="0x520" width="32">
		<bitfield begin="31" description="Trim for temperature sensor calibration [Lower 32bits]"
			end="0" id="TRIM" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_150C1" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_150C1" offset="0x524" width="32">
		<bitfield begin="8" description="Trim for temperature sensor calibration [Upper 9bits]"
			end="0" id="TRIM" range="8 - 0" resetval="0x0" rwaccess="RO" width="9"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMP_30C" description="" id="TOP_CTRL_TRIM_TEMP_30C"
		offset="0x528" width="16">
		<bitfield begin="10"
			description="Record the temperature at which the temp sensor trims were performed"
			end="0" id="TEMP" range="10 - 0" resetval="0x0" rwaccess="RO" width="11"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_30C0" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_30C0" offset="0x52C" width="32">
		<bitfield begin="31" description="Trim for temperature sensor calibration [Lower 32bits]"
			end="0" id="TRIM" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TRIM_TEMPSENSE_30C1" description=""
		id="TOP_CTRL_TRIM_TEMPSENSE_30C1" offset="0x530" width="32">
		<bitfield begin="8" description="Trim for temperature sensor calibration [Upper 9bits]"
			end="0" id="TRIM" range="8 - 0" resetval="0x0" rwaccess="RO" width="9"></bitfield>
	</register>
	<register acronym="TOP_CTRL_N_FACTOR_TEMPSENSE" description="" id="TOP_CTRL_N_FACTOR_TEMPSENSE"
		offset="0x534" width="16">
		<bitfield begin="13" description="Temp Sensor N factor" end="0" id="VAL" range="13 - 0"
			resetval="0x0" rwaccess="RO" width="14"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" offset="0x800" width="8">
		<bitfield begin="4" description="Override MMR value" end="4" id="OVERRIDE_VAL" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_MEM_MARGINCTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_MEM_MARGINCTRL" offset="0x804" width="32">
		<bitfield begin="29" description="Override MMR value" end="28" id="BRG_MARGIN"
			range="29 - 28" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="26"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="24" id="BRG_MARGIN_OVERRIDE" range="26 - 24" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="21" description="Override MMR value" end="20" id="BYG_MARGIN"
			range="21 - 20" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="18"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="16" id="BYG_MARGIN_OVERRIDE" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="15" description="Override MMR value" end="12" id="GWG_MARGIN"
			range="15 - 12" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="10"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="8" id="GWG_MARGIN_OVERRIDE" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="5" description="Override MMR value" end="4" id="GLG_MARGIN" range="5 - 4"
			resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="GLG_MARGIN_OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC0_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC0_TRIM" offset="0x808" width="32">
		<bitfield begin="30"
			description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)"
			end="16" id="ADC0_TRIM" range="30 - 16" resetval="0x0" rwaccess="RW" width="15"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW Value Write 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC1_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC1_TRIM" offset="0x80C" width="32">
		<bitfield begin="30"
			description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)"
			end="16" id="ADC1_TRIM" range="30 - 16" resetval="0x0" rwaccess="RW" width="15"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC2_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC2_TRIM" offset="0x810" width="32">
		<bitfield begin="30"
			description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)"
			end="16" id="ADC2_TRIM" range="30 - 16" resetval="0x0" rwaccess="RW" width="15"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC3_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC3_TRIM" offset="0x814" width="32">
		<bitfield begin="30"
			description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)"
			end="16" id="ADC3_TRIM" range="30 - 16" resetval="0x0" rwaccess="RW" width="15"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC4_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC4_TRIM" offset="0x818" width="32">
		<bitfield begin="30"
			description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)"
			end="16" id="ADC4_TRIM" range="30 - 16" resetval="0x0" rwaccess="RW" width="15"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG_CTRL" offset="0x81C" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG0" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG0" offset="0x820" width="32">
		<bitfield begin="31"
			description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char"
			end="0" id="ADC_CFG_31_0" range="31 - 0" resetval="0x1363498185" rwaccess="RW"
			width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG1" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG1" offset="0x824" width="32">
		<bitfield begin="31"
			description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char"
			end="0" id="ADC_CFG_63_32" range="31 - 0" resetval="0x3495560" rwaccess="RW" width="32"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG2" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG2" offset="0x828" width="24">
		<bitfield begin="23"
			description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char"
			end="0" id="ADC_CFG_87_64" range="23 - 0" resetval="0x4194305" rwaccess="RW" width="24"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM_CTRL" offset="0x82C" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM" offset="0x830" width="32">
		<bitfield begin="31" description="CSS Trim signal" end="0" id="CSS01_TRIM" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM_CTRL" offset="0x834" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM" offset="0x838" width="32">
		<bitfield begin="31" description="CSS Trim signal" end="0" id="CSS23_TRIM" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM_CTRL" offset="0x83C" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM" offset="0x840" width="32">
		<bitfield begin="31" description="CSS Trim signal" end="0" id="CSS45_TRIM" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM_CTRL" offset="0x844" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM" offset="0x848" width="32">
		<bitfield begin="31" description="CSS Trim signal" end="0" id="CSS67_TRIM" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM_CTRL" offset="0x84C" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM" offset="0x850" width="32">
		<bitfield begin="31" description="CSS Trim signal" end="0" id="CSS89_TRIM" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG_CTRL" offset="0x854" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG0" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG0" offset="0x858" width="32">
		<bitfield begin="31" description="Compdac Family trim (all CMPSS a &#38; b)" end="0"
			id="CSS_CFG_31_0" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG1" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG1" offset="0x85C" width="32">
		<bitfield begin="31" description="Compdac Family trim (all CMPSS a &#38; b)" end="0"
			id="CSS_CFG_0_63_32" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_DAC_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_DAC_TRIM" offset="0x860" width="32">
		<bitfield begin="28"
			description="DAC Trim28:24 : [12:8] gain trim; 23:16 :  [7:0] offset trim" end="16"
			id="DAC_TRIM" range="28 - 16" resetval="0x0" rwaccess="RW" width="13"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_DAC_CFG" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_DAC_CFG" offset="0x864" width="32">
		<bitfield begin="24" description="async_mode_en" end="24" id="ASYNC_MODE_EN" range="24"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="ibias_cfg[1:0]" end="16" id="IBIAS_CFG" range="17 - 16"
			resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_TRIM" offset="0x868" width="32">
		<bitfield begin="31" description="ROK0B Under voltage threshold trim" end="28"
			id="ROK0B_UV_TRIM" range="31 - 28" resetval="0x1" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="27" description="ROK0B Over voltage threshold trim" end="24"
			id="ROK0B_OV_TRIM" range="27 - 24" resetval="0x15" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="23" description="ROK0A Under voltage threshold trim" end="20"
			id="ROK0A_UV_TRIM" range="23 - 20" resetval="0x13" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="19" description="ROK0A Over voltage threshold trim" end="16"
			id="ROK0A_OV_TRIM" range="19 - 16" resetval="0x1" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="15" description="Trims output voltage with 1mV steps, +/-30mV, default 0V"
			end="8" id="REF_TRIM" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_CFG" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_CFG" offset="0x86C" width="32">
		<bitfield begin="27"
			description="Voltage selection for reference OK comp (1.46V to 1.86V) (ROK0B)" end="24"
			id="ROK0B_VSEL" range="27 - 24" resetval="0x13" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="23" description="Voltage selection for reference OK comp (1.46V to 1.86V)"
			end="20" id="ROK0A_VSEL" range="23 - 20" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="19"
			description="Selects output voltage level from 1.46V to 1.86V; default code is 1.8V"
			end="16" id="ADCREF_VSEL" range="19 - 16" resetval="0x13" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="14"
			description="Bit0: Debug feature, doubles the current of the 2nd stage. enfbres_pwdBit6-1: adjust current bias for the 1st, 2nd and 3rd stages.trim_ampbias[5:0]"
			end="8" id="REFBUF0_CFG" range="14 - 8" resetval="0x42" rwaccess="RW" width="7"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_TRIM" offset="0x870" width="24">
		<bitfield begin="23" description="ROK0A Under voltage threshold trim" end="20"
			id="ROK1_UV_TRIM" range="23 - 20" resetval="0x1" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="19" description="ROK0A Over voltage threshold trim" end="16"
			id="ROK1_OV_TRIM" range="19 - 16" resetval="0x15" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="15" description="Trims output voltage with 1mV steps, +/-30mV, default 0V"
			end="8" id="REF_TRIM" range="15 - 8" resetval="0x31" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_CFG" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_CFG" offset="0x874" width="24">
		<bitfield begin="23" description="Voltage selection for reference OK comp (1.46V to 1.86V)"
			end="20" id="ROK1_VSEL" range="23 - 20" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="19"
			description="Selects output voltage level from 1.46V to 1.86V; default code is 1.8V"
			end="16" id="ADCREF_VSEL" range="19 - 16" resetval="0x13" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="14"
			description="Bit0: Debug feature, doubles the current of the 2nd stage. enfbres_pwdBit6-1: adjust current bias for the 1st, 2nd and 3rd stages.trim_ampbias[5:0]"
			end="8" id="REFBUF1_CFG" range="14 - 8" resetval="0x42" rwaccess="RW" width="7"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_PMU_CFG" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_PMU_CFG" offset="0x878" width="32">
		<bitfield begin="30"
			description="Main LDO(1.8v) Config signals.Bit15: Not UsedBit14: 1 Double current in clampBit13: 1 Local ~200uA load resistor connected to ldooutBit12: 1  Amplifier ok bypassedBit 11-10: Adjust master current mirror in amplifier   2'b11 = 0.67x current   2'b10 = 0.5x current   2'b01 = 2.0x current   2'b00 = 1.0x currentBit9: 1 Allows higher slewing current (should only assert after bootup)"
			end="24" id="LDO_DFTC" range="30 - 24" resetval="0x9" rwaccess="RW" width="7"></bitfield>
		<bitfield begin="20"
			description="Bandgap DFT controls for debug purposes.Bit7: 1 To short large BJT base resistor to GNDBit6: 1 To short small BJT base resistor to GNDBit5: 1 To turn OFF startup pull NMOSBit4: 1 To turn OFF startup currentBit3: 1  to adjust(increase) BGAMP biasing"
			end="16" id="BG_DFTC" range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_PMU_SPARE_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_PMU_SPARE_TRIM" offset="0x87C" width="32">
		<bitfield begin="25"
			description="PMU spare trim override value{pmu_trim_1p1v&#60;7:6>,pmu_trim_1p1v&#60;19:18>,pmu_trim_1p1v&#60;35:30>}"
			end="16" id="TRIM" range="25 - 16" resetval="0x0" rwaccess="RW" width="10"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value for PMU SPARE trimWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM" offset="0x880" width="32">
		<bitfield begin="29" description="LDO Fine trim around program point" end="24"
			id="LDO_TRIM_OFFSET" range="29 - 24" resetval="0x0" rwaccess="RW" width="6"></bitfield>
		<bitfield begin="19"
			description="LDO programming controls. Adjusts nominal LDO output voltage" end="16"
			id="LDO_PROG" range="19 - 16" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_BG_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_BG_TRIM" offset="0x884" width="32">
		<bitfield begin="29" description="Bandgap curvture/slope trim bits" end="24" id="BG_TRIMC"
			range="29 - 24" resetval="0x26" rwaccess="RW" width="6"></bitfield>
		<bitfield begin="19" description="Bandgap magnitude trim bits" end="16" id="BG_TRIMMAG"
			range="19 - 16" resetval="0x8" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="15" description="[19:18] = Unused[17:12] = Bandgap current trim bits"
			end="8" id="BG_TRIMI" range="15 - 8" resetval="0x40" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM_CTRL" offset="0x888" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM0" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM0" offset="0x88C" width="32">
		<bitfield begin="31" description="C5, low side threshold trim setting" end="28"
			id="C5_LOW_TRIM" range="31 - 28" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="27" description="C5, high side threshold trim setting" end="24"
			id="C5_HIGH_TRIM" range="27 - 24" resetval="0x15" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="23" description="C3, low side threshold trim setting" end="20"
			id="C3_LOW_TRIM" range="23 - 20" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="19" description="C3, high side threshold trim setting" end="16"
			id="C3_HIGH_TRIM" range="19 - 16" resetval="0x15" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="15" description="C2, low side threshold trim setting" end="12"
			id="C2_LOW_TRIM" range="15 - 12" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="11" description="C2, high side threshold trim setting" end="8"
			id="C2_HIGH_TRIM" range="11 - 8" resetval="0x15" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="7" description="C1, low side threshold trim setting" end="4"
			id="C1_LOW_TRIM" range="7 - 4" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="3" description="C1, high side threshold trim setting;" end="0"
			id="C1_HIGH_TRIM" range="3 - 0" resetval="0x15" rwaccess="RW" width="4"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM1" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM1" offset="0x890" width="8">
		<bitfield begin="3" description="C8, low side threshold trim setting" end="0"
			id="C8_LOW_TRIM" range="3 - 0" resetval="0x0" rwaccess="RW" width="4"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_RCOSC_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_RCOSC_TRIM" offset="0x894" width="24">
		<bitfield begin="22" description="RC oscillator frequency trim" end="16" id="FREQ_TRIM"
			range="22 - 16" resetval="0x0" rwaccess="RW" width="7"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SAFETYMON_SPARE" description=""
		id="TOP_CTRL_EFUSE_SAFETYMON_SPARE" offset="0x898" width="24">
		<bitfield begin="23" description="SAFETYMON_SPARE trim override value" end="16" id="VAL"
			range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_1" description="" id="TOP_CTRL_EFUSE_SPARE_1"
		offset="0x89C" width="24">
		<bitfield begin="20" description="SPARE_1 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_2" description="" id="TOP_CTRL_EFUSE_SPARE_2"
		offset="0x8A0" width="24">
		<bitfield begin="20" description="SPARE_2 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_3" description="" id="TOP_CTRL_EFUSE_SPARE_3"
		offset="0x8A4" width="24">
		<bitfield begin="20" description="SPARE_3 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_4" description="" id="TOP_CTRL_EFUSE_SPARE_4"
		offset="0x8A8" width="24">
		<bitfield begin="20" description="SPARE_4 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_5" description="" id="TOP_CTRL_EFUSE_SPARE_5"
		offset="0x8AC" width="24">
		<bitfield begin="20" description="SPARE_5 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_6" description="" id="TOP_CTRL_EFUSE_SPARE_6"
		offset="0x8B0" width="24">
		<bitfield begin="20" description="SPARE_6 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_SPARE_7" description="" id="TOP_CTRL_EFUSE_SPARE_7"
		offset="0x8B4" width="24">
		<bitfield begin="20" description="SPARE_6 trim override value" end="16" id="VAL"
			range="20 - 16" resetval="0x0" rwaccess="RW" width="5"></bitfield>
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM_CTRL" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM_CTRL" offset="0x8B8" width="8">
		<bitfield begin="2"
			description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value"
			end="0" id="OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM" offset="0x8BC" width="32">
		<bitfield begin="31" description="TS: Vptat R trim (PTAT voltage resistor trim)" end="30"
			id="VPTAT_RTRIM" range="31 - 30" resetval="0x3" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="29" description="Tshut Temperature C (Shutdown temperature trim)" end="24"
			id="TSHUT_TRIM" range="29 - 24" resetval="0x16" rwaccess="RW" width="6"></bitfield>
		<bitfield begin="23" description="RDAC offset trim" end="16" id="DTRTEMPS" range="23 - 16"
			resetval="0x5" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15" description="TS Bandgap magnitude trim" end="8" id="DTRBGAPV"
			range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7" description="TS Bandgap curvature trim" end="0" id="DTRBGAPC"
			range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EFUSE_OVERRIDE_PLL_TRIM" description=""
		id="TOP_CTRL_EFUSE_OVERRIDE_PLL_TRIM" offset="0x8C0" width="32">
		<bitfield begin="28"
			description="Peripheral ADPLL trim override value when  per_adpll_trim_override is programmed"
			end="24" id="PER_NWELLTRIM_OVERRIDE_VAL" range="28 - 24" resetval="0x9" rwaccess="RW"
			width="5"></bitfield>
		<bitfield begin="18"
			description="Peripheral ADPLL trim value is overridden by per_adpll_trim_override_val when this bit is programmed 1"
			end="16" id="PER_NWELLTRIM_OVERRIDE" range="18 - 16" resetval="0x0" rwaccess="RW"
			width="3"></bitfield>
		<bitfield begin="12"
			description="Core ADPLL trim override value when  core_adpll_trim_override is programmed"
			end="8" id="CORE_NWELLTRIM_OVERRIDE_VAL" range="12 - 8" resetval="0x9" rwaccess="RW"
			width="5"></bitfield>
		<bitfield begin="2"
			description="Core ADPLL trim value is overridden by core_adpll_trim_override_val when this bit is programmed 1"
			end="0" id="CORE_NWELLTRIM_OVERRIDE" range="2 - 0" resetval="0x0" rwaccess="RW"
			width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_ADC_REFBUF0_CTRL" description="" id="TOP_CTRL_ADC_REFBUF0_CTRL"
		offset="0xC00" width="8">
		<bitfield begin="2"
			description="Enables adc reference 0, mask hhv before enable000: Disable111 : Enable"
			end="0" id="ENABLE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_ADC_REFBUF1_CTRL" description="" id="TOP_CTRL_ADC_REFBUF1_CTRL"
		offset="0xC04" width="8">
		<bitfield begin="2"
			description="Enables adc reference 0, mask hhv before enable000: Disable111 : Enable"
			end="0" id="ENABLE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_ADC_REF_COMP_CTRL" description="" id="TOP_CTRL_ADC_REF_COMP_CTRL"
		offset="0xC08" width="16">
		<bitfield begin="10"
			description="enables reference comparators (ROK1). This monitors adc3 &#38; adc4 refernc"
			end="8" id="ADC34_REFOK_EN" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="enables reference comparators (ROK0B). This monitors adc1 &#38; adc2 refernce"
			end="4" id="ADC12_REFOK_EN" range="6 - 4" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="enables reference comparators (ROK0). This monitors adc0 refernce" end="0"
			id="ADC0_REFOK_EN" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_ADC_REF_GOOD_STATUS" description=""
		id="TOP_CTRL_ADC_REF_GOOD_STATUS" offset="0xC0C" width="8">
		<bitfield begin="5" description="Under Voltage check OK" end="5" id="ADC34_REF_UV_GOOD"
			range="5" resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4" description="Over voltage check OK" end="4" id="ADC34_REF_OV_GOOD"
			range="4" resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="3" description="Under Voltage check OK" end="3" id="ADC12_REF_UV_GOOD"
			range="3" resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2" description="Over voltage check OK" end="2" id="ADC12_REF_OV_GOOD"
			range="2" resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1" description="Under Voltage check OK" end="1" id="ADC0_REF_UV_GOOD"
			range="1" resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="Over voltage check OK" end="0" id="ADC0_REF_OV_GOOD"
			range="0" resetval="0x1" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_VMON_CTRL" description="" id="TOP_CTRL_VMON_CTRL" offset="0xC10"
		width="32">
		<bitfield begin="26" description="VMON EN" end="24" id="CMP8_EN" range="26 - 24"
			resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="22" description="VMON EN" end="20" id="CMP7_EN" range="22 - 20"
			resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18" description="VMON EN" end="16" id="CMP5_EN" range="18 - 16"
			resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14" description="VMON EN" end="12" id="CMP3_EN" range="14 - 12"
			resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10" description="VMON EN" end="8" id="CMP2_EN" range="10 - 8"
			resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6" description="VMON EN" end="4" id="CMP1_EN" range="6 - 4" resetval="0x7"
			rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2" description="VMON EN" end="0" id="CMP0_EN" range="2 - 0" resetval="0x7"
			rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_VMON_STAT" description="" id="TOP_CTRL_VMON_STAT" offset="0xC14"
		width="16">
		<bitfield begin="10" description="VMON OK" end="10" id="CMP8_UV_OK" range="10"
			resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="9" description="VMON OK" end="9" id="CMP7_UV_OK" range="9" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="8" description="VMON OK" end="8" id="CMP5_UV_OK" range="8" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="VMON OK" end="7" id="CMP5_OV_OK" range="7" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="6" description="VMON OK" end="6" id="CMP3_UV_OK" range="6" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5" description="VMON OK" end="5" id="CMP3_OV_OK" range="5" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4" description="VMON OK" end="4" id="CMP2_UV_OK" range="4" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="3" description="VMON OK" end="3" id="CMP2_OV_OK" range="3" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2" description="VMON OK" end="2" id="CMP1_UV_OK" range="2" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1" description="VMON OK" end="1" id="CMP1_OV_OK" range="1" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="VMON OK" end="0" id="CMP0_UV_OK" range="0" resetval="0x1"
			rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_PMU_COARSE_STAT" description="" id="TOP_CTRL_PMU_COARSE_STAT"
		offset="0xC18" width="8">
		<bitfield begin="3" description="Coarse VMON OK" end="3" id="VSUP18_RDY" range="3"
			resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2" description="Coarse VMON OK" end="2" id="VCORE_RDY" range="2"
			resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1" description="Coarse VMON OK" end="1" id="LDO_RDY" range="1"
			resetval="0x1" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="Coarse VMON OK" end="0" id="BG_RDY" range="0"
			resetval="0x1" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_MASK_VMON_ERROR_ESM_H" description=""
		id="TOP_CTRL_MASK_VMON_ERROR_ESM_H" offset="0xC20" width="32">
		<bitfield begin="16" description="VMON Error Mask to ESM" end="16" id="ADC34_REF_UV_MASK"
			range="16" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="VMON Error Mask to ESM" end="15" id="ADC34_REF_OV_MASK"
			range="15" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="VMON Error Mask to ESM" end="14" id="ADC12_REF_UV_MASK"
			range="14" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="VMON Error Mask to ESM" end="13" id="ADC12_REF_OV_MASK"
			range="13" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="VMON Error Mask to ESM" end="12" id="ADC0_REF_UV_MASK"
			range="12" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="VMON Error Mask to ESM" end="11" id="ADC0_REF_OV_MASK"
			range="11" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="VMON Error Mask to ESM" end="10" id="CMP8_UV_ERR_MASK"
			range="10" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="VMON Error Mask to ESM" end="9" id="CMP7_UV_ERR_MASK"
			range="9" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="VMON Error Mask to ESM" end="8" id="CMP5_UV_ERR_MASK"
			range="8" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="VMON Error Mask to ESM" end="7" id="CMP5_OV_ERR_MASK"
			range="7" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="VMON Error Mask to ESM" end="6" id="CMP3_UV_ERR_MASK"
			range="6" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="VMON Error Mask to ESM" end="5" id="CMP3_OV_ERR_MASK"
			range="5" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="VMON Error Mask to ESM" end="4" id="CMP2_UV_ERR_MASK"
			range="4" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="VMON Error Mask to ESM" end="3" id="CMP2_OV_ERR_MASK"
			range="3" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="VMON Error Mask to ESM" end="2" id="CMP1_UV_ERR_NASK"
			range="2" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="VMON Error Mask to ESM" end="1" id="CMP1_OV_ERR_MASK"
			range="1" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="VMON Error Mask to ESM" end="0" id="CMP0_UV_ERR_MASK"
			range="0" resetval="0x1" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_MASK_VMON_ERROR_ESM_L" description=""
		id="TOP_CTRL_MASK_VMON_ERROR_ESM_L" offset="0xC24" width="32">
		<bitfield begin="16" description="VMON Error Mask to INTR" end="16" id="ADC34_REF_UV_MASK"
			range="16" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="VMON Error Mask to INTR" end="15" id="ADC34_REF_OV_MASK"
			range="15" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="VMON Error Mask to INTR" end="14" id="ADC12_REF_UV_MASK"
			range="14" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="VMON Error Mask to INTR" end="13" id="ADC12_REF_OV_MASK"
			range="13" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="VMON Error Mask to INTR" end="12" id="ADC0_REF_UV_MASK"
			range="12" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="VMON Error Mask to INTR" end="11" id="ADC0_REF_OV_MASK"
			range="11" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="VMON Error Mask to INTR" end="10" id="CMP8_UV_ERR_MASK"
			range="10" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="VMON Error Mask to INTR" end="9" id="CMP7_UV_ERR_MASK"
			range="9" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="VMON Error Mask to INTR" end="8" id="CMP5_UV_ERR_MASK"
			range="8" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="VMON Error Mask to INTR" end="7" id="CMP5_OV_ERR_MASK"
			range="7" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="VMON Error Mask to INTR" end="6" id="CMP3_UV_ERR_MASK"
			range="6" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="VMON Error Mask to INTR" end="5" id="CMP3_OV_ERR_MASK"
			range="5" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="VMON Error Mask to INTR" end="4" id="CMP2_UV_ERR_MASK"
			range="4" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="VMON Error Mask to INTR" end="3" id="CMP2_OV_ERR_MASK"
			range="3" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="VMON Error Mask to INTR" end="2" id="CMP1_UV_ERR_NASK"
			range="2" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="VMON Error Mask to INTR" end="1" id="CMP1_OV_ERR_MASK"
			range="1" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="VMON Error Mask to INTR" end="0" id="CMP0_UV_ERR_MASK"
			range="0" resetval="0x1" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_MASK_ANA_ISO" description="" id="TOP_CTRL_MASK_ANA_ISO"
		offset="0xC30" width="8">
		<bitfield begin="2"
			description="Mask the Ana ISO generating SOC reset due to a glitch on VDD OK.Used during Trim updates to the analog or during ADC Refbuf enable"
			end="0" id="MASK" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="TOP_CTRL_VMON_FILTER_CTRL" description="" id="TOP_CTRL_VMON_FILTER_CTRL"
		offset="0xC34" width="8">
		<bitfield begin="1"
			description="VMON FILTER control select00 : no filtering (default)01 : filtering for 4.8us10 : filtering for 9.6us11 : filtering for 14.4us"
			end="0" id="SELECT_VALUE" range="1 - 0" resetval="0x0" rwaccess="RW" width="2"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE_CFG" description="" id="TOP_CTRL_TSENSE_CFG" offset="0xD00"
		width="32">
		<bitfield begin="28" description="Temperature sensor off0 : on1 : off" end="28" id="TMPSOFF"
			range="28" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="BandGap on/off control 1 : off 0 : on" end="24"
			id="BGROFF" range="24" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="1 : iddq mode select 0 : normal mode" end="20" id="AIPOFF"
			range="20" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="sensor mux hiz control0 : normal operation. Mux will select either one of the anlaog sensor  1 : mux  will be high impedence"
			end="16" id="SNSR_MX_HIZ" range="16" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="number of wait clock cycles between each TMPS Readout. Configure a Non zero value as delay value since configuring 0 is not allowed"
			end="8" id="DELAY" range="13 - 8" resetval="0x0" rwaccess="RW" width="6"></bitfield>
		<bitfield begin="7"
			description="Sensor Selection sensor enable bits for each sensor 0 : sensor disable 1 : sensor enablebit 3: temp_sensor3bit 2: temp_sensor2bit 1: temp_sensor1bit 0: temp_sensor0"
			end="4" id="SENSOR_SEL" range="7 - 4" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="0" description="Temperature controller enable" end="0" id="ENABLE"
			range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE_STATUS" description="" id="TOP_CTRL_TSENSE_STATUS"
		offset="0xD04" width="8">
		<bitfield begin="6"
			description="temperature Sensor 1 cold event detect0 : event not occured1 : event occurred"
			end="6" id="S1_COLD" range="6" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5"
			description="temperature Sensor 1 hot event detect0 : event not occured1 : event occurred"
			end="5" id="S1_HOT" range="5" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4"
			description="temperature Sensor 1 low threshold event detect0 : event not occured1 : event occurred"
			end="4" id="S1_LOW_THRHLD" range="4" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2"
			description="temperature Sensor 0 cold event detect0 : event not occured1 : event occurred"
			end="2" id="S0_COLD" range="2" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1"
			description="temperature Sensor 0 hot event detect0 : event not occured1 : event occurred"
			end="1" id="S0_HOT" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0"
			description="temperature Sensor 0 low threshold event detect0 : event not occured1 : event occurred"
			end="0" id="S0_LOW_THRHLD" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE_STATUS_RAW" description="" id="TOP_CTRL_TSENSE_STATUS_RAW"
		offset="0xD08" width="8">
		<bitfield begin="6"
			description="temperature Sensor 1 cold event detect0 : event not occured1 : event occurred"
			end="6" id="S1_COLD" range="6" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5"
			description="temperature Sensor 1 hot event detect0 : event not occured1 : event occurred"
			end="5" id="S1_HOT" range="5" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4"
			description="temperature Sensor 1 low threshold event detect0 : event not occured1 : event occurred"
			end="4" id="S1_LOW_THRHLD" range="4" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2"
			description="temperature Sensor 0 cold event detect0 : event not occured1 : event occurred"
			end="2" id="S0_COLD" range="2" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1"
			description="temperature Sensor 0 hot event detect0 : event not occured1 : event occurred"
			end="1" id="S0_HOT" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0"
			description="temperature Sensor 0 low threshold event detect0 : event not occured1 : event occurred"
			end="0" id="S0_LOW_THRHLD" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_TSHUT" description="" id="TOP_CTRL_TSENSE0_TSHUT"
		offset="0xD10" width="32">
		<bitfield begin="31"
			description="Efuse override000 -- Value from EFUSE is used as tshut hot and tshut cold thresholds111 - Overide value takes effect"
			end="29" id="EFUSE_OVERRIDE" range="31 - 29" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="23"
			description="tshut hot threshold. Reads efuse value untill overwritten with override = 111"
			end="16" id="TSHUT_THRHLD_HOT" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7"
			description="tshut cold threshold. Reads efuse value untill overwritten with override = 111"
			end="0" id="TSHUT_THRSHLD_COLD" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_ALERT" description="" id="TOP_CTRL_TSENSE0_ALERT"
		offset="0xD14" width="24">
		<bitfield begin="23" description="hot threshold/high temp threshold" end="16"
			id="ALERT_THRHLD_HOT" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7" description="cold threshold/low temp threshold" end="0"
			id="ALERT_THRHLD_COLD" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_CNTL" description="" id="TOP_CTRL_TSENSE0_CNTL"
		offset="0xD18" width="32">
		<bitfield begin="24" description="mask low threshold comparator output" end="24"
			id="MASK_LOW_THRHLD" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="mask cold comparator output" end="20" id="MASK_COLD"
			range="20" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Mask hot comparator output" end="16" id="MASK_HOT"
			range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="accumulator clear" end="8" id="ACCU_CLEAR" range="8"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="fifo freeze" end="4" id="FIFO_FREEZE" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="fifo clear" end="0" id="FIFO_CLEAR" range="0"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_RESULT" description="" id="TOP_CTRL_TSENSE0_RESULT"
		offset="0xD1C" width="32">
		<bitfield begin="16"
			description="Conversion in Progress.1 : Conversion on going0 : conversion completed"
			end="16" id="ECOZ" range="16" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Temp Code readout" end="0" id="DTEMP" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_DATA0" description="" id="TOP_CTRL_TSENSE0_DATA0"
		offset="0xD20" width="32">
		<bitfield begin="31" description="tag 0" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 0" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_DATA1" description="" id="TOP_CTRL_TSENSE0_DATA1"
		offset="0xD24" width="32">
		<bitfield begin="31" description="tag 1" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 1" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_DATA2" description="" id="TOP_CTRL_TSENSE0_DATA2"
		offset="0xD28" width="32">
		<bitfield begin="31" description="tag 2" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 2" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_DATA3" description="" id="TOP_CTRL_TSENSE0_DATA3"
		offset="0xD2C" width="32">
		<bitfield begin="31" description="tag 3" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 3" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE0_ACCU" description="" id="TOP_CTRL_TSENSE0_ACCU"
		offset="0xD30" width="32">
		<bitfield begin="31" description="cumulative sum of past DTEMPs" end="0" id="CUMUL"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_TSHUT" description="" id="TOP_CTRL_TSENSE1_TSHUT"
		offset="0xD40" width="32">
		<bitfield begin="31"
			description="Efuse override000 -- Value from EFUSE is used as tshut hot and tshut cold thresholds111 - Overide value takes effect"
			end="29" id="EFUSE_OVERRIDE" range="31 - 29" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="23"
			description="tshut hot threshold. Reads efuse value untill overwritten with override = 111"
			end="16" id="TSHUT_THRHLD_HOT" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7"
			description="tshut cold threshold. Reads efuse value untill overwritten with override = 111"
			end="0" id="TSHUT_THRSHLD_COLD" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_ALERT" description="" id="TOP_CTRL_TSENSE1_ALERT"
		offset="0xD44" width="24">
		<bitfield begin="23" description="hot threshold/high temp threshold" end="16"
			id="ALERT_THRHLD_HOT" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7" description="cold threshold/low temp threshold" end="0"
			id="ALERT_THRHLD_COLD" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_CNTL" description="" id="TOP_CTRL_TSENSE1_CNTL"
		offset="0xD48" width="32">
		<bitfield begin="24" description="mask low threshold comparator output" end="24"
			id="MASK_LOW_THRHLD" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="mask cold comparator output" end="20" id="MASK_COLD"
			range="20" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Mask hot comparator output" end="16" id="MASK_HOT"
			range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="accumulator clear" end="8" id="ACCU_CLEAR" range="8"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="fifo freeze" end="4" id="FIFO_FREEZE" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="fifo clear" end="0" id="FIFO_CLEAR" range="0"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_RESULT" description="" id="TOP_CTRL_TSENSE1_RESULT"
		offset="0xD4C" width="32">
		<bitfield begin="16"
			description="Conversion in Progress.1 : Conversion on going0 : conversion completed"
			end="16" id="ECOZ" range="16" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Temp Code readout" end="0" id="DTEMP" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_DATA0" description="" id="TOP_CTRL_TSENSE1_DATA0"
		offset="0xD50" width="32">
		<bitfield begin="31" description="tag 0" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 0" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_DATA1" description="" id="TOP_CTRL_TSENSE1_DATA1"
		offset="0xD54" width="32">
		<bitfield begin="31" description="tag 1" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 1" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_DATA2" description="" id="TOP_CTRL_TSENSE1_DATA2"
		offset="0xD58" width="32">
		<bitfield begin="31" description="tag 2" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 2" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_DATA3" description="" id="TOP_CTRL_TSENSE1_DATA3"
		offset="0xD5C" width="32">
		<bitfield begin="31" description="tag 3" end="8" id="TAG" range="31 - 8" resetval="0x0"
			rwaccess="RO" width="24"></bitfield>
		<bitfield begin="7" description="fifo data 3" end="0" id="DATA" range="7 - 0" resetval="0x0"
			rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE1_ACCU" description="" id="TOP_CTRL_TSENSE1_ACCU"
		offset="0xD60" width="32">
		<bitfield begin="31" description="cumulative sum of past DTEMPs" end="0" id="CUMUL"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE2_RESULT" description="" id="TOP_CTRL_TSENSE2_RESULT"
		offset="0xD7C" width="32">
		<bitfield begin="16"
			description="Conversion in Progress.1 : Conversion on going0 : conversion completed"
			end="16" id="ECOZ" range="16" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Temp Code readout" end="0" id="DTEMP" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_TSENSE3_RESULT" description="" id="TOP_CTRL_TSENSE3_RESULT"
		offset="0xDAC" width="32">
		<bitfield begin="16"
			description="Conversion in Progress.1 : Conversion on going0 : conversion completed"
			end="16" id="ECOZ" range="16" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Temp Code readout" end="0" id="DTEMP" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ATB_GLOBALEN_ADC_CSS" description=""
		id="TOP_CTRL_DFT_ATB_GLOBALEN_ADC_CSS" offset="0xE00" width="8">
		<bitfield begin="4"
			description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)"
			end="4" id="ATB_GLOBALEN_ADC4_CSS" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)"
			end="3" id="ATB_GLOBALEN_ADC3_CSS" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)"
			end="2" id="ATB_GLOBALEN_ADC2_CSS" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)"
			end="1" id="ATB_GLOBALEN_ADC1_CSS" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)"
			end="0" id="ATB_GLOBALEN_ADC0_CSS" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ATB0_MASTEREN_ADC_CSS_DAC" description=""
		id="TOP_CTRL_DFT_ATB0_MASTEREN_ADC_CSS_DAC" offset="0xE04" width="32">
		<bitfield begin="25" description="Master Enable : atb0 of dac12" end="25"
			id="DAC_ATB0_MASTEREN" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="24" id="CSS4B1_ATB0_MASTEREN" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="23" id="CSS3B1_ATB0_MASTEREN" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="22" id="CSS2B1_ATB0_MASTEREN" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="21" id="CSS1B1_ATB0_MASTEREN" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="20" id="CSS0B1_ATB0_MASTEREN" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="19" id="CSS4B0_ATB0_MASTEREN" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="18" id="CSS3B0_ATB0_MASTEREN" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="17" id="CSS2B0_ATB0_MASTEREN" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="16" id="CSS1B0_ATB0_MASTEREN" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="15" id="CSS0B0_ATB0_MASTEREN" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="14" id="CSS4A1_ATB0_MASTEREN" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="13" id="CSS3A1_ATB0_MASTEREN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="12" id="CSS2A1_ATB0_MASTEREN" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="11" id="CSS1A1_ATB0_MASTEREN" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="10" id="CSS0A1_ATB0_MASTEREN" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="9" id="CSS4A0_ATB0_MASTEREN" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="8" id="CSS3A0_ATB0_MASTEREN" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="7" id="CSS2A0_ATB0_MASTEREN" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="6" id="CSS1A0_ATB0_MASTEREN" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="5" id="CSS0A0_ATB0_MASTEREN" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Master Enable : atb0 of corresponding adc" end="4"
			id="ADC4_ATB0_MASTEREN" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Master Enable : atb0 of corresponding adc" end="3"
			id="ADC3_ATB0_MASTEREN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Master Enable : atb0 of corresponding adc" end="2"
			id="ADC2_ATB0_MASTEREN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Master Enable : atb0 of corresponding adc" end="1"
			id="ADC1_ATB0_MASTEREN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Master Enable : atb0 of corresponding adc" end="0"
			id="ADC0_ATB0_MASTEREN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ATB1_MASTEREN_ADC_CSS_DAC" description=""
		id="TOP_CTRL_DFT_ATB1_MASTEREN_ADC_CSS_DAC" offset="0xE08" width="32">
		<bitfield begin="25" description="Master Enable : atb0 of dac12" end="25"
			id="DAC_ATB1_MASTEREN" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="24" id="CSS4B1_ATB1_MASTEREN" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="23" id="CSS3B1_ATB1_MASTEREN" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="22" id="CSS2B1_ATB1_MASTEREN" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="21" id="CSS1B1_ATB1_MASTEREN" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Master Enable : atb0 of corresponding subsystems cmpss-b1"
			end="20" id="CSS0B1_ATB1_MASTEREN" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="19" id="CSS4B0_ATB1_MASTEREN" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="18" id="CSS3B0_ATB1_MASTEREN" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="17" id="CSS2B0_ATB1_MASTEREN" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="16" id="CSS1B0_ATB1_MASTEREN" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Master Enable : atb0 of corresponding subsystems cmpss-b0"
			end="15" id="CSS0B0_ATB1_MASTEREN" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="14" id="CSS4A1_ATB1_MASTEREN" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="13" id="CSS3A1_ATB1_MASTEREN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="12" id="CSS2A1_ATB1_MASTEREN" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="11" id="CSS1A1_ATB1_MASTEREN" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Master Enable : atb0 of corresponding subsystems cmpss-a1"
			end="10" id="CSS0A1_ATB1_MASTEREN" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="9" id="CSS4A0_ATB1_MASTEREN" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="8" id="CSS3A0_ATB1_MASTEREN" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="7" id="CSS2A0_ATB1_MASTEREN" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="6" id="CSS1A0_ATB1_MASTEREN" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Master Enable : atb0 of corresponding subsystems cmpss-a0"
			end="5" id="CSS0A0_ATB1_MASTEREN" range="5" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_PMU_REFSYS_SAFETY" description=""
		id="TOP_CTRL_DFT_PMU_REFSYS_SAFETY" offset="0xE0C" width="16">
		<bitfield begin="15" description="0:rc enabled 1: stops rcosc clock" end="15"
			id="RCOSC_STOP" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Bandgap disable signal.1'b0 = Bandgap enabled. 1'b1 = Badgap disabled"
			end="14" id="BG_DIS" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Bandgap flipen control for amplifier offset correction during trimming.1'b0 => normal operation; 1'b1 => AMP inputs flipped."
			end="13" id="BG_FLIPEN_CTRL" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Disables LDO if  set '1'" end="12" id="LDO_DIS" range="12"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Selects analog signals for atestoutput for each of the test modes of the safety comparators according to test mode controlled by tb_ctrl_1p1v&#60;83:82> : Test Mode 1 (tb_ctrl_1p1v&#60;83:82>='b01): C5 &#38; C20: HIZ 1: vssa of C5; 2:vth_lo of C5; 3: vth_hi of C5; 4:vssa of C2;5:vth_lo of  C2; 6: vth_hi of  C2; 7:HIZTest Mode 2 (tb_ctrl_1p1v&#60;83:82>='b10): C3 &#38; C80: HIZ 1: vssa of C3; 2:vth_lo of C3; 3: vth_hi of C3; 4:vssa of C8;5:vth_lo of  C8; 6: vref of  C8 (1.2V*0.5); 7:HIZTest Mode 3 (tb_ctrl_1p1v&#60;83:82>='b11): C1 &#38; C00: HIZ 1: vssa of C1; 2:vth_lo of C1; 3: vth_hi of C1; 4:vssa of C0;5:vmon of  C0; 6: vref of  C0 ; 7:HIZSelects Analog Test Signals for Temperature Sensor if tb_ctrl_1p1v&#60;81> is enabled (refer to the spec for details)."
			end="9" id="ATB_MUX_SEL_SAFETYCOMP" range="11 - 9" resetval="0x0" rwaccess="RW"
			width="3"></bitfield>
		<bitfield begin="8"
			description="Enables three different test modes for safety comparators: 00: HIZ01: Test Mode1 enable10: Test Mode 2 enable11: Test Mode 3 enable"
			end="7" id="ATB_EN_SAFETYCOMP" range="8 - 7" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="6" description="Analog test mode enable for temperature sesnsor" end="6"
			id="ATB_EN_TS" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Bandgap atest enabled" end="5" id="ATB_EN_BG" range="5"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="LDO atest enabled." end="4" id="ATB_EN_LDO" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="atest enable pins for PMU. Only one bit should be high at a time.system boot logic atest enabled."
			end="3" id="ATB_EN_SYSBOOT" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Common atest channel selection bits for bandgap, sysboot and LDO.Decoded to enable 8 channels of each module."
			end="0" id="ATB_MUX_SEL_PMU_REFSYS" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ANA_DTB_ENABLES" description=""
		id="TOP_CTRL_DFT_ANA_DTB_ENABLES" offset="0xE10" width="32">
		<bitfield begin="25" description="Master Enable : dtb0 of dac12" end="25"
			id="DAC_DTB_MASTEREN" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1"
			end="24" id="CSS4B1_DTB_MASTEREN" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1"
			end="23" id="CSS3B1_DTB_MASTEREN" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1"
			end="22" id="CSS2B1_DTB_MASTEREN" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1"
			end="21" id="CSS1B1_DTB_MASTEREN" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1"
			end="20" id="CSS0B1_DTB_MASTEREN" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0"
			end="19" id="CSS4B0_DTB_MASTEREN" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0"
			end="18" id="CSS3B0_DTB_MASTEREN" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0"
			end="17" id="CSS2B0_DTB_MASTEREN" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0"
			end="16" id="CSS1B0_DTB_MASTEREN" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0"
			end="15" id="CSS0B0_DTB_MASTEREN" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1"
			end="14" id="CSS4A1_DTB_MASTEREN" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1"
			end="13" id="CSS3A1_DTB_MASTEREN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1"
			end="12" id="CSS2A1_DTB_MASTEREN" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1"
			end="11" id="CSS1A1_DTB_MASTEREN" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1"
			end="10" id="CSS0A1_DTB_MASTEREN" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0"
			end="9" id="CSS4A0_DTB_MASTEREN" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0"
			end="8" id="CSS3A0_DTB_MASTEREN" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0"
			end="7" id="CSS2A0_DTB_MASTEREN" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0"
			end="6" id="CSS1A0_DTB_MASTEREN" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0"
			end="5" id="CSS0A0_DTB_MASTEREN" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Master Enable : dtb0 of corresponding adc" end="4"
			id="ADC4_DTB_MASTEREN" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Master Enable : dtb0 of corresponding adc" end="3"
			id="ADC3_DTB_MASTEREN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Master Enable : dtb0 of corresponding adc" end="2"
			id="ADC2_DTB_MASTEREN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Master Enable : dtb0 of corresponding adc" end="1"
			id="ADC1_DTB_MASTEREN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Master Enable : dtb0 of corresponding adc" end="0"
			id="ADC0_DTB_MASTEREN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ADC_CHSEL_OV_CTRL_VALUE" description=""
		id="TOP_CTRL_DFT_ADC_CHSEL_OV_CTRL_VALUE" offset="0xE14" width="16">
		<bitfield begin="10" description="1 bit as the override control" end="10"
			id="ADC_CHSEL_OV_CTRL" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="ADC Channel select overrides adcX_ctrl_1p1v signal" end="0"
			id="ADC_CHSEL" range="9 - 0" resetval="0x0" rwaccess="RW" width="10"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_DAC_CTRL" description="" id="TOP_CTRL_DFT_DAC_CTRL"
		offset="0xE18" width="32">
		<bitfield begin="8" description="Connects 5k resistor between Vout and vdd_3p3v" end="8"
			id="DFT_LOAD_HIGH_EN" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Connects 5k resistor between Vout and VSS" end="7"
			id="DFT_LOAD_LOW_EN" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="connects ibias_20uA current sink to test bus" end="6"
			id="IBIAS_20UA_ATB" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Connects RDAC VREF_HI to test bus" end="5"
			id="RDAC_VREF_HI_ATB" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Connects RDAC VREF_LOW to test bus" end="4"
			id="RDAC_VREF_LOW_ATB" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Connects VSS to test bus" end="3" id="VSS_ATB" range="3"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Connects Vfeedback node to test bus" end="2"
			id="VFEEDBACK_ATB" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Connects RDAC VBOT node to test bus" end="1"
			id="RDAC_VBOT_ATB" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Connects RDAC VTOP node to test bus" end="0"
			id="RDAC_VTOP_ATB" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CSS01_CTRL" description="" id="TOP_CTRL_DFT_CSS01_CTRL"
		offset="0xE1C" width="32">
		<bitfield begin="25"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="24" id="CSS1_DTB_MUX_CONFIG" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="23" id="CSS1_DTB_SELECT" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="21" id="CSS1_ATB_SELECT" range="22 - 21" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="20"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="17" id="CSS1_TESTANA_L_ANA_MUX_CONTROL" range="20 - 17" resetval="0x0"
			rwaccess="RW" width="4"></bitfield>
		<bitfield begin="16"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="15" id="CSS1_TESTANA_L_SUP_MUX_CONTROL" range="16 - 15" resetval="0x0"
			rwaccess="RW" width="2"></bitfield>
		<bitfield begin="14" description="comparator bypass value" end="14"
			id="CSS1_COMPOUT_BYPASS_VAL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="13" id="CSS1_COMPOUT_BYPASS_EN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="11" id="CSS0_DTB_MUX_CONFIG" range="12 - 11" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="10"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="10" id="CSS0_DTB_SELECT" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="8" id="CSS0_ATB_SELECT" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="4" id="CSS0_TESTANA_L_ANA_MUX_CONTROL" range="7 - 4" resetval="0x0" rwaccess="RW"
			width="4"></bitfield>
		<bitfield begin="3"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="2" id="CSS0_TESTANA_L_SUP_MUX_CONTROL" range="3 - 2" resetval="0x0" rwaccess="RW"
			width="2"></bitfield>
		<bitfield begin="1" description="comparator bypass value" end="1"
			id="CSS0_COMPOUT_BYPASS_VAL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="0" id="CSS0_COMPOUT_BYPASS_EN" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CSS23_CTRL" description="" id="TOP_CTRL_DFT_CSS23_CTRL"
		offset="0xE20" width="32">
		<bitfield begin="25"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="24" id="CSS3_DTB_MUX_CONFIG" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="23" id="CSS3_DTB_SELECT" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="21" id="CSS3_ATB_SELECT" range="22 - 21" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="20"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="17" id="CSS3_TESTANA_L_ANA_MUX_CONTROL" range="20 - 17" resetval="0x0"
			rwaccess="RW" width="4"></bitfield>
		<bitfield begin="16"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="15" id="CSS3_TESTANA_L_SUP_MUX_CONTROL" range="16 - 15" resetval="0x0"
			rwaccess="RW" width="2"></bitfield>
		<bitfield begin="14" description="comparator bypass value" end="14"
			id="CSS3_COMPOUT_BYPASS_VAL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="13" id="CSS3_COMPOUT_BYPASS_EN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="11" id="CSS2_DTB_MUX_CONFIG" range="12 - 11" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="10"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="10" id="CSS2_DTB_SELECT" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="8" id="CSS2_ATB_SELECT" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="4" id="CSS2_TESTANA_L_ANA_MUX_CONTROL" range="7 - 4" resetval="0x0" rwaccess="RW"
			width="4"></bitfield>
		<bitfield begin="3"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="2" id="CSS2_TESTANA_L_SUP_MUX_CONTROL" range="3 - 2" resetval="0x0" rwaccess="RW"
			width="2"></bitfield>
		<bitfield begin="1" description="comparator bypass value" end="1"
			id="CSS2_COMPOUT_BYPASS_VAL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="0" id="CSS2_COMPOUT_BYPASS_EN" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CSS45_CTRL" description="" id="TOP_CTRL_DFT_CSS45_CTRL"
		offset="0xE24" width="32">
		<bitfield begin="25"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="24" id="CSS5_DTB_MUX_CONFIG" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="23" id="CSS5_DTB_SELECT" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="21" id="CSS5_ATB_SELECT" range="22 - 21" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="20"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="17" id="CSS5_TESTANA_L_ANA_MUX_CONTROL" range="20 - 17" resetval="0x0"
			rwaccess="RW" width="4"></bitfield>
		<bitfield begin="16"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="15" id="CSS5_TESTANA_L_SUP_MUX_CONTROL" range="16 - 15" resetval="0x0"
			rwaccess="RW" width="2"></bitfield>
		<bitfield begin="14" description="comparator bypass value" end="14"
			id="CSS5_COMPOUT_BYPASS_VAL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="13" id="CSS5_COMPOUT_BYPASS_EN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="11" id="CSS4_DTB_MUX_CONFIG" range="12 - 11" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="10"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="10" id="CSS4_DTB_SELECT" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="8" id="CSS4_ATB_SELECT" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="4" id="CSS4_TESTANA_L_ANA_MUX_CONTROL" range="7 - 4" resetval="0x0" rwaccess="RW"
			width="4"></bitfield>
		<bitfield begin="3"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="2" id="CSS4_TESTANA_L_SUP_MUX_CONTROL" range="3 - 2" resetval="0x0" rwaccess="RW"
			width="2"></bitfield>
		<bitfield begin="1" description="comparator bypass value" end="1"
			id="CSS4_COMPOUT_BYPASS_VAL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="0" id="CSS4_COMPOUT_BYPASS_EN" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CSS67_CTRL" description="" id="TOP_CTRL_DFT_CSS67_CTRL"
		offset="0xE28" width="32">
		<bitfield begin="25"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="24" id="CSS7_DTB_MUX_CONFIG" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="23" id="CSS7_DTB_SELECT" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="21" id="CSS7_ATB_SELECT" range="22 - 21" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="20"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="17" id="CSS7_TESTANA_L_ANA_MUX_CONTROL" range="20 - 17" resetval="0x0"
			rwaccess="RW" width="4"></bitfield>
		<bitfield begin="16"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="15" id="CSS7_TESTANA_L_SUP_MUX_CONTROL" range="16 - 15" resetval="0x0"
			rwaccess="RW" width="2"></bitfield>
		<bitfield begin="14" description="comparator bypass value" end="14"
			id="CSS7_COMPOUT_BYPASS_VAL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="13" id="CSS7_COMPOUT_BYPASS_EN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="11" id="CSS6_DTB_MUX_CONFIG" range="12 - 11" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="10"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="10" id="CSS6_DTB_SELECT" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="8" id="CSS6_ATB_SELECT" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="4" id="CSS6_TESTANA_L_ANA_MUX_CONTROL" range="7 - 4" resetval="0x0" rwaccess="RW"
			width="4"></bitfield>
		<bitfield begin="3"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="2" id="CSS6_TESTANA_L_SUP_MUX_CONTROL" range="3 - 2" resetval="0x0" rwaccess="RW"
			width="2"></bitfield>
		<bitfield begin="1" description="comparator bypass value" end="1"
			id="CSS6_COMPOUT_BYPASS_VAL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="0" id="CSS6_COMPOUT_BYPASS_EN" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CSS89_CTRL" description="" id="TOP_CTRL_DFT_CSS89_CTRL"
		offset="0xE2C" width="32">
		<bitfield begin="25"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="24" id="CSS9_DTB_MUX_CONFIG" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="23" id="CSS9_DTB_SELECT" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="21" id="CSS9_ATB_SELECT" range="22 - 21" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="20"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="17" id="CSS9_TESTANA_L_ANA_MUX_CONTROL" range="20 - 17" resetval="0x0"
			rwaccess="RW" width="4"></bitfield>
		<bitfield begin="16"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="15" id="CSS9_TESTANA_L_SUP_MUX_CONTROL" range="16 - 15" resetval="0x0"
			rwaccess="RW" width="2"></bitfield>
		<bitfield begin="14" description="comparator bypass value" end="14"
			id="CSS9_COMPOUT_BYPASS_VAL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="13" id="CSS9_COMPOUT_BYPASS_EN" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout"
			end="11" id="CSS8_DTB_MUX_CONFIG" range="12 - 11" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="10"
			description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH"
			end="10" id="CSS8_DTB_SELECT" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active"
			end="8" id="CSS8_ATB_SELECT" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n"
			end="4" id="CSS8_TESTANA_L_ANA_MUX_CONTROL" range="7 - 4" resetval="0x0" rwaccess="RW"
			width="4"></bitfield>
		<bitfield begin="3"
			description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)"
			end="2" id="CSS8_TESTANA_L_SUP_MUX_CONTROL" range="3 - 2" resetval="0x0" rwaccess="RW"
			width="2"></bitfield>
		<bitfield begin="1" description="comparator bypass value" end="1"
			id="CSS8_COMPOUT_BYPASS_VAL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val"
			end="0" id="CSS8_COMPOUT_BYPASS_EN" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_RAMP_DACL" description="" id="TOP_CTRL_DFT_RAMP_DACL"
		offset="0xE30" width="24">
		<bitfield begin="19"
			description="Fanout internal ramp to DACL of the CMPSS (currently reserved)" end="0"
			id="RAMP_DACL" range="19 - 0" resetval="0x0" rwaccess="RW" width="20"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_REFBUF_CTRL" description="" id="TOP_CTRL_DFT_REFBUF_CTRL"
		offset="0xE34" width="16">
		<bitfield begin="8"
			description="Analog test select controls for reference buffer and comparators" end="7"
			id="REFBUF1_ATB_MUX_SEL" range="8 - 7" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="6"
			description="Analog test select controls for reference buffer and comparators" end="5"
			id="REFBUF0_ATB_MUX_SEL" range="6 - 5" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="4" description="Atest enable REFBUF1" end="4" id="REFBUF1_ATBEN" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="analog test  enable for the comparators ROK1" end="3"
			id="REFBUF1_ATBEN_ROK1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Atest enable REFBUF0" end="2" id="REFBUF0_ATBEN" range="2"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="analog test  enable for the comparators ROK0" end="1"
			id="REFBUF0_ATBEN_ROK0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="analog test  enable for the comparators ROK0B" end="0"
			id="REFBUF0_ATBEN_ROK0B" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_ODP_ATB_LOOPBACK_CTRL" description=""
		id="TOP_CTRL_DFT_ODP_ATB_LOOPBACK_CTRL" offset="0xE38" width="32">
		<bitfield begin="31" description="Reserved bits" end="3" id="RESERVED" range="31 - 3"
			resetval="0x0" rwaccess="RW" width="29"></bitfield>
		<bitfield begin="2" description="if '1' connects atestv1 to adc_cal1" end="2"
			id="ATB1_ADCCAL1_LB" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="if '1' connects atestv0 to adc_cal0 (must ensure adc_cal0 is not driven)"
			end="1" id="ATB0_ADCCAL0_LB" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="must set '1' to test odp module" end="0" id="ODP_EN"
			range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_SOC_DTB_MUX_SEL" description=""
		id="TOP_CTRL_DFT_SOC_DTB_MUX_SEL" offset="0xE3C" width="8">
		<bitfield begin="7"
			description="Mux selection controls for selecting the DTB lines going out of SOC for debug purpose and for testing."
			end="0" id="DTB_MUX_SEL" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_TEMPSENSE_CTRL" description="" id="TOP_CTRL_DFT_TEMPSENSE_CTRL"
		offset="0xE40" width="1">
		<bitfield begin="0" description="Sensor control for 5th local sensor" end="0"
			id="SENSOR5_SEL" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CTRL_1" description="" id="TOP_CTRL_DFT_CTRL_1" offset="0xE44"
		width="32">
		<bitfield begin="31" description="Reserved bits" end="0" id="RESERVED" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CTRL_2" description="" id="TOP_CTRL_DFT_CTRL_2" offset="0xE48"
		width="32">
		<bitfield begin="31" description="Reserved bits" end="0" id="RESERVED" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CTRL_3" description="" id="TOP_CTRL_DFT_CTRL_3" offset="0xE4C"
		width="32">
		<bitfield begin="31" description="Reserved bits" end="0" id="RESERVED" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_DFT_CTRL_4" description="" id="TOP_CTRL_DFT_CTRL_4" offset="0xE50"
		width="32">
		<bitfield begin="31" description="Reserved bits" end="0" id="RESERVED" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_PROBE_BUS_SEL0" description="" id="TOP_CTRL_PROBE_BUS_SEL0"
		offset="0xF04" width="32">
		<bitfield begin="31" description="Probe Bus 0 Mux Select" end="0" id="SEL" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_PROBE_BUS_SEL1" description="" id="TOP_CTRL_PROBE_BUS_SEL1"
		offset="0xF08" width="32">
		<bitfield begin="31" description="Probe Bus 1 Mux Select" end="0" id="SEL" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RW0" description="" id="TOP_CTRL_HW_SPARE_RW0"
		offset="0xFD0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW0"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RW1" description="" id="TOP_CTRL_HW_SPARE_RW1"
		offset="0xFD4" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW1"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RW2" description="" id="TOP_CTRL_HW_SPARE_RW2"
		offset="0xFD8" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW2"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RW3" description="" id="TOP_CTRL_HW_SPARE_RW3"
		offset="0xFDC" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW3"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RO0" description="" id="TOP_CTRL_HW_SPARE_RO0"
		offset="0xFE0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO0"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RO1" description="" id="TOP_CTRL_HW_SPARE_RO1"
		offset="0xFE4" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO1"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RO2" description="" id="TOP_CTRL_HW_SPARE_RO2"
		offset="0xFE8" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO2"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_RO3" description="" id="TOP_CTRL_HW_SPARE_RO3"
		offset="0xFEC" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO3"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_WPH" description="" id="TOP_CTRL_HW_SPARE_WPH"
		offset="0xFF0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_WPH"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_REC" description="" id="TOP_CTRL_HW_SPARE_REC"
		offset="0xFF4" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="31" id="HW_SPARE_REC31"
			range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30" description="Reserved for HW R&#38;D" end="30" id="HW_SPARE_REC30"
			range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29" description="Reserved for HW R&#38;D" end="29" id="HW_SPARE_REC29"
			range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28" description="Reserved for HW R&#38;D" end="28" id="HW_SPARE_REC28"
			range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27" description="Reserved for HW R&#38;D" end="27" id="HW_SPARE_REC27"
			range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Reserved for HW R&#38;D" end="26" id="HW_SPARE_REC26"
			range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Reserved for HW R&#38;D" end="25" id="HW_SPARE_REC25"
			range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Reserved for HW R&#38;D" end="24" id="HW_SPARE_REC24"
			range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Reserved for HW R&#38;D" end="23" id="HW_SPARE_REC23"
			range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Reserved for HW R&#38;D" end="22" id="HW_SPARE_REC22"
			range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Reserved for HW R&#38;D" end="21" id="HW_SPARE_REC21"
			range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Reserved for HW R&#38;D" end="20" id="HW_SPARE_REC20"
			range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Reserved for HW R&#38;D" end="19" id="HW_SPARE_REC19"
			range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Reserved for HW R&#38;D" end="18" id="HW_SPARE_REC18"
			range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Reserved for HW R&#38;D" end="17" id="HW_SPARE_REC17"
			range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Reserved for HW R&#38;D" end="16" id="HW_SPARE_REC16"
			range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Reserved for HW R&#38;D" end="15" id="HW_SPARE_REC15"
			range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Reserved for HW R&#38;D" end="14" id="HW_SPARE_REC14"
			range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Reserved for HW R&#38;D" end="13" id="HW_SPARE_REC13"
			range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Reserved for HW R&#38;D" end="12" id="HW_SPARE_REC12"
			range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Reserved for HW R&#38;D" end="11" id="HW_SPARE_REC11"
			range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Reserved for HW R&#38;D" end="10" id="HW_SPARE_REC10"
			range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Reserved for HW R&#38;D" end="9" id="HW_SPARE_REC9"
			range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Reserved for HW R&#38;D" end="8" id="HW_SPARE_REC8"
			range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Reserved for HW R&#38;D" end="7" id="HW_SPARE_REC7"
			range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Reserved for HW R&#38;D" end="6" id="HW_SPARE_REC6"
			range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Reserved for HW R&#38;D" end="5" id="HW_SPARE_REC5"
			range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Reserved for HW R&#38;D" end="4" id="HW_SPARE_REC4"
			range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Reserved for HW R&#38;D" end="3" id="HW_SPARE_REC3"
			range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Reserved for HW R&#38;D" end="2" id="HW_SPARE_REC2"
			range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Reserved for HW R&#38;D" end="1" id="HW_SPARE_REC1"
			range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_REC0"
			range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_REC0" description="" id="TOP_CTRL_HW_SPARE_REC0"
		offset="0xFF8" width="32">
		<bitfield begin="31" description="- KICK0 component" end="0" id="LOCK0_KICK0" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_HW_SPARE_REC1" description="" id="TOP_CTRL_HW_SPARE_REC1"
		offset="0xFFC" width="32">
		<bitfield begin="31" description="- KICK1 component" end="0" id="LOCK0_KICK1" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_LOCK0_KICK0" description="" id="TOP_CTRL_LOCK0_KICK0"
		offset="0x1008" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="3" id="PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="2" id="KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="1" id="ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="0" id="PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_LOCK0_KICK1" description="" id="TOP_CTRL_LOCK0_KICK1"
		offset="0x100C" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="3" id="ENABLED_PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="2" id="ENABLED_KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="1" id="ENABLED_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="0" id="ENABLED_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_INTR_RAW_STATUS" description="" id="TOP_CTRL_INTR_RAW_STATUS"
		offset="0x1010" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="TOP_CTRL_INTR_ENABLED_STATUS_CLEAR" description=""
		id="TOP_CTRL_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN_CLR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN_CLR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN_CLR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN_CLR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="TOP_CTRL_INTR_ENABLE" description="" id="TOP_CTRL_INTR_ENABLE"
		offset="0x1018" width="8">
		<bitfield begin="7"
			description="EOI vector value. Write this with interrupt distribution value in the chip."
			end="0" id="EOI_VECTOR" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_INTR_ENABLE_CLEAR" description="" id="TOP_CTRL_INTR_ENABLE_CLEAR"
		offset="0x101C" width="32">
		<bitfield begin="31" description="Fault Address." end="0" id="FAULT_ADDR" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="TOP_CTRL_EOI" description="" id="TOP_CTRL_EOI" offset="0x1020" width="8">
		<bitfield begin="6" description="Non-secure access." end="6" id="FAULT_NS" range="6"
			resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5"
			description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault"
			end="0" id="FAULT_TYPE" range="5 - 0" resetval="0x0" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="TOP_CTRL_FAULT_ADDRESS" description="" id="TOP_CTRL_FAULT_ADDRESS"
		offset="0x1024" width="32">
		<bitfield begin="31" description="XID." end="20" id="FAULT_XID" range="31 - 20"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="19" description="Route ID." end="8" id="FAULT_ROUTEID" range="19 - 8"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="7" description="Privilege ID." end="0" id="FAULT_PRIVID" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="TOP_CTRL_FAULT_TYPE_STATUS" description="" id="TOP_CTRL_FAULT_TYPE_STATUS"
		offset="0x1028" width="16">
		<bitfield begin="0"
			description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect."
			end="0" id="FAULT_CLR" range="0" resetval="0x0" rwaccess="WO" width="1"></bitfield>
	</register>
</module>
