0.6
2017.4
Dec 15 2017
21:07:18
F:/Github/Computer_Organization/src/project_10/instruction_decoder/instruction_decoder.sim/idcode32_sim.v,1559229729,systemVerilog,,,,idcode32_sim,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sim_1/new/ifetc32_sim.v,1557592614,verilog,,,,ifetc32_sim,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/ifetc32.v,1558793016,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/ioread.v,,Ifetc32,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sim_1/new/sim_CPU.sv,1559231119,systemVerilog,,,,sim_CPU,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/ip/RAM/sim/RAM.v,1559231027,verilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/ip/prgrom/sim/prgrom.v,1559231005,verilog,,F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/control32.v,,prgrom,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/CPU.v,1559230636,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/control32.v,,CPU,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/control32.v,1557804011,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/decoder.v,,control32,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/decoder.v,1559230172,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/dmemory32.v,,decoder,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/dmemory32.v,1558359352,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/execute_unitx32.v,,dmemory32,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/execute_unitx32.v,1558792786,systemVerilog,,F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/ifetc32.v,,execute_unitx32,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/ioread.v,1517212940,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/leds.v,,ioread,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/leds.v,1517212940,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/memorio.v,,leds,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/memorio.v,1558362422,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/switchs.v,,memorio,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/switchs.v,1558774830,systemVerilog,,F:/Github/Computer_Organization/src/project_14/project_14.srcs/sim_1/new/sim_CPU.sv,,switchs,,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
