vendor_name = ModelSim
source_file = 1, F:/FPGA_code/Test_0413B/rtl/led0_module.v
source_file = 1, F:/FPGA_code/Test_0413B/prj/db/led0_module.cbx.xml
design_name = led0_module
instance = comp, \Add0~0 , Add0~0, led0_module, 1
instance = comp, \Add0~14 , Add0~14, led0_module, 1
instance = comp, \Add0~26 , Add0~26, led0_module, 1
instance = comp, \Count1[13] , Count1[13], led0_module, 1
instance = comp, \LessThan1~0 , LessThan1~0, led0_module, 1
instance = comp, \LessThan1~2 , LessThan1~2, led0_module, 1
instance = comp, \Equal0~3 , Equal0~3, led0_module, 1
instance = comp, \LED_Out~output , LED_Out~output, led0_module, 1
instance = comp, \CLK~input , CLK~input, led0_module, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, led0_module, 1
instance = comp, \Add0~2 , Add0~2, led0_module, 1
instance = comp, \RSTn~input , RSTn~input, led0_module, 1
instance = comp, \RSTn~inputclkctrl , RSTn~inputclkctrl, led0_module, 1
instance = comp, \Count1[1] , Count1[1], led0_module, 1
instance = comp, \Add0~4 , Add0~4, led0_module, 1
instance = comp, \Count1[2] , Count1[2], led0_module, 1
instance = comp, \Add0~6 , Add0~6, led0_module, 1
instance = comp, \Count1[3] , Count1[3], led0_module, 1
instance = comp, \Equal0~5 , Equal0~5, led0_module, 1
instance = comp, \Count1~3 , Count1~3, led0_module, 1
instance = comp, \Count1[7] , Count1[7], led0_module, 1
instance = comp, \Add0~8 , Add0~8, led0_module, 1
instance = comp, \Count1[4] , Count1[4], led0_module, 1
instance = comp, \Add0~10 , Add0~10, led0_module, 1
instance = comp, \Add0~12 , Add0~12, led0_module, 1
instance = comp, \Count1[6] , Count1[6], led0_module, 1
instance = comp, \Add0~16 , Add0~16, led0_module, 1
instance = comp, \Count1[8] , Count1[8], led0_module, 1
instance = comp, \Add0~18 , Add0~18, led0_module, 1
instance = comp, \Add0~20 , Add0~20, led0_module, 1
instance = comp, \Count1~4 , Count1~4, led0_module, 1
instance = comp, \Count1[10] , Count1[10], led0_module, 1
instance = comp, \Add0~22 , Add0~22, led0_module, 1
instance = comp, \Count1[11] , Count1[11], led0_module, 1
instance = comp, \Add0~24 , Add0~24, led0_module, 1
instance = comp, \Count1[12] , Count1[12], led0_module, 1
instance = comp, \Add0~28 , Add0~28, led0_module, 1
instance = comp, \Count1[14] , Count1[14], led0_module, 1
instance = comp, \Add0~30 , Add0~30, led0_module, 1
instance = comp, \Add0~32 , Add0~32, led0_module, 1
instance = comp, \Add0~34 , Add0~34, led0_module, 1
instance = comp, \Count1~1 , Count1~1, led0_module, 1
instance = comp, \Count1[17] , Count1[17], led0_module, 1
instance = comp, \Add0~36 , Add0~36, led0_module, 1
instance = comp, \Count1~0 , Count1~0, led0_module, 1
instance = comp, \Count1[18] , Count1[18], led0_module, 1
instance = comp, \Count1~2 , Count1~2, led0_module, 1
instance = comp, \Count1[15] , Count1[15], led0_module, 1
instance = comp, \Equal0~1 , Equal0~1, led0_module, 1
instance = comp, \Count1[9] , Count1[9], led0_module, 1
instance = comp, \Equal0~0 , Equal0~0, led0_module, 1
instance = comp, \Count1[16] , Count1[16], led0_module, 1
instance = comp, \Count1[5] , Count1[5], led0_module, 1
instance = comp, \Equal0~2 , Equal0~2, led0_module, 1
instance = comp, \Equal0~4 , Equal0~4, led0_module, 1
instance = comp, \Count1~7 , Count1~7, led0_module, 1
instance = comp, \Count1[0] , Count1[0], led0_module, 1
instance = comp, \Add0~38 , Add0~38, led0_module, 1
instance = comp, \Count1~6 , Count1~6, led0_module, 1
instance = comp, \Count1[19] , Count1[19], led0_module, 1
instance = comp, \Add0~40 , Add0~40, led0_module, 1
instance = comp, \Count1~5 , Count1~5, led0_module, 1
instance = comp, \Count1[20] , Count1[20], led0_module, 1
instance = comp, \LessThan1~1 , LessThan1~1, led0_module, 1
instance = comp, \LessThan1~3 , LessThan1~3, led0_module, 1
instance = comp, \LessThan1~4 , LessThan1~4, led0_module, 1
