<HdlWorker Language='vhdl' Spec='cic_dec_ts-spec.xml' datawidth='32' version='2'>

  <Property Name='LATENCY_p' Type='ushort' Parameter='true' Default='1'
	    Description='Number of clock cycles between a valid input and a valid output'/>

  <Property Name='GROUP_DELAY_p' Type='ushort' Parameter='true' Default='(N+1)*R'
	    Description='Number of valid inputs before a valid output is given'/>

  <StreamInterface Name='in'/>
  <StreamInterface Name='out' insertEOM='1' workerEOF='1'/>

</HdlWorker>
