

================================================================
== Vivado HLS Report for 'DCT_1D_1'
================================================================
* Date:           Mon Jun 19 20:01:23 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%output_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %output_offset)"   --->   Operation 3 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_offset)"   --->   Operation 4 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_offset_cast = zext i4 %input_offset_read to i64"   --->   Operation 5 'zext' 'input_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [8 x i16]* %input_r, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 6 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.54ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.c:50]   --->   Operation 7 'load' 'input_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr [8 x i16]* %input1, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 8 'getelementptr' 'input1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.54ns)   --->   "%input1_load = load i16* %input1_addr, align 2" [dct.c:50]   --->   Operation 9 'load' 'input1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input2_addr = getelementptr [8 x i16]* %input2, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 10 'getelementptr' 'input2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.54ns)   --->   "%input2_load = load i16* %input2_addr, align 2" [dct.c:50]   --->   Operation 11 'load' 'input2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input3_addr = getelementptr [8 x i16]* %input3, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 12 'getelementptr' 'input3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.54ns)   --->   "%input3_load = load i16* %input3_addr, align 2" [dct.c:50]   --->   Operation 13 'load' 'input3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input4_addr = getelementptr [8 x i16]* %input4, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 14 'getelementptr' 'input4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.54ns)   --->   "%input4_load = load i16* %input4_addr, align 2" [dct.c:50]   --->   Operation 15 'load' 'input4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input5_addr = getelementptr [8 x i16]* %input5, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 16 'getelementptr' 'input5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.54ns)   --->   "%input5_load = load i16* %input5_addr, align 2" [dct.c:50]   --->   Operation 17 'load' 'input5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input6_addr = getelementptr [8 x i16]* %input6, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 18 'getelementptr' 'input6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.54ns)   --->   "%input6_load = load i16* %input6_addr, align 2" [dct.c:50]   --->   Operation 19 'load' 'input6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input7_addr = getelementptr [8 x i16]* %input7, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 20 'getelementptr' 'input7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.54ns)   --->   "%input7_load = load i16* %input7_addr, align 2" [dct.c:50]   --->   Operation 21 'load' 'input7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_offset_cast = zext i4 %output_offset_read to i64"   --->   Operation 22 'zext' 'output_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.54ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.c:50]   --->   Operation 23 'load' 'input_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i16 %input_load to i27" [dct.c:50]   --->   Operation 24 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i16 %input_load to i28" [dct.c:50]   --->   Operation 25 'sext' 'sext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_2 = sext i16 %input_load to i29" [dct.c:50]   --->   Operation 26 'sext' 'sext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln50_3 = sext i16 %input_load to i17" [dct.c:50]   --->   Operation 27 'sext' 'sext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.54ns)   --->   "%input1_load = load i16* %input1_addr, align 2" [dct.c:50]   --->   Operation 28 'load' 'input1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln50_4 = sext i16 %input1_load to i27" [dct.c:50]   --->   Operation 29 'sext' 'sext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln50_5 = sext i16 %input1_load to i28" [dct.c:50]   --->   Operation 30 'sext' 'sext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln50_6 = sext i16 %input1_load to i29" [dct.c:50]   --->   Operation 31 'sext' 'sext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln50_7 = sext i16 %input1_load to i17" [dct.c:50]   --->   Operation 32 'sext' 'sext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.54ns)   --->   "%input2_load = load i16* %input2_addr, align 2" [dct.c:50]   --->   Operation 33 'load' 'input2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln50_8 = sext i16 %input2_load to i27" [dct.c:50]   --->   Operation 34 'sext' 'sext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln50_9 = sext i16 %input2_load to i28" [dct.c:50]   --->   Operation 35 'sext' 'sext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln50_10 = sext i16 %input2_load to i29" [dct.c:50]   --->   Operation 36 'sext' 'sext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln50_11 = sext i16 %input2_load to i17" [dct.c:50]   --->   Operation 37 'sext' 'sext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.54ns)   --->   "%input3_load = load i16* %input3_addr, align 2" [dct.c:50]   --->   Operation 38 'load' 'input3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln50_12 = sext i16 %input3_load to i28" [dct.c:50]   --->   Operation 39 'sext' 'sext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln50_13 = sext i16 %input3_load to i29" [dct.c:50]   --->   Operation 40 'sext' 'sext_ln50_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln50_14 = sext i16 %input3_load to i27" [dct.c:50]   --->   Operation 41 'sext' 'sext_ln50_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln50_15 = sext i16 %input3_load to i17" [dct.c:50]   --->   Operation 42 'sext' 'sext_ln50_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.54ns)   --->   "%input4_load = load i16* %input4_addr, align 2" [dct.c:50]   --->   Operation 43 'load' 'input4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln50_16 = sext i16 %input4_load to i28" [dct.c:50]   --->   Operation 44 'sext' 'sext_ln50_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln50_17 = sext i16 %input4_load to i29" [dct.c:50]   --->   Operation 45 'sext' 'sext_ln50_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln50_18 = sext i16 %input4_load to i27" [dct.c:50]   --->   Operation 46 'sext' 'sext_ln50_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln50_19 = sext i16 %input4_load to i17" [dct.c:50]   --->   Operation 47 'sext' 'sext_ln50_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.54ns)   --->   "%input5_load = load i16* %input5_addr, align 2" [dct.c:50]   --->   Operation 48 'load' 'input5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln50_20 = sext i16 %input5_load to i27" [dct.c:50]   --->   Operation 49 'sext' 'sext_ln50_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln50_21 = sext i16 %input5_load to i28" [dct.c:50]   --->   Operation 50 'sext' 'sext_ln50_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln50_22 = sext i16 %input5_load to i29" [dct.c:50]   --->   Operation 51 'sext' 'sext_ln50_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln50_23 = sext i16 %input5_load to i17" [dct.c:50]   --->   Operation 52 'sext' 'sext_ln50_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.54ns)   --->   "%input6_load = load i16* %input6_addr, align 2" [dct.c:50]   --->   Operation 53 'load' 'input6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln50_24 = sext i16 %input6_load to i27" [dct.c:50]   --->   Operation 54 'sext' 'sext_ln50_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln50_25 = sext i16 %input6_load to i28" [dct.c:50]   --->   Operation 55 'sext' 'sext_ln50_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln50_26 = sext i16 %input6_load to i29" [dct.c:50]   --->   Operation 56 'sext' 'sext_ln50_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln50_27 = sext i16 %input6_load to i17" [dct.c:50]   --->   Operation 57 'sext' 'sext_ln50_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.54ns)   --->   "%input7_load = load i16* %input7_addr, align 2" [dct.c:50]   --->   Operation 58 'load' 'input7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln50_28 = sext i16 %input7_load to i26" [dct.c:50]   --->   Operation 59 'sext' 'sext_ln50_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln50_29 = sext i16 %input7_load to i27" [dct.c:50]   --->   Operation 60 'sext' 'sext_ln50_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln50_30 = sext i16 %input7_load to i17" [dct.c:50]   --->   Operation 61 'sext' 'sext_ln50_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%add_ln50 = add i17 %sext_ln50_7, %sext_ln50_3" [dct.c:50]   --->   Operation 62 'add' 'add_ln50' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln50_31 = sext i17 %add_ln50 to i18" [dct.c:50]   --->   Operation 63 'sext' 'sext_ln50_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.71ns)   --->   "%add_ln50_1 = add i17 %sext_ln50_15, %sext_ln50_11" [dct.c:50]   --->   Operation 64 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln50_32 = sext i17 %add_ln50_1 to i18" [dct.c:50]   --->   Operation 65 'sext' 'sext_ln50_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln50_2 = add i18 %sext_ln50_31, %sext_ln50_32" [dct.c:50]   --->   Operation 66 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln50_33 = sext i18 %add_ln50_2 to i19" [dct.c:50]   --->   Operation 67 'sext' 'sext_ln50_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%add_ln50_3 = add i17 %sext_ln50_23, %sext_ln50_19" [dct.c:50]   --->   Operation 68 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln50_34 = sext i17 %add_ln50_3 to i18" [dct.c:50]   --->   Operation 69 'sext' 'sext_ln50_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln50_4 = add i17 %sext_ln50_30, %sext_ln50_27" [dct.c:50]   --->   Operation 70 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln50_35 = sext i17 %add_ln50_4 to i18" [dct.c:50]   --->   Operation 71 'sext' 'sext_ln50_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln50_5 = add i18 %sext_ln50_34, %sext_ln50_35" [dct.c:50]   --->   Operation 72 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln50_36 = sext i18 %add_ln50_5 to i19" [dct.c:50]   --->   Operation 73 'sext' 'sext_ln50_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%add_ln50_6 = add i19 %sext_ln50_33, %sext_ln50_36" [dct.c:50]   --->   Operation 74 'add' 'add_ln50_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%sext_ln50_37 = sext i19 %add_ln50_6 to i29" [dct.c:50]   --->   Operation 75 'sext' 'sext_ln50_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln50 = mul i29 %sext_ln50_37, 2896" [dct.c:50]   --->   Operation 76 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52 = add i29 %mul_ln50, 4096" [dct.c:52]   --->   Operation 77 'add' 'add_ln52' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52, i32 13, i32 28)" [dct.c:52]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [8 x i16]* %output_0, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 79 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "store i16 %trunc_ln, i16* %output_0_addr, align 2" [dct.c:52]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_8)   --->   "%mul_ln50_1 = mul i29 %sext_ln50_2, 4017" [dct.c:50]   --->   Operation 81 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_2 = mul i29 %sext_ln50_6, 3406" [dct.c:50]   --->   Operation 82 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_3 = mul i28 %sext_ln50_9, 2276" [dct.c:50]   --->   Operation 83 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_9)   --->   "%mul_ln50_4 = mul i27 %sext_ln50_14, 799" [dct.c:50]   --->   Operation 84 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_9)   --->   "%sext_ln50_38 = sext i27 %mul_ln50_4 to i28" [dct.c:50]   --->   Operation 85 'sext' 'sext_ln50_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_11)   --->   "%mul_ln50_5 = mul i27 %sext_ln50_18, -799" [dct.c:50]   --->   Operation 86 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_11)   --->   "%sext_ln50_39 = sext i27 %mul_ln50_5 to i28" [dct.c:50]   --->   Operation 87 'sext' 'sext_ln50_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_6 = mul i28 %sext_ln50_21, -2276" [dct.c:50]   --->   Operation 88 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_13)   --->   "%mul_ln50_7 = mul i29 %sext_ln50_26, -3406" [dct.c:50]   --->   Operation 89 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln50_40 = sext i16 %input7_load to i28" [dct.c:50]   --->   Operation 90 'sext' 'sext_ln50_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_12)   --->   "%mul_ln50_8 = mul i28 %sext_ln50_40, -4017" [dct.c:50]   --->   Operation 91 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_8 = add i29 %mul_ln50_2, %mul_ln50_1" [dct.c:52]   --->   Operation 92 'add' 'add_ln52_8' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_9 = add i28 %sext_ln50_38, %mul_ln50_3" [dct.c:52]   --->   Operation 93 'add' 'add_ln52_9' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i28 %add_ln52_9 to i29" [dct.c:52]   --->   Operation 94 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln52_10 = add i29 %add_ln52_8, %sext_ln52" [dct.c:52]   --->   Operation 95 'add' 'add_ln52_10' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_11 = add i28 %mul_ln50_6, %sext_ln50_39" [dct.c:52]   --->   Operation 96 'add' 'add_ln52_11' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i28 %add_ln52_11 to i29" [dct.c:52]   --->   Operation 97 'sext' 'sext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_12 = add i28 %mul_ln50_8, 4096" [dct.c:52]   --->   Operation 98 'add' 'add_ln52_12' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln52_2 = sext i28 %add_ln52_12 to i29" [dct.c:52]   --->   Operation 99 'sext' 'sext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_13 = add i29 %mul_ln50_7, %sext_ln52_2" [dct.c:52]   --->   Operation 100 'add' 'add_ln52_13' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_14 = add i29 %sext_ln52_1, %add_ln52_13" [dct.c:52]   --->   Operation 101 'add' 'add_ln52_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_1 = add i29 %add_ln52_10, %add_ln52_14" [dct.c:52]   --->   Operation 102 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_1, i32 13, i32 28)" [dct.c:52]   --->   Operation 103 'partselect' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [8 x i16]* %output_1, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 104 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_1, i16* %output_1_addr, align 2" [dct.c:52]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_9 = mul i29 %sext_ln50_2, 3784" [dct.c:50]   --->   Operation 106 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_15)   --->   "%mul_ln50_10 = mul i28 %sext_ln50_5, 1567" [dct.c:50]   --->   Operation 107 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_15)   --->   "%sext_ln50_41 = sext i28 %mul_ln50_10 to i29" [dct.c:50]   --->   Operation 108 'sext' 'sext_ln50_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_16)   --->   "%mul_ln50_11 = mul i28 %sext_ln50_9, -1567" [dct.c:50]   --->   Operation 109 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_16)   --->   "%sext_ln50_42 = sext i28 %mul_ln50_11 to i29" [dct.c:50]   --->   Operation 110 'sext' 'sext_ln50_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_12 = mul i29 %sext_ln50_13, -3784" [dct.c:50]   --->   Operation 111 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_13 = mul i29 %sext_ln50_17, -3784" [dct.c:50]   --->   Operation 112 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_18)   --->   "%mul_ln50_14 = mul i28 %sext_ln50_21, -1567" [dct.c:50]   --->   Operation 113 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_18)   --->   "%sext_ln50_43 = sext i28 %mul_ln50_14 to i29" [dct.c:50]   --->   Operation 114 'sext' 'sext_ln50_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_20)   --->   "%mul_ln50_15 = mul i28 %sext_ln50_25, 1567" [dct.c:50]   --->   Operation 115 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_20)   --->   "%sext_ln50_44 = sext i28 %mul_ln50_15 to i29" [dct.c:50]   --->   Operation 116 'sext' 'sext_ln50_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_19)   --->   "%mul_ln50_16 = mul i28 %sext_ln50_40, 3784" [dct.c:50]   --->   Operation 117 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_15 = add i29 %sext_ln50_41, %mul_ln50_9" [dct.c:52]   --->   Operation 118 'add' 'add_ln52_15' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_16 = add i29 %mul_ln50_12, %sext_ln50_42" [dct.c:52]   --->   Operation 119 'add' 'add_ln52_16' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln52_17 = add i29 %add_ln52_15, %add_ln52_16" [dct.c:52]   --->   Operation 120 'add' 'add_ln52_17' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_18 = add i29 %sext_ln50_43, %mul_ln50_13" [dct.c:52]   --->   Operation 121 'add' 'add_ln52_18' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_19 = add i28 %mul_ln50_16, 4096" [dct.c:52]   --->   Operation 122 'add' 'add_ln52_19' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln52_3 = sext i28 %add_ln52_19 to i29" [dct.c:52]   --->   Operation 123 'sext' 'sext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_20 = add i29 %sext_ln50_44, %sext_ln52_3" [dct.c:52]   --->   Operation 124 'add' 'add_ln52_20' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_21 = add i29 %add_ln52_18, %add_ln52_20" [dct.c:52]   --->   Operation 125 'add' 'add_ln52_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i29 %add_ln52_17, %add_ln52_21" [dct.c:52]   --->   Operation 126 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_2, i32 13, i32 28)" [dct.c:52]   --->   Operation 127 'partselect' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [8 x i16]* %output_2, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 128 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_2, i16* %output_2_addr, align 2" [dct.c:52]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_17 = mul i29 %sext_ln50_2, 3406" [dct.c:50]   --->   Operation 130 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_22)   --->   "%mul_ln50_18 = mul i27 %sext_ln50_4, -799" [dct.c:50]   --->   Operation 131 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_22)   --->   "%sext_ln50_45 = sext i27 %mul_ln50_18 to i29" [dct.c:50]   --->   Operation 132 'sext' 'sext_ln50_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_23)   --->   "%mul_ln50_19 = mul i29 %sext_ln50_10, -4017" [dct.c:50]   --->   Operation 133 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_20 = mul i29 %sext_ln50_13, -2276" [dct.c:50]   --->   Operation 134 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_25)   --->   "%mul_ln50_21 = mul i29 %sext_ln50_17, 2276" [dct.c:50]   --->   Operation 135 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_22 = mul i29 %sext_ln50_22, 4017" [dct.c:50]   --->   Operation 136 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_27)   --->   "%mul_ln50_23 = mul i27 %sext_ln50_24, 799" [dct.c:50]   --->   Operation 137 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_27)   --->   "%sext_ln50_46 = sext i27 %mul_ln50_23 to i29" [dct.c:50]   --->   Operation 138 'sext' 'sext_ln50_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_26)   --->   "%mul_ln50_24 = mul i28 %sext_ln50_40, -3406" [dct.c:50]   --->   Operation 139 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_22 = add i29 %sext_ln50_45, %mul_ln50_17" [dct.c:52]   --->   Operation 140 'add' 'add_ln52_22' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_23 = add i29 %mul_ln50_20, %mul_ln50_19" [dct.c:52]   --->   Operation 141 'add' 'add_ln52_23' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln52_24 = add i29 %add_ln52_22, %add_ln52_23" [dct.c:52]   --->   Operation 142 'add' 'add_ln52_24' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_25 = add i29 %mul_ln50_22, %mul_ln50_21" [dct.c:52]   --->   Operation 143 'add' 'add_ln52_25' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_26 = add i28 %mul_ln50_24, 4096" [dct.c:52]   --->   Operation 144 'add' 'add_ln52_26' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln52_4 = sext i28 %add_ln52_26 to i29" [dct.c:52]   --->   Operation 145 'sext' 'sext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_27 = add i29 %sext_ln50_46, %sext_ln52_4" [dct.c:52]   --->   Operation 146 'add' 'add_ln52_27' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_28 = add i29 %add_ln52_25, %add_ln52_27" [dct.c:52]   --->   Operation 147 'add' 'add_ln52_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_3 = add i29 %add_ln52_24, %add_ln52_28" [dct.c:52]   --->   Operation 148 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_3, i32 13, i32 28)" [dct.c:52]   --->   Operation 149 'partselect' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [8 x i16]* %output_3, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 150 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_3, i16* %output_3_addr, align 2" [dct.c:52]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_29)   --->   "%mul_ln50_25 = mul i29 %sext_ln50_2, 2896" [dct.c:50]   --->   Operation 152 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_26 = mul i29 %sext_ln50_6, -2896" [dct.c:50]   --->   Operation 153 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_30)   --->   "%mul_ln50_27 = mul i29 %sext_ln50_10, -2896" [dct.c:50]   --->   Operation 154 'mul' 'mul_ln50_27' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_28 = mul i29 %sext_ln50_13, 2896" [dct.c:50]   --->   Operation 155 'mul' 'mul_ln50_28' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_32)   --->   "%mul_ln50_29 = mul i29 %sext_ln50_17, 2896" [dct.c:50]   --->   Operation 156 'mul' 'mul_ln50_29' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_30 = mul i29 %sext_ln50_22, -2896" [dct.c:50]   --->   Operation 157 'mul' 'mul_ln50_30' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_34)   --->   "%mul_ln50_31 = mul i29 %sext_ln50_26, -2896" [dct.c:50]   --->   Operation 158 'mul' 'mul_ln50_31' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_33)   --->   "%mul_ln50_32 = mul i28 %sext_ln50_40, 2896" [dct.c:50]   --->   Operation 159 'mul' 'mul_ln50_32' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_29 = add i29 %mul_ln50_26, %mul_ln50_25" [dct.c:52]   --->   Operation 160 'add' 'add_ln52_29' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 161 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_30 = add i29 %mul_ln50_28, %mul_ln50_27" [dct.c:52]   --->   Operation 161 'add' 'add_ln52_30' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln52_31 = add i29 %add_ln52_29, %add_ln52_30" [dct.c:52]   --->   Operation 162 'add' 'add_ln52_31' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_32 = add i29 %mul_ln50_30, %mul_ln50_29" [dct.c:52]   --->   Operation 163 'add' 'add_ln52_32' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_33 = add i28 %mul_ln50_32, 4096" [dct.c:52]   --->   Operation 164 'add' 'add_ln52_33' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln52_5 = sext i28 %add_ln52_33 to i29" [dct.c:52]   --->   Operation 165 'sext' 'sext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_34 = add i29 %mul_ln50_31, %sext_ln52_5" [dct.c:52]   --->   Operation 166 'add' 'add_ln52_34' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_35 = add i29 %add_ln52_32, %add_ln52_34" [dct.c:52]   --->   Operation 167 'add' 'add_ln52_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_4 = add i29 %add_ln52_31, %add_ln52_35" [dct.c:52]   --->   Operation 168 'add' 'add_ln52_4' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln52_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_4, i32 13, i32 28)" [dct.c:52]   --->   Operation 169 'partselect' 'trunc_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [8 x i16]* %output_4, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 170 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_4, i16* %output_4_addr, align 2" [dct.c:52]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_36)   --->   "%mul_ln50_33 = mul i29 %sext_ln50_2, 2276" [dct.c:50]   --->   Operation 172 'mul' 'mul_ln50_33' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_34 = mul i29 %sext_ln50_6, -4017" [dct.c:50]   --->   Operation 173 'mul' 'mul_ln50_34' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_37)   --->   "%mul_ln50_35 = mul i27 %sext_ln50_8, 799" [dct.c:50]   --->   Operation 174 'mul' 'mul_ln50_35' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_37)   --->   "%sext_ln50_47 = sext i27 %mul_ln50_35 to i29" [dct.c:50]   --->   Operation 175 'sext' 'sext_ln50_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_36 = mul i29 %sext_ln50_13, 3406" [dct.c:50]   --->   Operation 176 'mul' 'mul_ln50_36' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_37 = mul i29 %sext_ln50_17, -3406" [dct.c:50]   --->   Operation 177 'mul' 'mul_ln50_37' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_39)   --->   "%mul_ln50_38 = mul i27 %sext_ln50_20, -799" [dct.c:50]   --->   Operation 178 'mul' 'mul_ln50_38' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_39)   --->   "%sext_ln50_48 = sext i27 %mul_ln50_38 to i29" [dct.c:50]   --->   Operation 179 'sext' 'sext_ln50_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_41)   --->   "%mul_ln50_39 = mul i29 %sext_ln50_26, 4017" [dct.c:50]   --->   Operation 180 'mul' 'mul_ln50_39' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_40)   --->   "%mul_ln50_40 = mul i28 %sext_ln50_40, -2276" [dct.c:50]   --->   Operation 181 'mul' 'mul_ln50_40' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_36 = add i29 %mul_ln50_34, %mul_ln50_33" [dct.c:52]   --->   Operation 182 'add' 'add_ln52_36' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_37 = add i29 %mul_ln50_36, %sext_ln50_47" [dct.c:52]   --->   Operation 183 'add' 'add_ln52_37' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln52_38 = add i29 %add_ln52_36, %add_ln52_37" [dct.c:52]   --->   Operation 184 'add' 'add_ln52_38' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_39 = add i29 %sext_ln50_48, %mul_ln50_37" [dct.c:52]   --->   Operation 185 'add' 'add_ln52_39' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_40 = add i28 %mul_ln50_40, 4096" [dct.c:52]   --->   Operation 186 'add' 'add_ln52_40' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln52_6 = sext i28 %add_ln52_40 to i29" [dct.c:52]   --->   Operation 187 'sext' 'sext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_41 = add i29 %mul_ln50_39, %sext_ln52_6" [dct.c:52]   --->   Operation 188 'add' 'add_ln52_41' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_42 = add i29 %add_ln52_39, %add_ln52_41" [dct.c:52]   --->   Operation 189 'add' 'add_ln52_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_5 = add i29 %add_ln52_38, %add_ln52_42" [dct.c:52]   --->   Operation 190 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln52_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_5, i32 13, i32 28)" [dct.c:52]   --->   Operation 191 'partselect' 'trunc_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [8 x i16]* %output_5, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 192 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_5, i16* %output_5_addr, align 2" [dct.c:52]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 194 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_43)   --->   "%mul_ln50_41 = mul i28 %sext_ln50_1, 1567" [dct.c:50]   --->   Operation 194 'mul' 'mul_ln50_41' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_43)   --->   "%sext_ln50_49 = sext i28 %mul_ln50_41 to i29" [dct.c:50]   --->   Operation 195 'sext' 'sext_ln50_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_42 = mul i29 %sext_ln50_6, -3784" [dct.c:50]   --->   Operation 196 'mul' 'mul_ln50_42' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_43 = mul i29 %sext_ln50_10, 3784" [dct.c:50]   --->   Operation 197 'mul' 'mul_ln50_43' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_44)   --->   "%mul_ln50_44 = mul i28 %sext_ln50_12, -1567" [dct.c:50]   --->   Operation 198 'mul' 'mul_ln50_44' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_44)   --->   "%sext_ln50_50 = sext i28 %mul_ln50_44 to i29" [dct.c:50]   --->   Operation 199 'sext' 'sext_ln50_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_46)   --->   "%mul_ln50_45 = mul i28 %sext_ln50_16, -1567" [dct.c:50]   --->   Operation 200 'mul' 'mul_ln50_45' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_46)   --->   "%sext_ln50_51 = sext i28 %mul_ln50_45 to i29" [dct.c:50]   --->   Operation 201 'sext' 'sext_ln50_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_46 = mul i29 %sext_ln50_22, 3784" [dct.c:50]   --->   Operation 202 'mul' 'mul_ln50_46' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_48)   --->   "%mul_ln50_47 = mul i29 %sext_ln50_26, -3784" [dct.c:50]   --->   Operation 203 'mul' 'mul_ln50_47' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_47)   --->   "%mul_ln50_48 = mul i27 %sext_ln50_29, 1567" [dct.c:50]   --->   Operation 204 'mul' 'mul_ln50_48' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_43 = add i29 %mul_ln50_42, %sext_ln50_49" [dct.c:52]   --->   Operation 205 'add' 'add_ln52_43' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_44 = add i29 %sext_ln50_50, %mul_ln50_43" [dct.c:52]   --->   Operation 206 'add' 'add_ln52_44' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.77ns)   --->   "%add_ln52_45 = add i29 %add_ln52_43, %add_ln52_44" [dct.c:52]   --->   Operation 207 'add' 'add_ln52_45' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_46 = add i29 %mul_ln50_46, %sext_ln50_51" [dct.c:52]   --->   Operation 208 'add' 'add_ln52_46' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_47 = add i27 %mul_ln50_48, 4096" [dct.c:52]   --->   Operation 209 'add' 'add_ln52_47' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln52_7 = sext i27 %add_ln52_47 to i29" [dct.c:52]   --->   Operation 210 'sext' 'sext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_48 = add i29 %mul_ln50_47, %sext_ln52_7" [dct.c:52]   --->   Operation 211 'add' 'add_ln52_48' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_49 = add i29 %add_ln52_46, %add_ln52_48" [dct.c:52]   --->   Operation 212 'add' 'add_ln52_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_6 = add i29 %add_ln52_45, %add_ln52_49" [dct.c:52]   --->   Operation 213 'add' 'add_ln52_6' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln52_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_6, i32 13, i32 28)" [dct.c:52]   --->   Operation 214 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [8 x i16]* %output_6, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 215 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_6, i16* %output_6_addr, align 2" [dct.c:52]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 217 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_50)   --->   "%mul_ln50_49 = mul i27 %sext_ln50, 799" [dct.c:50]   --->   Operation 217 'mul' 'mul_ln50_49' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_50)   --->   "%sext_ln50_52 = sext i27 %mul_ln50_49 to i28" [dct.c:50]   --->   Operation 218 'sext' 'sext_ln50_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_50 = mul i28 %sext_ln50_5, -2276" [dct.c:50]   --->   Operation 219 'mul' 'mul_ln50_50' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_51)   --->   "%mul_ln50_51 = mul i29 %sext_ln50_10, 3406" [dct.c:50]   --->   Operation 220 'mul' 'mul_ln50_51' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_52 = mul i29 %sext_ln50_13, -4017" [dct.c:50]   --->   Operation 221 'mul' 'mul_ln50_52' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_53)   --->   "%mul_ln50_53 = mul i29 %sext_ln50_17, 4017" [dct.c:50]   --->   Operation 222 'mul' 'mul_ln50_53' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_54 = mul i29 %sext_ln50_22, -3406" [dct.c:50]   --->   Operation 223 'mul' 'mul_ln50_54' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_55)   --->   "%mul_ln50_55 = mul i28 %sext_ln50_25, 2276" [dct.c:50]   --->   Operation 224 'mul' 'mul_ln50_55' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_54)   --->   "%mul_ln50_56 = mul i26 %sext_ln50_28, -799" [dct.c:50]   --->   Operation 225 'mul' 'mul_ln50_56' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_50 = add i28 %mul_ln50_50, %sext_ln50_52" [dct.c:52]   --->   Operation 226 'add' 'add_ln52_50' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln52_8 = sext i28 %add_ln52_50 to i29" [dct.c:52]   --->   Operation 227 'sext' 'sext_ln52_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_51 = add i29 %mul_ln50_52, %mul_ln50_51" [dct.c:52]   --->   Operation 228 'add' 'add_ln52_51' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.77ns)   --->   "%add_ln52_52 = add i29 %sext_ln52_8, %add_ln52_51" [dct.c:52]   --->   Operation 229 'add' 'add_ln52_52' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_53 = add i29 %mul_ln50_54, %mul_ln50_53" [dct.c:52]   --->   Operation 230 'add' 'add_ln52_53' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_54 = add i26 %mul_ln50_56, 4096" [dct.c:52]   --->   Operation 231 'add' 'add_ln52_54' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln52_9 = sext i26 %add_ln52_54 to i28" [dct.c:52]   --->   Operation 232 'sext' 'sext_ln52_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_55 = add i28 %mul_ln50_55, %sext_ln52_9" [dct.c:52]   --->   Operation 233 'add' 'add_ln52_55' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln52_10 = sext i28 %add_ln52_55 to i29" [dct.c:52]   --->   Operation 234 'sext' 'sext_ln52_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_56 = add i29 %add_ln52_53, %sext_ln52_10" [dct.c:52]   --->   Operation 235 'add' 'add_ln52_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_7 = add i29 %add_ln52_52, %add_ln52_56" [dct.c:52]   --->   Operation 236 'add' 'add_ln52_7' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln52_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_7, i32 13, i32 28)" [dct.c:52]   --->   Operation 237 'partselect' 'trunc_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [8 x i16]* %output_7, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 238 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_7, i16* %output_7_addr, align 2" [dct.c:52]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "ret void" [dct.c:54]   --->   Operation 240 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	wire read on port 'input_offset' [20]  (0 ns)
	'getelementptr' operation ('input_addr', dct.c:50) [23]  (0 ns)
	'load' operation ('input_load', dct.c:50) on array 'input_r' [24]  (0.542 ns)

 <State 2>: 6.83ns
The critical path consists of the following:
	'load' operation ('input_load', dct.c:50) on array 'input_r' [24]  (0.542 ns)
	'mul' operation of DSP[114] ('mul_ln50_9', dct.c:50) [114]  (2.37 ns)
	'add' operation of DSP[126] ('add_ln52_15', dct.c:52) [126]  (1.95 ns)
	'add' operation ('add_ln52_17', dct.c:52) [128]  (0.779 ns)
	'add' operation ('add_ln52_2', dct.c:52) [134]  (0.649 ns)
	'store' operation ('store_ln52', dct.c:52) of variable 'trunc_ln52_2', dct.c:52 on array 'output_2' [137]  (0.542 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
