<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>COX Shield: E:/rongdong/git/shining.git/CoX/CoX_Peripheral/CoX_Peripheral_Manual/libcox/xsysctl.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="coocox_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">COX Shield
   &#160;<span id="projectnumber">V2.0.0</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xsysctl_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xsysctl.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Prototypes for the System Manager Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="xsysctl_8h__dep__incl.png" border="0" usemap="#_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xsysctl_8hdep" alt=""/></div>
<map name="_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xsysctl_8hdep" id="_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xsysctl_8hdep">
<area shape="rect" id="node3" href="hd44780_8c.html" title="Driver for Character LCD HD44780." alt="" coords="5,121,197,173"/><area shape="rect" id="node5" href="_l_c_d_keypad_8c.html" title="Driver for Character LCD Keypad." alt="" coords="221,121,413,173"/><area shape="rect" id="node7" href="_motor_shield_8c.html" title="E:/rongdong/git/shining.git\l/CoX/Shield/Adafruit_Industries\l/Motor_Shield/lib/MotorShield.c" alt="" coords="437,121,629,173"/><area shape="rect" id="node9" href="_sensor___shield_8c.html" title="Control for Sensor Shield." alt="" coords="654,121,871,173"/></map>
</div>
</div>
<p><a href="xsysctl_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac5d147f06610389ee819fc73e01e0102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac5d147f06610389ee819fc73e01e0102">xSYSCTL_PERIPH_ACMP0</a></td></tr>
<tr class="separator:gac5d147f06610389ee819fc73e01e0102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885442dc3e8279a3eb2081dd89ac8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga885442dc3e8279a3eb2081dd89ac8e76">xSYSCTL_PERIPH_ADC0</a></td></tr>
<tr class="separator:ga885442dc3e8279a3eb2081dd89ac8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea7ea216ffec1475e331fe82699f4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga2ea7ea216ffec1475e331fe82699f4ed">xSYSCTL_PERIPH_DMA</a></td></tr>
<tr class="separator:ga2ea7ea216ffec1475e331fe82699f4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d5ebdb8d9b09039b7b9b6e8bee67b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">xSYSCTL_PERIPH_GPIOA</a></td></tr>
<tr class="separator:ga84d5ebdb8d9b09039b7b9b6e8bee67b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab34c788ae763881623275071c02be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8ab34c788ae763881623275071c02be3">xSYSCTL_PERIPH_GPIOB</a></td></tr>
<tr class="separator:ga8ab34c788ae763881623275071c02be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66449c498969b4fd7c32a8f174876d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gab66449c498969b4fd7c32a8f174876d9">xSYSCTL_PERIPH_GPIOC</a></td></tr>
<tr class="separator:gab66449c498969b4fd7c32a8f174876d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718eb20018f38a8a97d31b8d47fef678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga718eb20018f38a8a97d31b8d47fef678">xSYSCTL_PERIPH_GPIOD</a></td></tr>
<tr class="separator:ga718eb20018f38a8a97d31b8d47fef678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5282abad4ec3a9d93197236e1cb7d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac5282abad4ec3a9d93197236e1cb7d90">xSYSCTL_PERIPH_GPIOE</a></td></tr>
<tr class="separator:gac5282abad4ec3a9d93197236e1cb7d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cec407701bcbc272da259944bea976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">xSYSCTL_PERIPH_I2C0</a></td></tr>
<tr class="separator:gae8cec407701bcbc272da259944bea976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd8288a379971b398b4c4dc9b003432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga5bd8288a379971b398b4c4dc9b003432">xSYSCTL_PERIPH_I2C1</a></td></tr>
<tr class="separator:ga5bd8288a379971b398b4c4dc9b003432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8843f2739d367ece5bcf150258e617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga3a8843f2739d367ece5bcf150258e617">xSYSCTL_PERIPH_PWMA</a></td></tr>
<tr class="separator:ga3a8843f2739d367ece5bcf150258e617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7112e5ed3a4b378a93d9c073db921c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga7112e5ed3a4b378a93d9c073db921c72">xSYSCTL_PERIPH_PWMB</a></td></tr>
<tr class="separator:ga7112e5ed3a4b378a93d9c073db921c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d608c1483f25ea7ec1b23ce13bca7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">xSYSCTL_PERIPH_RTC</a></td></tr>
<tr class="separator:ga9d608c1483f25ea7ec1b23ce13bca7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca8c9df901ffe259a0c0dd68bf63649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gaaca8c9df901ffe259a0c0dd68bf63649">xSYSCTL_PERIPH_SPI0</a></td></tr>
<tr class="separator:gaaca8c9df901ffe259a0c0dd68bf63649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc8ad4877adbfe890531671003408b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga2fcc8ad4877adbfe890531671003408b">xSYSCTL_PERIPH_SPI1</a></td></tr>
<tr class="separator:ga2fcc8ad4877adbfe890531671003408b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0dee3685ac5d46e035b3a80bb7eb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga0a0dee3685ac5d46e035b3a80bb7eb7c">xSYSCTL_PERIPH_SPI2</a></td></tr>
<tr class="separator:ga0a0dee3685ac5d46e035b3a80bb7eb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae111f44843adc58c41e3ab287740db96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae111f44843adc58c41e3ab287740db96">xSYSCTL_PERIPH_SPI3</a></td></tr>
<tr class="separator:gae111f44843adc58c41e3ab287740db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac761a61f1156ad2ce170bdf71fbaaa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">xSYSCTL_PERIPH_TIMER0</a></td></tr>
<tr class="separator:gac761a61f1156ad2ce170bdf71fbaaa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e744e971427bbc7535629873b52ebd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga2e744e971427bbc7535629873b52ebd7">xSYSCTL_PERIPH_TIMER1</a></td></tr>
<tr class="separator:ga2e744e971427bbc7535629873b52ebd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9861e42b1fc63cd703d0aae8d3e2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9f9861e42b1fc63cd703d0aae8d3e2a8">xSYSCTL_PERIPH_TIMER2</a></td></tr>
<tr class="separator:ga9f9861e42b1fc63cd703d0aae8d3e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df6ad2355251ba67d8a91d72fe06e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8df6ad2355251ba67d8a91d72fe06e7a">xSYSCTL_PERIPH_TIMER3</a></td></tr>
<tr class="separator:ga8df6ad2355251ba67d8a91d72fe06e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2a67f172017ae3c3191ef2ca86abd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">xSYSCTL_PERIPH_UART0</a></td></tr>
<tr class="separator:gafd2a67f172017ae3c3191ef2ca86abd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12890b444da19e8b4888270335adf2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga12890b444da19e8b4888270335adf2d6">xSYSCTL_PERIPH_UART1</a></td></tr>
<tr class="separator:ga12890b444da19e8b4888270335adf2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9255b3ec7427c654342ecd74baede4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9255b3ec7427c654342ecd74baede4c3">xSYSCTL_PERIPH_UART2</a></td></tr>
<tr class="separator:ga9255b3ec7427c654342ecd74baede4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55123af9fa014e3d57ac7d8e9026fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga55123af9fa014e3d57ac7d8e9026fa2c">xSYSCTL_PERIPH_WDOG</a></td></tr>
<tr class="separator:ga55123af9fa014e3d57ac7d8e9026fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c09a89fcb10bd090b533ae5ddf0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gae6c09a89fcb10bd090b533ae5ddf0aad">xSYSCTL_OSC_MAIN</a></td></tr>
<tr class="separator:gae6c09a89fcb10bd090b533ae5ddf0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213e78b37e41c1abbf280cb95e199d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga213e78b37e41c1abbf280cb95e199d63">xSYSCTL_OSC_INT</a></td></tr>
<tr class="separator:ga213e78b37e41c1abbf280cb95e199d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0c23de19ceb028b5145f4081afcdbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga6b0c23de19ceb028b5145f4081afcdbb">xSYSCTL_OSC_INTSL</a></td></tr>
<tr class="separator:ga6b0c23de19ceb028b5145f4081afcdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f4c7710d4611c04c5a117fc25947b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga95f4c7710d4611c04c5a117fc25947b2">xSYSCTL_OSC_EXTSL</a></td></tr>
<tr class="separator:ga95f4c7710d4611c04c5a117fc25947b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b58248743f2fa4ecc85d9b6b65811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga4b9b58248743f2fa4ecc85d9b6b65811">xSYSCTL_XTAL_4MHZ</a></td></tr>
<tr class="memdesc:ga4b9b58248743f2fa4ecc85d9b6b65811"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL Select.  <a href="group__x_sys_ctl___clock___set___config.html#ga4b9b58248743f2fa4ecc85d9b6b65811"></a><br/></td></tr>
<tr class="separator:ga4b9b58248743f2fa4ecc85d9b6b65811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600c0980b4f2996c42eff975ff9faca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga600c0980b4f2996c42eff975ff9faca5">xSYSCTL_XTAL_5MHZ</a></td></tr>
<tr class="separator:ga600c0980b4f2996c42eff975ff9faca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ab8e047df7007e92e654c8b60672ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga97ab8e047df7007e92e654c8b60672ab">xSYSCTL_XTAL_6MHZ</a></td></tr>
<tr class="separator:ga97ab8e047df7007e92e654c8b60672ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbec524855bc0d7522e7f365ddf24bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gabbec524855bc0d7522e7f365ddf24bf2">xSYSCTL_XTAL_7MHZ</a></td></tr>
<tr class="separator:gabbec524855bc0d7522e7f365ddf24bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff49de1e1fc1fc5b24cd885ceb50169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga9ff49de1e1fc1fc5b24cd885ceb50169">xSYSCTL_XTAL_8MHZ</a></td></tr>
<tr class="separator:ga9ff49de1e1fc1fc5b24cd885ceb50169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c0a4135ea785cdd4cef1b214798c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga94c0a4135ea785cdd4cef1b214798c6d">xSYSCTL_XTAL_9MHZ</a></td></tr>
<tr class="separator:ga94c0a4135ea785cdd4cef1b214798c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f1c17a8799f4667165bef737c1a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga4a1f1c17a8799f4667165bef737c1a2e">xSYSCTL_XTAL_10MHZ</a></td></tr>
<tr class="separator:ga4a1f1c17a8799f4667165bef737c1a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3034fc551e15a20c87cbbce65b924c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga3034fc551e15a20c87cbbce65b924c1d">xSYSCTL_XTAL_11MHZ</a></td></tr>
<tr class="separator:ga3034fc551e15a20c87cbbce65b924c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0586b3608689f13377e71a5a87e191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga1a0586b3608689f13377e71a5a87e191">xSYSCTL_XTAL_12MHZ</a></td></tr>
<tr class="separator:ga1a0586b3608689f13377e71a5a87e191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3e55fdd1ba732c22897c9b75943ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga3e3e55fdd1ba732c22897c9b75943ddd">xSYSCTL_XTAL_13MHZ</a></td></tr>
<tr class="separator:ga3e3e55fdd1ba732c22897c9b75943ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c6e9b2e2f2be81409feb50e728cb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga11c6e9b2e2f2be81409feb50e728cb56">xSYSCTL_XTAL_14MHZ</a></td></tr>
<tr class="separator:ga11c6e9b2e2f2be81409feb50e728cb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333bcf0a300f5ed963025ca3dacee78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga333bcf0a300f5ed963025ca3dacee78a">xSYSCTL_XTAL_15MHZ</a></td></tr>
<tr class="separator:ga333bcf0a300f5ed963025ca3dacee78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c9f6098930e23bd0ce15b61083bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga28c9f6098930e23bd0ce15b61083bc5e">xSYSCTL_XTAL_16MHZ</a></td></tr>
<tr class="separator:ga28c9f6098930e23bd0ce15b61083bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7e1bab903fee1da02f325d627052fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaee7e1bab903fee1da02f325d627052fb">xSYSCTL_XTAL_17MHZ</a></td></tr>
<tr class="separator:gaee7e1bab903fee1da02f325d627052fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028622685e7c3b2c5f9e5f8306455993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga028622685e7c3b2c5f9e5f8306455993">xSYSCTL_XTAL_18MHZ</a></td></tr>
<tr class="separator:ga028622685e7c3b2c5f9e5f8306455993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71708935a8a91e479c116237e8631ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf71708935a8a91e479c116237e8631ee">xSYSCTL_XTAL_19MHZ</a></td></tr>
<tr class="separator:gaf71708935a8a91e479c116237e8631ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adf22795dff6604f3f4bbfc7a0fac57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga6adf22795dff6604f3f4bbfc7a0fac57">xSYSCTL_XTAL_20MHZ</a></td></tr>
<tr class="separator:ga6adf22795dff6604f3f4bbfc7a0fac57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a352b7f23c7bf449eec0941e5dbd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf9a352b7f23c7bf449eec0941e5dbd00">xSYSCTL_XTAL_21MHZ</a></td></tr>
<tr class="separator:gaf9a352b7f23c7bf449eec0941e5dbd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056f84acd63fedc48127eeb9caedd894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga056f84acd63fedc48127eeb9caedd894">xSYSCTL_XTAL_22MHZ</a></td></tr>
<tr class="separator:ga056f84acd63fedc48127eeb9caedd894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e57eac62b11231a0aa467ce55fa06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga2e57eac62b11231a0aa467ce55fa06f8">xSYSCTL_XTAL_23MHZ</a></td></tr>
<tr class="separator:ga2e57eac62b11231a0aa467ce55fa06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9ad7b61e65a1cbce10e63ef8b897f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga5ab9ad7b61e65a1cbce10e63ef8b897f">xSYSCTL_XTAL_24MHZ</a></td></tr>
<tr class="separator:ga5ab9ad7b61e65a1cbce10e63ef8b897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6afc0cafc093b0153b50133dffb207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gacb6afc0cafc093b0153b50133dffb207">xSYSCTL_INT_22MHZ</a></td></tr>
<tr class="memdesc:gacb6afc0cafc093b0153b50133dffb207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal main clock is 22MHz.  <a href="group__x_sys_ctl___clock___set___config.html#gacb6afc0cafc093b0153b50133dffb207"></a><br/></td></tr>
<tr class="separator:gacb6afc0cafc093b0153b50133dffb207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec5a88e604a7aafaffa70f7909bb2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga9ec5a88e604a7aafaffa70f7909bb2dc">xSYSCTL_INTSL_10KHZ</a></td></tr>
<tr class="memdesc:ga9ec5a88e604a7aafaffa70f7909bb2dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal slow clock is 10KHz.  <a href="group__x_sys_ctl___clock___set___config.html#ga9ec5a88e604a7aafaffa70f7909bb2dc"></a><br/></td></tr>
<tr class="separator:ga9ec5a88e604a7aafaffa70f7909bb2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4804ea8ee507540c65fcc152f24931d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaa4804ea8ee507540c65fcc152f24931d">xSYSCTL_XTALSL_32768HZ</a></td></tr>
<tr class="memdesc:gaa4804ea8ee507540c65fcc152f24931d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External slow clock crystal is 32KHz.  <a href="group__x_sys_ctl___clock___set___config.html#gaa4804ea8ee507540c65fcc152f24931d"></a><br/></td></tr>
<tr class="separator:gaa4804ea8ee507540c65fcc152f24931d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c467f531d46064c74f417724f7d615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf8c467f531d46064c74f417724f7d615">xSYSCTL_INT_OSC_DIS</a></td></tr>
<tr class="memdesc:gaf8c467f531d46064c74f417724f7d615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable internal oscillator.  <a href="group__x_sys_ctl___clock___set___config.html#gaf8c467f531d46064c74f417724f7d615"></a><br/></td></tr>
<tr class="separator:gaf8c467f531d46064c74f417724f7d615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582f4776600934c1606f69856e39f24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga582f4776600934c1606f69856e39f24d">xSYSCTL_MAIN_OSC_DIS</a></td></tr>
<tr class="memdesc:ga582f4776600934c1606f69856e39f24d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable main oscillator.  <a href="group__x_sys_ctl___clock___set___config.html#ga582f4776600934c1606f69856e39f24d"></a><br/></td></tr>
<tr class="separator:ga582f4776600934c1606f69856e39f24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7373876628d82429b7e5c3169d82d6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga7373876628d82429b7e5c3169d82d6f6">xSYSCTL_PLL_PWRDN</a></td></tr>
<tr class="memdesc:ga7373876628d82429b7e5c3169d82d6f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group__x_sys_ctl___clock___set___config.html#ga7373876628d82429b7e5c3169d82d6f6"></a><br/></td></tr>
<tr class="separator:ga7373876628d82429b7e5c3169d82d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga174ae5dc062bd18a33bc82ef9e871b3e">xSYSCTL_WDT0_EXTSL</a></td></tr>
<tr class="memdesc:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is external xxkHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga174ae5dc062bd18a33bc82ef9e871b3e"></a><br/></td></tr>
<tr class="separator:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe21e777015496e7831fd3ee68851a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gabe21e777015496e7831fd3ee68851a4e">xSYSCTL_WDT0_HCLK_2048</a></td></tr>
<tr class="memdesc:gabe21e777015496e7831fd3ee68851a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is HCLK/x clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gabe21e777015496e7831fd3ee68851a4e"></a><br/></td></tr>
<tr class="separator:gabe21e777015496e7831fd3ee68851a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ce0b9d86ca51f595deb657765eb665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gac5ce0b9d86ca51f595deb657765eb665">xSYSCTL_WDT0_INTSL</a></td></tr>
<tr class="memdesc:gac5ce0b9d86ca51f595deb657765eb665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is internal 10 kHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gac5ce0b9d86ca51f595deb657765eb665"></a><br/></td></tr>
<tr class="separator:gac5ce0b9d86ca51f595deb657765eb665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6698fad3ffc20f7f63022b6bf236557c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6698fad3ffc20f7f63022b6bf236557c">xSYSCTL_ADC0_MAIN</a></td></tr>
<tr class="memdesc:ga6698fad3ffc20f7f63022b6bf236557c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga6698fad3ffc20f7f63022b6bf236557c"></a><br/></td></tr>
<tr class="separator:ga6698fad3ffc20f7f63022b6bf236557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaabb302ebdc0e110bf7d14cb3a493dd16">xSYSCTL_ADC0_PLL</a></td></tr>
<tr class="memdesc:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is PLL clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaabb302ebdc0e110bf7d14cb3a493dd16"></a><br/></td></tr>
<tr class="separator:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1a05137c51d287b9be11f9ebf02a36b5">xSYSCTL_ADC0_INT</a></td></tr>
<tr class="memdesc:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga1a05137c51d287b9be11f9ebf02a36b5"></a><br/></td></tr>
<tr class="separator:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b121049277da3c052bad531223bc711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga8b121049277da3c052bad531223bc711">xSYSCTL_TIMER0_MAIN</a></td></tr>
<tr class="memdesc:ga8b121049277da3c052bad531223bc711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga8b121049277da3c052bad531223bc711"></a><br/></td></tr>
<tr class="separator:ga8b121049277da3c052bad531223bc711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537c6909427bd1f686ece4033ae679b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga537c6909427bd1f686ece4033ae679b1">xSYSCTL_TIMER0_EXTSL</a></td></tr>
<tr class="memdesc:ga537c6909427bd1f686ece4033ae679b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external 32 KHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga537c6909427bd1f686ece4033ae679b1"></a><br/></td></tr>
<tr class="separator:ga537c6909427bd1f686ece4033ae679b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2344a32663ae94027567beaab96e94a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6">xSYSCTL_TIMER0_HCLK</a></td></tr>
<tr class="memdesc:ga2344a32663ae94027567beaab96e94a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6"></a><br/></td></tr>
<tr class="separator:ga2344a32663ae94027567beaab96e94a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210f0d9e8db07493d8826a70a3498a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga210f0d9e8db07493d8826a70a3498a1e">xSYSCTL_TIMER0_EXTTRG</a></td></tr>
<tr class="memdesc:ga210f0d9e8db07493d8826a70a3498a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external trigger.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga210f0d9e8db07493d8826a70a3498a1e"></a><br/></td></tr>
<tr class="separator:ga210f0d9e8db07493d8826a70a3498a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad2a9ace51f9ad5cd7bb84166993bcb1e">xSYSCTL_TIMER0_INT</a></td></tr>
<tr class="memdesc:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gad2a9ace51f9ad5cd7bb84166993bcb1e"></a><br/></td></tr>
<tr class="separator:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d1468391a569ab7bf2215f5c624835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad7d1468391a569ab7bf2215f5c624835">xSYSCTL_TIMER1_MAIN</a></td></tr>
<tr class="memdesc:gad7d1468391a569ab7bf2215f5c624835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gad7d1468391a569ab7bf2215f5c624835"></a><br/></td></tr>
<tr class="separator:gad7d1468391a569ab7bf2215f5c624835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa43b376f9f4737c4d9b9b4b25bfe8723">xSYSCTL_TIMER1_EXTSL</a></td></tr>
<tr class="memdesc:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external 32kHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa43b376f9f4737c4d9b9b4b25bfe8723"></a><br/></td></tr>
<tr class="separator:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46b959c977ebb9787deff1da74987a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a">xSYSCTL_TIMER1_HCLK</a></td></tr>
<tr class="memdesc:ga6b46b959c977ebb9787deff1da74987a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a"></a><br/></td></tr>
<tr class="separator:ga6b46b959c977ebb9787deff1da74987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00fdc1c88906a7bf8e761d265909b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad00fdc1c88906a7bf8e761d265909b44">xSYSCTL_TIMER1_EXTTRG</a></td></tr>
<tr class="memdesc:gad00fdc1c88906a7bf8e761d265909b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external trigger.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gad00fdc1c88906a7bf8e761d265909b44"></a><br/></td></tr>
<tr class="separator:gad00fdc1c88906a7bf8e761d265909b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175ab0fc0f335aeb355a484a5927772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga175ab0fc0f335aeb355a484a5927772d">xSYSCTL_TIMER1_INT</a></td></tr>
<tr class="memdesc:ga175ab0fc0f335aeb355a484a5927772d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga175ab0fc0f335aeb355a484a5927772d"></a><br/></td></tr>
<tr class="separator:ga175ab0fc0f335aeb355a484a5927772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga92b5f66d862932a43fcaad9ae0f03d15">xSYSCTL_TIMER2_MAIN</a></td></tr>
<tr class="memdesc:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga92b5f66d862932a43fcaad9ae0f03d15"></a><br/></td></tr>
<tr class="separator:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga91d67610aa0c04bbfde6bc39b12f2bce">xSYSCTL_TIMER2_EXTSL</a></td></tr>
<tr class="memdesc:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external 32kHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga91d67610aa0c04bbfde6bc39b12f2bce"></a><br/></td></tr>
<tr class="separator:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da2c04f6854016668a7240fe239e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73">xSYSCTL_TIMER2_HCLK</a></td></tr>
<tr class="memdesc:ga23da2c04f6854016668a7240fe239e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73"></a><br/></td></tr>
<tr class="separator:ga23da2c04f6854016668a7240fe239e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d467823fb308ec05367f05a5a39f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7d467823fb308ec05367f05a5a39f9f3">xSYSCTL_TIMER2_EXTTRG</a></td></tr>
<tr class="memdesc:ga7d467823fb308ec05367f05a5a39f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external trigger.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7d467823fb308ec05367f05a5a39f9f3"></a><br/></td></tr>
<tr class="separator:ga7d467823fb308ec05367f05a5a39f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8daa0dccf489152976e8031fe946fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gac8daa0dccf489152976e8031fe946fdc">xSYSCTL_TIMER2_INT</a></td></tr>
<tr class="memdesc:gac8daa0dccf489152976e8031fe946fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gac8daa0dccf489152976e8031fe946fdc"></a><br/></td></tr>
<tr class="separator:gac8daa0dccf489152976e8031fe946fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8683c53e5680afb22d64259e4a1540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga5b8683c53e5680afb22d64259e4a1540">xSYSCTL_TIMER3_MAIN</a></td></tr>
<tr class="memdesc:ga5b8683c53e5680afb22d64259e4a1540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga5b8683c53e5680afb22d64259e4a1540"></a><br/></td></tr>
<tr class="separator:ga5b8683c53e5680afb22d64259e4a1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf11b3b9115211b9f9a4b6b8c97dd7c8f">xSYSCTL_TIMER3_EXTSL</a></td></tr>
<tr class="memdesc:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external 32 KHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaf11b3b9115211b9f9a4b6b8c97dd7c8f"></a><br/></td></tr>
<tr class="separator:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c">xSYSCTL_TIMER3_HCLK</a></td></tr>
<tr class="memdesc:gaf9fbee817d9926725a7d8b8485822a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c"></a><br/></td></tr>
<tr class="separator:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa474c580220a47fd0ce894751ce4ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa474c580220a47fd0ce894751ce4ac2d">xSYSCTL_TIMER3_EXTTRG</a></td></tr>
<tr class="memdesc:gaa474c580220a47fd0ce894751ce4ac2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external trigger.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa474c580220a47fd0ce894751ce4ac2d"></a><br/></td></tr>
<tr class="separator:gaa474c580220a47fd0ce894751ce4ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a5567e731ca141e1234f1472b0ade4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga26a5567e731ca141e1234f1472b0ade4">xSYSCTL_TIMER3_INT</a></td></tr>
<tr class="memdesc:ga26a5567e731ca141e1234f1472b0ade4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga26a5567e731ca141e1234f1472b0ade4"></a><br/></td></tr>
<tr class="separator:ga26a5567e731ca141e1234f1472b0ade4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga91b7c2f9bc7de51007d3412ebbf3f356">xSYSCTL_UART0_MAIN</a></td></tr>
<tr class="memdesc:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga91b7c2f9bc7de51007d3412ebbf3f356"></a><br/></td></tr>
<tr class="separator:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e605bc80cf91cca547fe8145652b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa7e605bc80cf91cca547fe8145652b63">xSYSCTL_UART0_PLL</a></td></tr>
<tr class="memdesc:gaa7e605bc80cf91cca547fe8145652b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa7e605bc80cf91cca547fe8145652b63"></a><br/></td></tr>
<tr class="separator:gaa7e605bc80cf91cca547fe8145652b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0964f10ca77952889351cfe163f09b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa0964f10ca77952889351cfe163f09b7">xSYSCTL_UART0_INT</a></td></tr>
<tr class="memdesc:gaa0964f10ca77952889351cfe163f09b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa0964f10ca77952889351cfe163f09b7"></a><br/></td></tr>
<tr class="separator:gaa0964f10ca77952889351cfe163f09b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52c4380f2a859f0977f92d0749d87c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gae52c4380f2a859f0977f92d0749d87c8">xSYSCTL_UART1_MAIN</a></td></tr>
<tr class="memdesc:gae52c4380f2a859f0977f92d0749d87c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gae52c4380f2a859f0977f92d0749d87c8"></a><br/></td></tr>
<tr class="separator:gae52c4380f2a859f0977f92d0749d87c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga483902da68b5c04ecfc6b2e5a983e6dd">xSYSCTL_UART1_PLL</a></td></tr>
<tr class="memdesc:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga483902da68b5c04ecfc6b2e5a983e6dd"></a><br/></td></tr>
<tr class="separator:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f7580af89a8545b3af8df644d8b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaea8f7580af89a8545b3af8df644d8b90">xSYSCTL_UART1_INT</a></td></tr>
<tr class="memdesc:gaea8f7580af89a8545b3af8df644d8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaea8f7580af89a8545b3af8df644d8b90"></a><br/></td></tr>
<tr class="separator:gaea8f7580af89a8545b3af8df644d8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532b7a117c440352d6b9f524181c69c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga532b7a117c440352d6b9f524181c69c5">xSYSCTL_UART2_MAIN</a></td></tr>
<tr class="memdesc:ga532b7a117c440352d6b9f524181c69c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga532b7a117c440352d6b9f524181c69c5"></a><br/></td></tr>
<tr class="separator:ga532b7a117c440352d6b9f524181c69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga64c4e7ef4bd6e825612dbc102947b9f2">xSYSCTL_UART2_PLL</a></td></tr>
<tr class="memdesc:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga64c4e7ef4bd6e825612dbc102947b9f2"></a><br/></td></tr>
<tr class="separator:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga3b6c98bac4feaaf58d60f05bfda8a70e">xSYSCTL_UART2_INT</a></td></tr>
<tr class="memdesc:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga3b6c98bac4feaaf58d60f05bfda8a70e"></a><br/></td></tr>
<tr class="separator:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597fa50dac501860ac248fb64fa10262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga597fa50dac501860ac248fb64fa10262">xSYSCTL_CAN0_MAIN</a></td></tr>
<tr class="memdesc:ga597fa50dac501860ac248fb64fa10262"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga597fa50dac501860ac248fb64fa10262"></a><br/></td></tr>
<tr class="separator:ga597fa50dac501860ac248fb64fa10262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7f1c6b7d96ebb6a9234d6b8f98729046">xSYSCTL_CAN0_PLL</a></td></tr>
<tr class="memdesc:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is PLL clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7f1c6b7d96ebb6a9234d6b8f98729046"></a><br/></td></tr>
<tr class="separator:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a54874a85594d862e59c55629a8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga903a54874a85594d862e59c55629a8b6">xSYSCTL_CAN0_INT</a></td></tr>
<tr class="memdesc:ga903a54874a85594d862e59c55629a8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga903a54874a85594d862e59c55629a8b6"></a><br/></td></tr>
<tr class="separator:ga903a54874a85594d862e59c55629a8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a0e22351475ac813a190b0292e53d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga40a0e22351475ac813a190b0292e53d5">xSYSCTL_PWMA_MAIN</a></td></tr>
<tr class="memdesc:ga40a0e22351475ac813a190b0292e53d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga40a0e22351475ac813a190b0292e53d5"></a><br/></td></tr>
<tr class="separator:ga40a0e22351475ac813a190b0292e53d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga59087eb9aa7dd5711cdd7df08802aa56">xSYSCTL_PWMA_EXTSL</a></td></tr>
<tr class="memdesc:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is external 32kHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga59087eb9aa7dd5711cdd7df08802aa56"></a><br/></td></tr>
<tr class="separator:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa1dbf3811304dd0f9841d50c6520b0ed">xSYSCTL_PWMA_HCLK</a></td></tr>
<tr class="memdesc:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa1dbf3811304dd0f9841d50c6520b0ed"></a><br/></td></tr>
<tr class="separator:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b03801db89212338c586ae0b13d9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gab5b03801db89212338c586ae0b13d9c3">xSYSCTL_PWMA_INT</a></td></tr>
<tr class="memdesc:gab5b03801db89212338c586ae0b13d9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 and PWM1 clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gab5b03801db89212338c586ae0b13d9c3"></a><br/></td></tr>
<tr class="separator:gab5b03801db89212338c586ae0b13d9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gabca08a8ab157d7796a9149ff4ef1f2f7">xSYSCTL_I2S0_MAIN</a></td></tr>
<tr class="memdesc:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gabca08a8ab157d7796a9149ff4ef1f2f7"></a><br/></td></tr>
<tr class="separator:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1553f6cc9450f394d370e833fd7485d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1553f6cc9450f394d370e833fd7485d2">xSYSCTL_I2S0_PLL</a></td></tr>
<tr class="memdesc:ga1553f6cc9450f394d370e833fd7485d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is PLL.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga1553f6cc9450f394d370e833fd7485d2"></a><br/></td></tr>
<tr class="separator:ga1553f6cc9450f394d370e833fd7485d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5c921081d5e6af6e2246e966222406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gadd5c921081d5e6af6e2246e966222406">xSYSCTL_I2S0_HCLK</a></td></tr>
<tr class="memdesc:gadd5c921081d5e6af6e2246e966222406"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gadd5c921081d5e6af6e2246e966222406"></a><br/></td></tr>
<tr class="separator:gadd5c921081d5e6af6e2246e966222406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa3d410dd78e77070b1cf0d1cb3ed3b4e">xSYSCTL_I2S0_INT</a></td></tr>
<tr class="memdesc:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa3d410dd78e77070b1cf0d1cb3ed3b4e"></a><br/></td></tr>
<tr class="separator:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1202af92159ade38a587e60ca48762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1e1202af92159ade38a587e60ca48762">xSYSCTL_FRQDIV_MAIN</a></td></tr>
<tr class="memdesc:ga1e1202af92159ade38a587e60ca48762"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is external 12 MHz crystal clock  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga1e1202af92159ade38a587e60ca48762"></a><br/></td></tr>
<tr class="separator:ga1e1202af92159ade38a587e60ca48762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7444e15500c6c90c6ac8f52035c8d1c7">xSYSCTL_FRQDIV_EXTSL</a></td></tr>
<tr class="memdesc:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is external 32kHz crystal clock  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7444e15500c6c90c6ac8f52035c8d1c7"></a><br/></td></tr>
<tr class="separator:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04cd9a4a07f7b77136d56c51351f178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa04cd9a4a07f7b77136d56c51351f178">xSYSCTL_FRQDIV_HCLK</a></td></tr>
<tr class="memdesc:gaa04cd9a4a07f7b77136d56c51351f178"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is HCLK  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaa04cd9a4a07f7b77136d56c51351f178"></a><br/></td></tr>
<tr class="separator:gaa04cd9a4a07f7b77136d56c51351f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e94f533ba63099f18dc4246369863e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2e94f533ba63099f18dc4246369863e6">xSYSCTL_FRQDIV_INT</a></td></tr>
<tr class="memdesc:ga2e94f533ba63099f18dc4246369863e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is internal 22 MHz oscillator clock  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga2e94f533ba63099f18dc4246369863e6"></a><br/></td></tr>
<tr class="separator:ga2e94f533ba63099f18dc4246369863e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929720771e5a3abe2f968ddb4120b577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga929720771e5a3abe2f968ddb4120b577">xSYSCTL_PWMB_MAIN</a></td></tr>
<tr class="memdesc:ga929720771e5a3abe2f968ddb4120b577"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is external 12 MHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga929720771e5a3abe2f968ddb4120b577"></a><br/></td></tr>
<tr class="separator:ga929720771e5a3abe2f968ddb4120b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06854527518128663b7d80338746cce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga06854527518128663b7d80338746cce5">xSYSCTL_PWMB_EXTSL</a></td></tr>
<tr class="memdesc:ga06854527518128663b7d80338746cce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is external 32 KHz crystal clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga06854527518128663b7d80338746cce5"></a><br/></td></tr>
<tr class="separator:ga06854527518128663b7d80338746cce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75af666419bfb53b6efdefb1be1262c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad75af666419bfb53b6efdefb1be1262c">xSYSCTL_PWMB_HCLK</a></td></tr>
<tr class="memdesc:gad75af666419bfb53b6efdefb1be1262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is HCLK.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gad75af666419bfb53b6efdefb1be1262c"></a><br/></td></tr>
<tr class="separator:gad75af666419bfb53b6efdefb1be1262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93806984802d942429f0dd7d387522da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga93806984802d942429f0dd7d387522da">xSYSCTL_PWMB_INT</a></td></tr>
<tr class="memdesc:ga93806984802d942429f0dd7d387522da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is internal 22 MHz oscillator clock.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga93806984802d942429f0dd7d387522da"></a><br/></td></tr>
<tr class="separator:ga93806984802d942429f0dd7d387522da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a></td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1698a336f593db58ab114e61fa9c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga8a1698a336f593db58ab114e61fa9c29">PWMB</a></td></tr>
<tr class="separator:ga8a1698a336f593db58ab114e61fa9c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea32653b4399f65cd8a9fbd3856a15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga3ea32653b4399f65cd8a9fbd3856a15d">PWMA</a></td></tr>
<tr class="separator:ga3ea32653b4399f65cd8a9fbd3856a15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3873a0eb90b88990637459ce6b64723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga3873a0eb90b88990637459ce6b64723b">FRQDIV</a></td></tr>
<tr class="separator:ga3873a0eb90b88990637459ce6b64723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0838291c90975e284e5f6a112f5877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a></td></tr>
<tr class="separator:gadb0838291c90975e284e5f6a112f5877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a></td></tr>
<tr class="separator:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a></td></tr>
<tr class="separator:ga63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca904d0e4ebb6d643c349f7f05613995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a></td></tr>
<tr class="separator:gaca904d0e4ebb6d643c349f7f05613995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga6d4063b72c434f0e7afa8eb2a0e7ee00">TIMER3</a></td></tr>
<tr class="separator:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga0508661f121639ffdee7de2353a0def2">UART0</a></td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a></td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a></td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8882ee5d18ec64b8193396ec6bc66fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga8882ee5d18ec64b8193396ec6bc66fe5">CAN0</a></td></tr>
<tr class="separator:ga8882ee5d18ec64b8193396ec6bc66fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d9e73511b524c49ca77eec8f988678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga09d9e73511b524c49ca77eec8f988678">WDT0</a></td></tr>
<tr class="separator:ga09d9e73511b524c49ca77eec8f988678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gafeeffe52c8fd59db7c61cf8b02042dbf">INT</a></td></tr>
<tr class="memdesc:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">internal high speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#gafeeffe52c8fd59db7c61cf8b02042dbf"></a><br/></td></tr>
<tr class="separator:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585a47262f34872b6f2a3920c5555ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga585a47262f34872b6f2a3920c5555ea5">HCLK</a></td></tr>
<tr class="memdesc:ga585a47262f34872b6f2a3920c5555ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The system clock.  <a href="group__x_sys_ctl___peripheral___short.html#ga585a47262f34872b6f2a3920c5555ea5"></a><br/></td></tr>
<tr class="separator:ga585a47262f34872b6f2a3920c5555ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38390565f236433dbdadcee98550268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gab38390565f236433dbdadcee98550268">HCLK_2048</a></td></tr>
<tr class="memdesc:gab38390565f236433dbdadcee98550268"><td class="mdescLeft">&#160;</td><td class="mdescRight">The system clock divide by 2048.  <a href="group__x_sys_ctl___peripheral___short.html#gab38390565f236433dbdadcee98550268"></a><br/></td></tr>
<tr class="separator:gab38390565f236433dbdadcee98550268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5023fe0f1fdb7513f25dd8975c36864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gac5023fe0f1fdb7513f25dd8975c36864">EXTSL</a></td></tr>
<tr class="memdesc:gac5023fe0f1fdb7513f25dd8975c36864"><td class="mdescLeft">&#160;</td><td class="mdescRight">external low speed crystal  <a href="group__x_sys_ctl___peripheral___short.html#gac5023fe0f1fdb7513f25dd8975c36864"></a><br/></td></tr>
<tr class="separator:gac5023fe0f1fdb7513f25dd8975c36864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gaec0d7fe554e456ec7c6a46c5dc8ab110">INTSL</a></td></tr>
<tr class="memdesc:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="mdescLeft">&#160;</td><td class="mdescRight">internal low speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#gaec0d7fe554e456ec7c6a46c5dc8ab110"></a><br/></td></tr>
<tr class="separator:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b04bd23b07b485921a728ad0805ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga34b04bd23b07b485921a728ad0805ac4">MAIN</a></td></tr>
<tr class="memdesc:ga34b04bd23b07b485921a728ad0805ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">external high speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#ga34b04bd23b07b485921a728ad0805ac4"></a><br/></td></tr>
<tr class="separator:ga34b04bd23b07b485921a728ad0805ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga4ca8c7fe9892e150e5422bf40ec7fda2">PLL</a></td></tr>
<tr class="memdesc:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output.  <a href="group__x_sys_ctl___peripheral___short.html#ga4ca8c7fe9892e150e5422bf40ec7fda2"></a><br/></td></tr>
<tr class="separator:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga36eb828c8839fd5475a1bc2d59d2384b">PLL_2</a></td></tr>
<tr class="memdesc:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output divide by 2.  <a href="group__x_sys_ctl___peripheral___short.html#ga36eb828c8839fd5475a1bc2d59d2384b"></a><br/></td></tr>
<tr class="separator:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a71d975eef2e479435f8941037e901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga98a71d975eef2e479435f8941037e901">EXTTRG</a></td></tr>
<tr class="memdesc:ga98a71d975eef2e479435f8941037e901"><td class="mdescLeft">&#160;</td><td class="mdescRight">external clock input  <a href="group__x_sys_ctl___peripheral___short.html#ga98a71d975eef2e479435f8941037e901"></a><br/></td></tr>
<tr class="separator:ga98a71d975eef2e479435f8941037e901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb315d3be5b440c5371de2bb447aa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaefb315d3be5b440c5371de2bb447aa08">xSysCtlPeripheralClockSourceSet2</a>(ePeripheral, eSrc, ulDivide)</td></tr>
<tr class="memdesc:gaefb315d3be5b440c5371de2bb447aa08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaefb315d3be5b440c5371de2bb447aa08"></a><br/></td></tr>
<tr class="separator:gaefb315d3be5b440c5371de2bb447aa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gadc1bc03787b46bd0d3e1e6050557fec0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gadc1bc03787b46bd0d3e1e6050557fec0">xSysCtlPeripheralReset</a> (unsigned long ulPeripheralID)</td></tr>
<tr class="memdesc:gadc1bc03787b46bd0d3e1e6050557fec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a software reset of a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#gadc1bc03787b46bd0d3e1e6050557fec0"></a><br/></td></tr>
<tr class="separator:gadc1bc03787b46bd0d3e1e6050557fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf622b54325597b6f01b58287ab6e1a8d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaf622b54325597b6f01b58287ab6e1a8d">xSysCtlPeripheralEnable</a> (unsigned long ulPeripheralID)</td></tr>
<tr class="memdesc:gaf622b54325597b6f01b58287ab6e1a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaf622b54325597b6f01b58287ab6e1a8d"></a><br/></td></tr>
<tr class="separator:gaf622b54325597b6f01b58287ab6e1a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92f114601aef892a7ac4d4d9f0938f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac92f114601aef892a7ac4d4d9f0938f2">xSysCtlPeripheralDisable</a> (unsigned long ulPeripheralID)</td></tr>
<tr class="memdesc:gac92f114601aef892a7ac4d4d9f0938f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#gac92f114601aef892a7ac4d4d9f0938f2"></a><br/></td></tr>
<tr class="separator:gac92f114601aef892a7ac4d4d9f0938f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296083ee89cc6a3eab44b30e9fef091f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga296083ee89cc6a3eab44b30e9fef091f">xSysCtlPeripheralEnable2</a> (unsigned long ulPeripheralBase)</td></tr>
<tr class="memdesc:ga296083ee89cc6a3eab44b30e9fef091f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga296083ee89cc6a3eab44b30e9fef091f"></a><br/></td></tr>
<tr class="separator:ga296083ee89cc6a3eab44b30e9fef091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c9944f57d6e72646eafda92f47be78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga21c9944f57d6e72646eafda92f47be78">xSysCtlPeripheralDisable2</a> (unsigned long ulPeripheralBase)</td></tr>
<tr class="memdesc:ga21c9944f57d6e72646eafda92f47be78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga21c9944f57d6e72646eafda92f47be78"></a><br/></td></tr>
<tr class="separator:ga21c9944f57d6e72646eafda92f47be78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeaafadfbc6240d5b369c645cad36830"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gabeaafadfbc6240d5b369c645cad36830">xSysCtlPeripheralReset2</a> (unsigned long ulPeripheralBase)</td></tr>
<tr class="memdesc:gabeaafadfbc6240d5b369c645cad36830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset a peripheral.  <a href="group__x_sys_ctl___exported___a_p_is.html#gabeaafadfbc6240d5b369c645cad36830"></a><br/></td></tr>
<tr class="separator:gabeaafadfbc6240d5b369c645cad36830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc89ec22d55f581c2c7b218fb6a2ef8"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaacc89ec22d55f581c2c7b218fb6a2ef8">xSysCtlPeripheraIntNumGet</a> (unsigned long ulPeripheralBase)</td></tr>
<tr class="memdesc:gaacc89ec22d55f581c2c7b218fb6a2ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral interrupt number through peripheral base.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaacc89ec22d55f581c2c7b218fb6a2ef8"></a><br/></td></tr>
<tr class="separator:gaacc89ec22d55f581c2c7b218fb6a2ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7530f541a1ea922d593843b20e20711a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga7530f541a1ea922d593843b20e20711a">xSysCtlClockSet</a> (unsigned long ulSysClk, unsigned long ulConfig)</td></tr>
<tr class="memdesc:ga7530f541a1ea922d593843b20e20711a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clocking of the device.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga7530f541a1ea922d593843b20e20711a"></a><br/></td></tr>
<tr class="separator:ga7530f541a1ea922d593843b20e20711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bb6ae8a47d8aac8fe1ff08cc416254"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaa6bb6ae8a47d8aac8fe1ff08cc416254">xSysCtlClockGet</a> (void)</td></tr>
<tr class="memdesc:gaa6bb6ae8a47d8aac8fe1ff08cc416254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the processor clock rate.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaa6bb6ae8a47d8aac8fe1ff08cc416254"></a><br/></td></tr>
<tr class="separator:gaa6bb6ae8a47d8aac8fe1ff08cc416254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f0f0e38221b0c8ba3b0ae0085f6162"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga44f0f0e38221b0c8ba3b0ae0085f6162">xSysCtlDelay</a> (unsigned long ulCount)</td></tr>
<tr class="memdesc:ga44f0f0e38221b0c8ba3b0ae0085f6162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a small delay.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga44f0f0e38221b0c8ba3b0ae0085f6162"></a><br/></td></tr>
<tr class="separator:ga44f0f0e38221b0c8ba3b0ae0085f6162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2808a04935a0e230001575e98395726"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gae2808a04935a0e230001575e98395726">xSysCtlReset</a> (void)</td></tr>
<tr class="memdesc:gae2808a04935a0e230001575e98395726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the device.  <a href="group__x_sys_ctl___exported___a_p_is.html#gae2808a04935a0e230001575e98395726"></a><br/></td></tr>
<tr class="separator:gae2808a04935a0e230001575e98395726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2efe59ca5a513db8ca44306fcbf7ce6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad2efe59ca5a513db8ca44306fcbf7ce6">xSysCtlSleep</a> (void)</td></tr>
<tr class="memdesc:gad2efe59ca5a513db8ca44306fcbf7ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put the processor into sleep mode.  <a href="group__x_sys_ctl___exported___a_p_is.html#gad2efe59ca5a513db8ca44306fcbf7ce6"></a><br/></td></tr>
<tr class="separator:gad2efe59ca5a513db8ca44306fcbf7ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bda96bda56eeef5b0b20caff8e3f17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gab8bda96bda56eeef5b0b20caff8e3f17">xSysCtlPeripheralClockSourceSet</a> (unsigned long ulPeripheralSrc, unsigned long ulDivide)</td></tr>
<tr class="memdesc:gab8bda96bda56eeef5b0b20caff8e3f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="group__x_sys_ctl___exported___a_p_is.html#gab8bda96bda56eeef5b0b20caff8e3f17"></a><br/></td></tr>
<tr class="separator:gab8bda96bda56eeef5b0b20caff8e3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Prototypes for the System Manager Driver. </p>
<p>Prototypes for the Clock Controller Driver. </p>
<dl class="section version"><dt>Version</dt><dd>V2.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>11/14/2011 </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: </p>
<pre class="fragment">* Redistributions of source code must retain the above copyright 
</pre><p> notice, this list of conditions and the following disclaimer.</p>
<ul>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<address>
  <small>
    &copy;&nbsp;2009-2011 by CooCox - 
    visit <a href="http://www.coocox.org/">http://www.coocox.org/</a>
  </small>
</address>
</body>
</html>
