-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_createTreeWrapper_286_10_14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    heapTreeStream_dout : IN STD_LOGIC_VECTOR (24 downto 0);
    heapTreeStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    heapTreeStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    heapTreeStream_empty_n : IN STD_LOGIC;
    heapTreeStream_read : OUT STD_LOGIC;
    heapLenStream125_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    heapLenStream125_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    heapLenStream125_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    heapLenStream125_empty_n : IN STD_LOGIC;
    heapLenStream125_read : OUT STD_LOGIC;
    parentStream_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_full_n : IN STD_LOGIC;
    parentStream_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_createTreeWrapper_286_10_14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal heapLenStream125_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal parentStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_V_reg_328 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln622_fu_229_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln622_reg_340 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal op2_assign_fu_238_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_assign_reg_346 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln886_fu_261_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln886_reg_363 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal left_V_fu_273_p3 : STD_LOGIC_VECTOR (285 downto 0);
    signal left_V_reg_368 : STD_LOGIC_VECTOR (285 downto 0);
    signal icmp_ln1073_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_array_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_array_V_ce0 : STD_LOGIC;
    signal temp_array_V_we0 : STD_LOGIC;
    signal temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_array_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_array_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_array_V_ce1 : STD_LOGIC;
    signal temp_array_V_we1 : STD_LOGIC;
    signal temp_array_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_idle : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_ready : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_heapTreeStream_read : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce0 : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_we0 : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce1 : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_din : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_write : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_right_V_out : STD_LOGIC_VECTOR (285 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_right_V_out_ap_vld : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_i_65_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_i_65_out_ap_vld : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_left_V_out : STD_LOGIC_VECTOR (285 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_left_V_out_ap_vld : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_idle : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_ready : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_din : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_write : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_idle : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_ready : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_din : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_write : STD_LOGIC;
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_p_Val2_out : STD_LOGIC_VECTOR (285 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_p_Val2_out_ap_vld : STD_LOGIC;
    signal k_V_reg_149 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal left_V_5_reg_160 : STD_LOGIC_VECTOR (285 downto 0);
    signal grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal or_ln174_s_fu_207_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln1237_fu_215_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln622_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln622_fu_223_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1065_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_create_heap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        heapTreeStream_dout : IN STD_LOGIC_VECTOR (24 downto 0);
        heapTreeStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        heapTreeStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        heapTreeStream_empty_n : IN STD_LOGIC;
        heapTreeStream_read : OUT STD_LOGIC;
        select_ln622 : IN STD_LOGIC_VECTOR (9 downto 0);
        temp_array_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_array_V_ce0 : OUT STD_LOGIC;
        temp_array_V_we0 : OUT STD_LOGIC;
        temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        temp_array_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_array_V_ce1 : OUT STD_LOGIC;
        temp_array_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        tmp_V_cast4 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln1237 : IN STD_LOGIC_VECTOR (8 downto 0);
        sext_ln631 : IN STD_LOGIC_VECTOR (9 downto 0);
        parentStream_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_full_n : IN STD_LOGIC;
        parentStream_write : OUT STD_LOGIC;
        right_V_out : OUT STD_LOGIC_VECTOR (285 downto 0);
        right_V_out_ap_vld : OUT STD_LOGIC;
        i_65_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        i_65_out_ap_vld : OUT STD_LOGIC;
        left_V_out : OUT STD_LOGIC_VECTOR (285 downto 0);
        left_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parentStream_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_full_n : IN STD_LOGIC;
        parentStream_write : OUT STD_LOGIC;
        zext_ln698 : IN STD_LOGIC_VECTOR (9 downto 0);
        zext_ln600 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_write_word IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parentStream_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_full_n : IN STD_LOGIC;
        parentStream_write : OUT STD_LOGIC;
        left_V_6 : IN STD_LOGIC_VECTOR (285 downto 0);
        p_Val2_out : OUT STD_LOGIC_VECTOR (285 downto 0);
        p_Val2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_s_temp_array_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    temp_array_V_U : component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_s_temp_array_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_array_V_address0,
        ce0 => temp_array_V_ce0,
        we0 => temp_array_V_we0,
        d0 => temp_array_V_d0,
        q0 => temp_array_V_q0,
        address1 => temp_array_V_address1,
        ce1 => temp_array_V_ce1,
        we1 => temp_array_V_we1,
        d1 => ap_const_lv14_0,
        q1 => temp_array_V_q1);

    grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169 : component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_create_heap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start,
        ap_done => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done,
        ap_idle => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_idle,
        ap_ready => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_ready,
        heapTreeStream_dout => heapTreeStream_dout,
        heapTreeStream_num_data_valid => ap_const_lv10_0,
        heapTreeStream_fifo_cap => ap_const_lv10_0,
        heapTreeStream_empty_n => heapTreeStream_empty_n,
        heapTreeStream_read => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_heapTreeStream_read,
        select_ln622 => select_ln622_reg_340,
        temp_array_V_address0 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address0,
        temp_array_V_ce0 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce0,
        temp_array_V_we0 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_we0,
        temp_array_V_d0 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_d0,
        temp_array_V_q0 => temp_array_V_q0,
        temp_array_V_address1 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address1,
        temp_array_V_ce1 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce1,
        temp_array_V_q1 => temp_array_V_q1,
        tmp_V_cast4 => tmp_V_reg_328,
        zext_ln1237 => tmp_V_reg_328,
        sext_ln631 => op2_assign_reg_346,
        parentStream_din => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_din,
        parentStream_num_data_valid => ap_const_lv11_0,
        parentStream_fifo_cap => ap_const_lv11_0,
        parentStream_full_n => parentStream_full_n,
        parentStream_write => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_write,
        right_V_out => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_right_V_out,
        right_V_out_ap_vld => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_right_V_out_ap_vld,
        i_65_out => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_i_65_out,
        i_65_out_ap_vld => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_i_65_out_ap_vld,
        left_V_out => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_left_V_out,
        left_V_out_ap_vld => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_left_V_out_ap_vld);

    grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185 : component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start,
        ap_done => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done,
        ap_idle => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_idle,
        ap_ready => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_ready,
        parentStream_din => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_din,
        parentStream_num_data_valid => ap_const_lv11_0,
        parentStream_fifo_cap => ap_const_lv11_0,
        parentStream_full_n => parentStream_full_n,
        parentStream_write => grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_write,
        zext_ln698 => grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_i_65_out,
        zext_ln600 => select_ln622_reg_340);

    grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193 : component gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_write_word
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start,
        ap_done => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done,
        ap_idle => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_idle,
        ap_ready => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_ready,
        parentStream_din => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_din,
        parentStream_num_data_valid => ap_const_lv11_0,
        parentStream_fifo_cap => ap_const_lv11_0,
        parentStream_full_n => parentStream_full_n,
        parentStream_write => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_write,
        left_V_6 => left_V_reg_368,
        p_Val2_out => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_p_Val2_out,
        p_Val2_out_ap_vld => grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_p_Val2_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_ready = ap_const_logic_1)) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1073_fu_255_p2 = ap_const_lv1_0))) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_V_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                k_V_reg_149 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                k_V_reg_149 <= add_ln886_reg_363;
            end if; 
        end if;
    end process;

    left_V_5_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                left_V_5_reg_160 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_left_V_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                left_V_5_reg_160 <= grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_p_Val2_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln886_reg_363 <= add_ln886_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1073_fu_255_p2 = ap_const_lv1_0))) then
                left_V_reg_368 <= left_V_fu_273_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                op2_assign_reg_346 <= op2_assign_fu_238_p2;
                select_ln622_reg_340 <= select_ln622_fu_229_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_V_reg_328 <= heapLenStream125_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, heapLenStream125_empty_n, parentStream_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state14, ap_CS_fsm_state11, icmp_ln1073_fu_255_p2, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done, grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done, grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, done_fu_201_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((heapLenStream125_empty_n = ap_const_logic_1) and (done_fu_201_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((heapLenStream125_empty_n = ap_const_logic_1) and (done_fu_201_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1073_fu_255_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state14 => 
                if (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln622_fu_223_p2 <= std_logic_vector(unsigned(zext_ln1237_fu_215_p1) + unsigned(ap_const_lv10_1));
    add_ln886_fu_261_p2 <= std_logic_vector(unsigned(k_V_reg_149) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done)
    begin
        if ((grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(parentStream_full_n)
    begin
        if ((parentStream_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(heapLenStream125_empty_n)
    begin
        if ((heapLenStream125_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(parentStream_full_n)
    begin
        if ((parentStream_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done)
    begin
        if ((grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done)
    begin
        if ((grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, parentStream_full_n, ap_CS_fsm_state14)
    begin
        if (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    done_fu_201_p2 <= "1" when (heapLenStream125_dout = ap_const_lv9_1FF) else "0";
    grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_ap_start_reg;
    grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start <= grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_ap_start_reg;
    grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start <= grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_ap_start_reg;

    heapLenStream125_blk_n_assign_proc : process(heapLenStream125_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            heapLenStream125_blk_n <= heapLenStream125_empty_n;
        else 
            heapLenStream125_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    heapLenStream125_read_assign_proc : process(heapLenStream125_empty_n, ap_CS_fsm_state2)
    begin
        if (((heapLenStream125_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            heapLenStream125_read <= ap_const_logic_1;
        else 
            heapLenStream125_read <= ap_const_logic_0;
        end if; 
    end process;


    heapTreeStream_read_assign_proc : process(grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_heapTreeStream_read, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            heapTreeStream_read <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_heapTreeStream_read;
        else 
            heapTreeStream_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1065_fu_267_p2 <= "1" when (k_V_reg_149 = ap_const_lv2_1) else "0";
    icmp_ln1073_fu_255_p2 <= "1" when (k_V_reg_149 = ap_const_lv2_2) else "0";
    icmp_ln622_fu_218_p2 <= "1" when (unsigned(tmp_V_reg_328) < unsigned(ap_const_lv9_3)) else "0";

    internal_ap_ready_assign_proc : process(parentStream_full_n, ap_CS_fsm_state14)
    begin
        if (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    left_V_fu_273_p3 <= 
        grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_right_V_out when (icmp_ln1065_fu_267_p2(0) = '1') else 
        left_V_5_reg_160;
    op2_assign_fu_238_p2 <= std_logic_vector(unsigned(select_ln622_fu_229_p3) + unsigned(ap_const_lv10_3FF));
    or_ln174_s_fu_207_p3 <= (ap_const_lv2_2 & tmp_V_reg_328);

    parentStream_blk_n_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            parentStream_blk_n <= parentStream_full_n;
        else 
            parentStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    parentStream_din_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_din, grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_din, grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_din, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, or_ln174_s_fu_207_p3)
    begin
        if (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            parentStream_din <= ap_const_lv11_0;
        elsif (((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            parentStream_din <= or_ln174_s_fu_207_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            parentStream_din <= grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            parentStream_din <= grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            parentStream_din <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_din;
        else 
            parentStream_din <= grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_din;
        end if; 
    end process;


    parentStream_write_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, ap_CS_fsm_state14, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_write, grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_write, grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_write, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            parentStream_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            parentStream_write <= grp_createTreeWrapper_286_10_14_Pipeline_write_word_fu_193_parentStream_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            parentStream_write <= grp_createTreeWrapper_286_10_14_Pipeline_reset_remaining_parent_fu_185_parentStream_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            parentStream_write <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_parentStream_write;
        else 
            parentStream_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln622_fu_229_p3 <= 
        add_ln622_fu_223_p2 when (icmp_ln622_fu_218_p2(0) = '1') else 
        zext_ln1237_fu_215_p1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_address0_assign_proc : process(ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_array_V_address0 <= ap_const_lv64_3(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_array_V_address0 <= ap_const_lv64_1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_address0 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address0;
        else 
            temp_array_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_array_V_address1_assign_proc : process(ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_array_V_address1 <= ap_const_lv64_2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_array_V_address1 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_address1 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_address1;
        else 
            temp_array_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_array_V_ce0_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_ce0 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce0;
        else 
            temp_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_ce1_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_ce1 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_ce1;
        else 
            temp_array_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_d0_assign_proc : process(ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            temp_array_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_d0 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_d0;
        else 
            temp_array_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_array_V_we0_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_array_V_we0 <= grp_createTreeWrapper_286_10_14_Pipeline_create_heap_fu_169_temp_array_V_we0;
        else 
            temp_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_we1_assign_proc : process(parentStream_full_n, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((parentStream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_we1 <= ap_const_logic_1;
        else 
            temp_array_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1237_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_reg_328),10));
end behav;
