// Seed: 1921178986
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    input wire id_13
    , id_55,
    output supply1 id_14,
    input wor id_15,
    output tri id_16,
    output supply1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    output tri1 id_20,
    input tri0 id_21,
    output tri id_22,
    output tri id_23,
    output uwire id_24,
    output uwire id_25,
    output wire id_26,
    input supply1 id_27,
    input supply1 id_28,
    output supply0 id_29 id_56,
    output supply0 id_30,
    input wor id_31,
    output wire id_32,
    input supply1 id_33,
    output wor id_34,
    output tri0 id_35,
    input uwire id_36,
    input wand id_37,
    input tri1 id_38,
    input tri id_39,
    output supply0 id_40,
    input uwire id_41,
    input uwire id_42,
    output uwire id_43,
    output wor id_44,
    input wor id_45,
    input uwire id_46,
    output uwire id_47,
    output tri id_48,
    input wand id_49,
    input wire id_50,
    input wor id_51,
    input supply0 id_52,
    input supply1 id_53
);
  assign id_43 = 1 == $display(1);
  wire id_57, id_58;
  wire id_59;
  assign id_26 = 1;
  assign id_25 = id_27;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2
    , id_4
);
  assign id_2 = 1;
  module_0(
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
