#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eb7870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e87f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1eb8b70 .functor NOT 1, L_0x1eea5b0, C4<0>, C4<0>, C4<0>;
L_0x1eea340 .functor XOR 1, L_0x1eea1e0, L_0x1eea2a0, C4<0>, C4<0>;
L_0x1eea4a0 .functor XOR 1, L_0x1eea340, L_0x1eea400, C4<0>, C4<0>;
v0x1ee1e10_0 .net *"_ivl_10", 0 0, L_0x1eea400;  1 drivers
v0x1ee1f10_0 .net *"_ivl_12", 0 0, L_0x1eea4a0;  1 drivers
v0x1ee1ff0_0 .net *"_ivl_2", 0 0, L_0x1ee4aa0;  1 drivers
v0x1ee20b0_0 .net *"_ivl_4", 0 0, L_0x1eea1e0;  1 drivers
v0x1ee2190_0 .net *"_ivl_6", 0 0, L_0x1eea2a0;  1 drivers
v0x1ee22c0_0 .net *"_ivl_8", 0 0, L_0x1eea340;  1 drivers
v0x1ee23a0_0 .net "a", 0 0, v0x1edc960_0;  1 drivers
v0x1ee2440_0 .net "b", 0 0, v0x1edca00_0;  1 drivers
v0x1ee24e0_0 .net "c", 0 0, v0x1edcaa0_0;  1 drivers
v0x1ee2580_0 .var "clk", 0 0;
v0x1ee2620_0 .net "d", 0 0, v0x1edcc10_0;  1 drivers
v0x1ee26c0_0 .net "out_dut", 0 0, L_0x1ee9e30;  1 drivers
v0x1ee2760_0 .net "out_ref", 0 0, L_0x1ee3620;  1 drivers
v0x1ee2800_0 .var/2u "stats1", 159 0;
v0x1ee28a0_0 .var/2u "strobe", 0 0;
v0x1ee2940_0 .net "tb_match", 0 0, L_0x1eea5b0;  1 drivers
v0x1ee2a00_0 .net "tb_mismatch", 0 0, L_0x1eb8b70;  1 drivers
v0x1ee2ac0_0 .net "wavedrom_enable", 0 0, v0x1edcd00_0;  1 drivers
v0x1ee2b60_0 .net "wavedrom_title", 511 0, v0x1edcda0_0;  1 drivers
L_0x1ee4aa0 .concat [ 1 0 0 0], L_0x1ee3620;
L_0x1eea1e0 .concat [ 1 0 0 0], L_0x1ee3620;
L_0x1eea2a0 .concat [ 1 0 0 0], L_0x1ee9e30;
L_0x1eea400 .concat [ 1 0 0 0], L_0x1ee3620;
L_0x1eea5b0 .cmp/eeq 1, L_0x1ee4aa0, L_0x1eea4a0;
S_0x1ea2050 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1e87f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ea2af0 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb9430 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee2d70 .functor AND 1, L_0x1ea2af0, L_0x1eb9430, C4<1>, C4<1>;
L_0x1ee2e10 .functor NOT 1, v0x1edcc10_0, C4<0>, C4<0>, C4<0>;
L_0x1ee2f40 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee3040 .functor AND 1, L_0x1ee2e10, L_0x1ee2f40, C4<1>, C4<1>;
L_0x1ee3120 .functor OR 1, L_0x1ee2d70, L_0x1ee3040, C4<0>, C4<0>;
L_0x1ee31e0 .functor AND 1, v0x1edc960_0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee32a0 .functor AND 1, L_0x1ee31e0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee3360 .functor OR 1, L_0x1ee3120, L_0x1ee32a0, C4<0>, C4<0>;
L_0x1ee34d0 .functor AND 1, v0x1edca00_0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee3540 .functor AND 1, L_0x1ee34d0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee3620 .functor OR 1, L_0x1ee3360, L_0x1ee3540, C4<0>, C4<0>;
v0x1eb8de0_0 .net *"_ivl_0", 0 0, L_0x1ea2af0;  1 drivers
v0x1eb8e80_0 .net *"_ivl_10", 0 0, L_0x1ee3040;  1 drivers
v0x1edb150_0 .net *"_ivl_12", 0 0, L_0x1ee3120;  1 drivers
v0x1edb210_0 .net *"_ivl_14", 0 0, L_0x1ee31e0;  1 drivers
v0x1edb2f0_0 .net *"_ivl_16", 0 0, L_0x1ee32a0;  1 drivers
v0x1edb420_0 .net *"_ivl_18", 0 0, L_0x1ee3360;  1 drivers
v0x1edb500_0 .net *"_ivl_2", 0 0, L_0x1eb9430;  1 drivers
v0x1edb5e0_0 .net *"_ivl_20", 0 0, L_0x1ee34d0;  1 drivers
v0x1edb6c0_0 .net *"_ivl_22", 0 0, L_0x1ee3540;  1 drivers
v0x1edb7a0_0 .net *"_ivl_4", 0 0, L_0x1ee2d70;  1 drivers
v0x1edb880_0 .net *"_ivl_6", 0 0, L_0x1ee2e10;  1 drivers
v0x1edb960_0 .net *"_ivl_8", 0 0, L_0x1ee2f40;  1 drivers
v0x1edba40_0 .net "a", 0 0, v0x1edc960_0;  alias, 1 drivers
v0x1edbb00_0 .net "b", 0 0, v0x1edca00_0;  alias, 1 drivers
v0x1edbbc0_0 .net "c", 0 0, v0x1edcaa0_0;  alias, 1 drivers
v0x1edbc80_0 .net "d", 0 0, v0x1edcc10_0;  alias, 1 drivers
v0x1edbd40_0 .net "out", 0 0, L_0x1ee3620;  alias, 1 drivers
S_0x1edbea0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1e87f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1edc960_0 .var "a", 0 0;
v0x1edca00_0 .var "b", 0 0;
v0x1edcaa0_0 .var "c", 0 0;
v0x1edcb70_0 .net "clk", 0 0, v0x1ee2580_0;  1 drivers
v0x1edcc10_0 .var "d", 0 0;
v0x1edcd00_0 .var "wavedrom_enable", 0 0;
v0x1edcda0_0 .var "wavedrom_title", 511 0;
S_0x1edc140 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1edbea0;
 .timescale -12 -12;
v0x1edc3a0_0 .var/2s "count", 31 0;
E_0x1e9cf30/0 .event negedge, v0x1edcb70_0;
E_0x1e9cf30/1 .event posedge, v0x1edcb70_0;
E_0x1e9cf30 .event/or E_0x1e9cf30/0, E_0x1e9cf30/1;
E_0x1e9d180 .event negedge, v0x1edcb70_0;
E_0x1e849f0 .event posedge, v0x1edcb70_0;
S_0x1edc4a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1edbea0;
 .timescale -12 -12;
v0x1edc6a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1edc780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1edbea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1edcf00 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1e87f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ee3780 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee37f0 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee3880 .functor AND 1, L_0x1ee3780, L_0x1ee37f0, C4<1>, C4<1>;
L_0x1ee3990 .functor AND 1, L_0x1ee3880, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee3a80 .functor AND 1, L_0x1ee3990, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee3b40 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee3bf0 .functor AND 1, v0x1edc960_0, L_0x1ee3b40, C4<1>, C4<1>;
L_0x1ee3cb0 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee3e80 .functor AND 1, L_0x1ee3bf0, L_0x1ee3cb0, C4<1>, C4<1>;
L_0x1ee3f90 .functor AND 1, L_0x1ee3e80, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee41c0 .functor OR 1, L_0x1ee3a80, L_0x1ee3f90, C4<0>, C4<0>;
L_0x1ee4280 .functor AND 1, v0x1edc960_0, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee4580 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee45f0 .functor AND 1, L_0x1ee4280, L_0x1ee4580, C4<1>, C4<1>;
L_0x1ee4510 .functor AND 1, L_0x1ee45f0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee47d0 .functor OR 1, L_0x1ee41c0, L_0x1ee4510, C4<0>, C4<0>;
L_0x1ee4970 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee49e0 .functor AND 1, L_0x1ee4970, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee4b40 .functor AND 1, L_0x1ee49e0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee4c00 .functor AND 1, L_0x1ee4b40, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee4d70 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee4de0 .functor AND 1, v0x1edc960_0, L_0x1ee4d70, C4<1>, C4<1>;
L_0x1ee4f60 .functor AND 1, L_0x1ee4de0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee5020 .functor AND 1, L_0x1ee4f60, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee51b0 .functor OR 1, L_0x1ee4c00, L_0x1ee5020, C4<0>, C4<0>;
L_0x1ee52c0 .functor AND 1, v0x1edc960_0, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee5410 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee5480 .functor AND 1, L_0x1ee52c0, L_0x1ee5410, C4<1>, C4<1>;
L_0x1ee5680 .functor AND 1, L_0x1ee5480, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee5740 .functor OR 1, L_0x1ee51b0, L_0x1ee5680, C4<0>, C4<0>;
L_0x1ee5950 .functor AND 1, v0x1edc960_0, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee59c0 .functor AND 1, L_0x1ee5950, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee5b90 .functor NOT 1, v0x1edcc10_0, C4<0>, C4<0>, C4<0>;
L_0x1ee5c00 .functor AND 1, L_0x1ee59c0, L_0x1ee5b90, C4<1>, C4<1>;
L_0x1ee5e30 .functor OR 1, L_0x1ee5740, L_0x1ee5c00, C4<0>, C4<0>;
L_0x1ee5f40 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee60e0 .functor AND 1, L_0x1ee5f40, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee61a0 .functor AND 1, L_0x1ee60e0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee5fb0 .functor NOT 1, v0x1edcc10_0, C4<0>, C4<0>, C4<0>;
L_0x1ee6020 .functor AND 1, L_0x1ee61a0, L_0x1ee5fb0, C4<1>, C4<1>;
L_0x1ee6540 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee65b0 .functor AND 1, v0x1edc960_0, L_0x1ee6540, C4<1>, C4<1>;
L_0x1ee67d0 .functor AND 1, L_0x1ee65b0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee6890 .functor AND 1, L_0x1ee67d0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee6ac0 .functor OR 1, L_0x1ee6020, L_0x1ee6890, C4<0>, C4<0>;
L_0x1ee6bd0 .functor AND 1, v0x1edc960_0, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee6dc0 .functor AND 1, L_0x1ee6bd0, v0x1edcaa0_0, C4<1>, C4<1>;
L_0x1ee6e80 .functor AND 1, L_0x1ee6dc0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee72e0 .functor OR 1, L_0x1ee6ac0, L_0x1ee6e80, C4<0>, C4<0>;
L_0x1ee73f0 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee7810 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee7a90 .functor AND 1, L_0x1ee73f0, L_0x1ee7810, C4<1>, C4<1>;
L_0x1ee7d50 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee7dc0 .functor AND 1, L_0x1ee7a90, L_0x1ee7d50, C4<1>, C4<1>;
L_0x1ee8090 .functor NOT 1, v0x1edcc10_0, C4<0>, C4<0>, C4<0>;
L_0x1ee8100 .functor AND 1, L_0x1ee7dc0, L_0x1ee8090, C4<1>, C4<1>;
L_0x1ee83e0 .functor NOT 1, v0x1edc960_0, C4<0>, C4<0>, C4<0>;
L_0x1ee8450 .functor AND 1, L_0x1ee83e0, v0x1edca00_0, C4<1>, C4<1>;
L_0x1ee86f0 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee8760 .functor AND 1, L_0x1ee8450, L_0x1ee86f0, C4<1>, C4<1>;
L_0x1ee8a60 .functor NOT 1, v0x1edcc10_0, C4<0>, C4<0>, C4<0>;
L_0x1ee8ad0 .functor AND 1, L_0x1ee8760, L_0x1ee8a60, C4<1>, C4<1>;
L_0x1ee8de0 .functor OR 1, L_0x1ee8100, L_0x1ee8ad0, C4<0>, C4<0>;
L_0x1ee8ef0 .functor NOT 1, v0x1edca00_0, C4<0>, C4<0>, C4<0>;
L_0x1ee9170 .functor AND 1, v0x1edc960_0, L_0x1ee8ef0, C4<1>, C4<1>;
L_0x1ee9230 .functor NOT 1, v0x1edcaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee94c0 .functor AND 1, L_0x1ee9170, L_0x1ee9230, C4<1>, C4<1>;
L_0x1ee95d0 .functor AND 1, L_0x1ee94c0, v0x1edcc10_0, C4<1>, C4<1>;
L_0x1ee98c0 .functor OR 1, L_0x1ee8de0, L_0x1ee95d0, C4<0>, C4<0>;
L_0x1ee99d0 .functor OR 1, L_0x1ee47d0, L_0x1ee5e30, C4<0>, C4<0>;
L_0x1ee9d20 .functor OR 1, L_0x1ee99d0, L_0x1ee72e0, C4<0>, C4<0>;
L_0x1ee9e30 .functor OR 1, L_0x1ee9d20, L_0x1ee98c0, C4<0>, C4<0>;
v0x1edd1f0_0 .net *"_ivl_0", 0 0, L_0x1ee3780;  1 drivers
v0x1edd2d0_0 .net *"_ivl_10", 0 0, L_0x1ee3b40;  1 drivers
v0x1edd3b0_0 .net *"_ivl_100", 0 0, L_0x1ee7810;  1 drivers
v0x1edd4a0_0 .net *"_ivl_102", 0 0, L_0x1ee7a90;  1 drivers
v0x1edd580_0 .net *"_ivl_104", 0 0, L_0x1ee7d50;  1 drivers
v0x1edd6b0_0 .net *"_ivl_106", 0 0, L_0x1ee7dc0;  1 drivers
v0x1edd790_0 .net *"_ivl_108", 0 0, L_0x1ee8090;  1 drivers
v0x1edd870_0 .net *"_ivl_110", 0 0, L_0x1ee8100;  1 drivers
v0x1edd950_0 .net *"_ivl_112", 0 0, L_0x1ee83e0;  1 drivers
v0x1edda30_0 .net *"_ivl_114", 0 0, L_0x1ee8450;  1 drivers
v0x1eddb10_0 .net *"_ivl_116", 0 0, L_0x1ee86f0;  1 drivers
v0x1eddbf0_0 .net *"_ivl_118", 0 0, L_0x1ee8760;  1 drivers
v0x1eddcd0_0 .net *"_ivl_12", 0 0, L_0x1ee3bf0;  1 drivers
v0x1edddb0_0 .net *"_ivl_120", 0 0, L_0x1ee8a60;  1 drivers
v0x1edde90_0 .net *"_ivl_122", 0 0, L_0x1ee8ad0;  1 drivers
v0x1eddf70_0 .net *"_ivl_124", 0 0, L_0x1ee8de0;  1 drivers
v0x1ede050_0 .net *"_ivl_126", 0 0, L_0x1ee8ef0;  1 drivers
v0x1ede240_0 .net *"_ivl_128", 0 0, L_0x1ee9170;  1 drivers
v0x1ede320_0 .net *"_ivl_130", 0 0, L_0x1ee9230;  1 drivers
v0x1ede400_0 .net *"_ivl_132", 0 0, L_0x1ee94c0;  1 drivers
v0x1ede4e0_0 .net *"_ivl_134", 0 0, L_0x1ee95d0;  1 drivers
v0x1ede5c0_0 .net *"_ivl_138", 0 0, L_0x1ee99d0;  1 drivers
v0x1ede6a0_0 .net *"_ivl_14", 0 0, L_0x1ee3cb0;  1 drivers
v0x1ede780_0 .net *"_ivl_140", 0 0, L_0x1ee9d20;  1 drivers
v0x1ede860_0 .net *"_ivl_16", 0 0, L_0x1ee3e80;  1 drivers
v0x1ede940_0 .net *"_ivl_18", 0 0, L_0x1ee3f90;  1 drivers
v0x1edea20_0 .net *"_ivl_2", 0 0, L_0x1ee37f0;  1 drivers
v0x1edeb00_0 .net *"_ivl_20", 0 0, L_0x1ee41c0;  1 drivers
v0x1edebe0_0 .net *"_ivl_22", 0 0, L_0x1ee4280;  1 drivers
v0x1edecc0_0 .net *"_ivl_24", 0 0, L_0x1ee4580;  1 drivers
v0x1ededa0_0 .net *"_ivl_26", 0 0, L_0x1ee45f0;  1 drivers
v0x1edee80_0 .net *"_ivl_28", 0 0, L_0x1ee4510;  1 drivers
v0x1edef60_0 .net *"_ivl_32", 0 0, L_0x1ee4970;  1 drivers
v0x1edf250_0 .net *"_ivl_34", 0 0, L_0x1ee49e0;  1 drivers
v0x1edf330_0 .net *"_ivl_36", 0 0, L_0x1ee4b40;  1 drivers
v0x1edf410_0 .net *"_ivl_38", 0 0, L_0x1ee4c00;  1 drivers
v0x1edf4f0_0 .net *"_ivl_4", 0 0, L_0x1ee3880;  1 drivers
v0x1edf5d0_0 .net *"_ivl_40", 0 0, L_0x1ee4d70;  1 drivers
v0x1edf6b0_0 .net *"_ivl_42", 0 0, L_0x1ee4de0;  1 drivers
v0x1edf790_0 .net *"_ivl_44", 0 0, L_0x1ee4f60;  1 drivers
v0x1edf870_0 .net *"_ivl_46", 0 0, L_0x1ee5020;  1 drivers
v0x1edf950_0 .net *"_ivl_48", 0 0, L_0x1ee51b0;  1 drivers
v0x1edfa30_0 .net *"_ivl_50", 0 0, L_0x1ee52c0;  1 drivers
v0x1edfb10_0 .net *"_ivl_52", 0 0, L_0x1ee5410;  1 drivers
v0x1edfbf0_0 .net *"_ivl_54", 0 0, L_0x1ee5480;  1 drivers
v0x1edfcd0_0 .net *"_ivl_56", 0 0, L_0x1ee5680;  1 drivers
v0x1edfdb0_0 .net *"_ivl_58", 0 0, L_0x1ee5740;  1 drivers
v0x1edfe90_0 .net *"_ivl_6", 0 0, L_0x1ee3990;  1 drivers
v0x1edff70_0 .net *"_ivl_60", 0 0, L_0x1ee5950;  1 drivers
v0x1ee0050_0 .net *"_ivl_62", 0 0, L_0x1ee59c0;  1 drivers
v0x1ee0130_0 .net *"_ivl_64", 0 0, L_0x1ee5b90;  1 drivers
v0x1ee0210_0 .net *"_ivl_66", 0 0, L_0x1ee5c00;  1 drivers
v0x1ee02f0_0 .net *"_ivl_70", 0 0, L_0x1ee5f40;  1 drivers
v0x1ee03d0_0 .net *"_ivl_72", 0 0, L_0x1ee60e0;  1 drivers
v0x1ee04b0_0 .net *"_ivl_74", 0 0, L_0x1ee61a0;  1 drivers
v0x1ee0590_0 .net *"_ivl_76", 0 0, L_0x1ee5fb0;  1 drivers
v0x1ee0670_0 .net *"_ivl_78", 0 0, L_0x1ee6020;  1 drivers
v0x1ee0750_0 .net *"_ivl_8", 0 0, L_0x1ee3a80;  1 drivers
v0x1ee0830_0 .net *"_ivl_80", 0 0, L_0x1ee6540;  1 drivers
v0x1ee0910_0 .net *"_ivl_82", 0 0, L_0x1ee65b0;  1 drivers
v0x1ee09f0_0 .net *"_ivl_84", 0 0, L_0x1ee67d0;  1 drivers
v0x1ee0ad0_0 .net *"_ivl_86", 0 0, L_0x1ee6890;  1 drivers
v0x1ee0bb0_0 .net *"_ivl_88", 0 0, L_0x1ee6ac0;  1 drivers
v0x1ee0c90_0 .net *"_ivl_90", 0 0, L_0x1ee6bd0;  1 drivers
v0x1ee0d70_0 .net *"_ivl_92", 0 0, L_0x1ee6dc0;  1 drivers
v0x1ee1260_0 .net *"_ivl_94", 0 0, L_0x1ee6e80;  1 drivers
v0x1ee1340_0 .net *"_ivl_98", 0 0, L_0x1ee73f0;  1 drivers
v0x1ee1420_0 .net "a", 0 0, v0x1edc960_0;  alias, 1 drivers
v0x1ee14c0_0 .net "b", 0 0, v0x1edca00_0;  alias, 1 drivers
v0x1ee15b0_0 .net "c", 0 0, v0x1edcaa0_0;  alias, 1 drivers
v0x1ee16a0_0 .net "d", 0 0, v0x1edcc10_0;  alias, 1 drivers
v0x1ee1790_0 .net "out", 0 0, L_0x1ee9e30;  alias, 1 drivers
v0x1ee1850_0 .net "term1", 0 0, L_0x1ee47d0;  1 drivers
v0x1ee1910_0 .net "term2", 0 0, L_0x1ee5e30;  1 drivers
v0x1ee19d0_0 .net "term3", 0 0, L_0x1ee72e0;  1 drivers
v0x1ee1a90_0 .net "term4", 0 0, L_0x1ee98c0;  1 drivers
S_0x1ee1bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1e87f20;
 .timescale -12 -12;
E_0x1e9ccd0 .event anyedge, v0x1ee28a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ee28a0_0;
    %nor/r;
    %assign/vec4 v0x1ee28a0_0, 0;
    %wait E_0x1e9ccd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1edbea0;
T_3 ;
    %fork t_1, S_0x1edc140;
    %jmp t_0;
    .scope S_0x1edc140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1edc3a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1edcc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edcaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edca00_0, 0;
    %assign/vec4 v0x1edc960_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e849f0;
    %load/vec4 v0x1edc3a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1edc3a0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1edcc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edcaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edca00_0, 0;
    %assign/vec4 v0x1edc960_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e9d180;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1edc780;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9cf30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1edc960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1edcaa0_0, 0;
    %assign/vec4 v0x1edcc10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1edbea0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1e87f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee28a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e87f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ee2580_0;
    %inv;
    %store/vec4 v0x1ee2580_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e87f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1edcb70_0, v0x1ee2a00_0, v0x1ee23a0_0, v0x1ee2440_0, v0x1ee24e0_0, v0x1ee2620_0, v0x1ee2760_0, v0x1ee26c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e87f20;
T_7 ;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e87f20;
T_8 ;
    %wait E_0x1e9cf30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee2800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee2800_0, 4, 32;
    %load/vec4 v0x1ee2940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee2800_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee2800_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee2800_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ee2760_0;
    %load/vec4 v0x1ee2760_0;
    %load/vec4 v0x1ee26c0_0;
    %xor;
    %load/vec4 v0x1ee2760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee2800_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ee2800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee2800_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/kmap2/iter4/response0/top_module.sv";
