#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 21 23:28:12 2021
# Process ID: 3792
# Current directory: U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/design_1_wrapper.vds
# Journal file: U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/SGP/hw/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/SGP/hw/if'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1073.609 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.977 ; gain = 146.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'design_1' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:14198' bound to instance 'design_1_i' of component 'design_1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'design_1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:14238]
INFO: [Synth 8-638] synthesizing module 'debug_subsystem_imp_1O3L1HV' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7793]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_mdm_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_mdm_0_0_stub.vhdl:5' bound to instance 'mdm_0' of component 'design_1_mdm_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8171]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_mdm_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8184]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_microblaze_0_0_stub.vhdl:108]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1JA5Z4S' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5377]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5587]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntrl_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_dlmb_bram_if_cntrl_0_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntrl_0' of component 'design_1_dlmb_bram_if_cntrl_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5734]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntrl_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_dlmb_bram_if_cntrl_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5788]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntrl_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_ilmb_bram_if_cntrl_0_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntrl_0' of component 'design_1_ilmb_bram_if_cntrl_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5816]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntrl_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_ilmb_bram_if_cntrl_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5870]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1JA5Z4S' (1#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5377]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8308]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'debug_subsystem_imp_1O3L1HV' (2#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7793]
INFO: [Synth 8-638] synthesizing module 'ethernet_subsystem_imp_1IN5K9D' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:64]
INFO: [Synth 8-3491] module 'design_1_axi_mm2s_mapper_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_mm2s_mapper_0_0_stub.vhdl:5' bound to instance 'axi_mm2s_mapper_0' of component 'design_1_axi_mm2s_mapper_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:332]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mm2s_mapper_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_mm2s_mapper_0_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_rx_udp_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_data_fifo_rx_udp_0_stub.vhdl:5' bound to instance 'axis_data_fifo_rx_udp' of component 'design_1_axis_data_fifo_rx_udp_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:382]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_rx_udp_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_data_fifo_rx_udp_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_tx_udp_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_data_fifo_tx_udp_0_stub.vhdl:5' bound to instance 'axis_data_fifo_tx_udp' of component 'design_1_axis_data_fifo_tx_udp_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_tx_udp_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_data_fifo_tx_udp_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_axis_rx_tagger_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_rx_tagger_0_0_stub.vhdl:5' bound to instance 'axis_rx_tagger_0' of component 'design_1_axis_rx_tagger_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:414]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_rx_tagger_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_rx_tagger_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_tx_tagger_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_tx_tagger_0_0_stub.vhdl:5' bound to instance 'axis_tx_tagger_0' of component 'design_1_axis_tx_tagger_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:428]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_tx_tagger_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_tx_tagger_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_udp_ethernet_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_udp_ethernet_0_0_stub.vhdl:5' bound to instance 'axis_udp_ethernet_0' of component 'design_1_axis_udp_ethernet_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:443]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_udp_ethernet_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axis_udp_ethernet_0_0_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'ethernet_subsystem_imp_1IN5K9D' (3#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'graphics_subsystem_imp_1SXRR0T' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:11937]
INFO: [Synth 8-3491] module 'design_1_sgp_renderOutput_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_sgp_renderOutput_0_stub.vhdl:5' bound to instance 'sgp_renderOutput' of component 'design_1_sgp_renderOutput_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:12481]
INFO: [Synth 8-638] synthesizing module 'design_1_sgp_renderOutput_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_sgp_renderOutput_0_stub.vhdl:73]
INFO: [Synth 8-638] synthesizing module 'sgp_vertexFetch_imp_1LAP2FA' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6608]
INFO: [Synth 8-3491] module 'design_1_attrib_000_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_000_fifo_0_stub.vhdl:5' bound to instance 'attrib_000_fifo' of component 'design_1_attrib_000_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6955]
INFO: [Synth 8-638] synthesizing module 'design_1_attrib_000_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_000_fifo_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_attrib_001_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_001_fifo_0_stub.vhdl:5' bound to instance 'attrib_001_fifo' of component 'design_1_attrib_001_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6970]
INFO: [Synth 8-638] synthesizing module 'design_1_attrib_001_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_001_fifo_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_attrib_010_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_010_fifo_0_stub.vhdl:5' bound to instance 'attrib_010_fifo' of component 'design_1_attrib_010_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6985]
INFO: [Synth 8-638] synthesizing module 'design_1_attrib_010_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_010_fifo_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_attrib_011_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_011_fifo_0_stub.vhdl:5' bound to instance 'attrib_011_fifo' of component 'design_1_attrib_011_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7000]
INFO: [Synth 8-638] synthesizing module 'design_1_attrib_011_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_attrib_011_fifo_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_vertexFetch_core_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertexFetch_core_0_0_stub.vhdl:5' bound to instance 'vertexFetch_core_0' of component 'design_1_vertexFetch_core_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7015]
INFO: [Synth 8-638] synthesizing module 'design_1_vertexFetch_core_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertexFetch_core_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_vertex_attrib_switch_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertex_attrib_switch_0_stub.vhdl:5' bound to instance 'vertex_attrib_switch' of component 'design_1_vertex_attrib_switch_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7059]
INFO: [Synth 8-638] synthesizing module 'design_1_vertex_attrib_switch_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertex_attrib_switch_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_vertex_buffer_FIFO_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertex_buffer_FIFO_0_stub.vhdl:5' bound to instance 'vertex_buffer_FIFO' of component 'design_1_vertex_buffer_FIFO_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7090]
INFO: [Synth 8-638] synthesizing module 'design_1_vertex_buffer_FIFO_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertex_buffer_FIFO_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'sgp_vertexFetch_imp_1LAP2FA' (4#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6608]
INFO: [Synth 8-3491] module 'design_1_sgp_viewPort_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_sgp_viewPort_0_stub.vhdl:5' bound to instance 'sgp_viewPort' of component 'design_1_sgp_viewPort_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:12610]
INFO: [Synth 8-638] synthesizing module 'design_1_sgp_viewPort_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_sgp_viewPort_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_system_ila_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_system_ila_0_0_stub.vhdl:5' bound to instance 'system_ila_0' of component 'design_1_system_ila_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:12642]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_system_ila_0_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'design_1_vertexfetch_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertexfetch_fifo_0_stub.vhdl:5' bound to instance 'vertexfetch_fifo' of component 'design_1_vertexfetch_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:12692]
INFO: [Synth 8-638] synthesizing module 'design_1_vertexfetch_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_vertexfetch_fifo_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_viewport_fifo_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_viewport_fifo_0_stub.vhdl:5' bound to instance 'viewport_fifo' of component 'design_1_viewport_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:12705]
INFO: [Synth 8-638] synthesizing module 'design_1_viewport_fifo_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_viewport_fifo_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'graphics_subsystem_imp_1SXRR0T' (5#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:11937]
INFO: [Synth 8-638] synthesizing module 'memory_subsystem_imp_1MPPXN1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4340]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4341]
INFO: [Synth 8-3491] module 'design_1_mem_interface_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_mem_interface_0_stub.vhdl:5' bound to instance 'mem_interface' of component 'design_1_mem_interface_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5036]
INFO: [Synth 8-638] synthesizing module 'design_1_mem_interface_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_mem_interface_0_stub.vhdl:79]
WARNING: [Synth 8-5640] Port 'cdma_tvect_out' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4406]
INFO: [Synth 8-3491] module 'design_1_memory_dma_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_memory_dma_0_stub.vhdl:5' bound to instance 'memory_dma' of component 'design_1_memory_dma_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5100]
INFO: [Synth 8-638] synthesizing module 'design_1_memory_dma_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_memory_dma_0_stub.vhdl:61]
INFO: [Synth 8-3491] module 'design_1_memory_intercon_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_memory_intercon_0_stub.vhdl:5' bound to instance 'memory_intercon' of component 'design_1_memory_intercon_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5152]
INFO: [Synth 8-638] synthesizing module 'design_1_memory_intercon_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_memory_intercon_0_stub.vhdl:202]
INFO: [Synth 8-256] done synthesizing module 'memory_subsystem_imp_1MPPXN1' (6#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4340]
INFO: [Synth 8-638] synthesizing module 'system_intercon_imp_15Q7OI5' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:13036]
INFO: [Synth 8-638] synthesizing module 'design_1_periph_intercon_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8716]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1E4VN4Q' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:539]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:723]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1E4VN4Q' (7#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:539]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PHUT6J' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:855]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PHUT6J' (8#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:855]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1D7YO2H' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1171]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1D7YO2H' (9#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1171]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_Q5488O' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1490]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1676]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_3_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_Q5488O' (10#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1490]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1H0UNDO' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1808]
INFO: [Synth 8-3491] module 'design_1_auto_pc_4' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_4' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1991]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_4_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1H0UNDO' (11#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:1808]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_MA1HZ1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2142]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_MA1HZ1' (12#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2142]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1FTXE1R' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2324]
INFO: [Synth 8-3491] module 'design_1_auto_pc_5' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_5' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2507]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_5' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_5_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1FTXE1R' (13#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2324]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_NR8YPQ' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2640]
INFO: [Synth 8-3491] module 'design_1_auto_pc_6' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_6' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2824]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_6' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_6_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_NR8YPQ' (14#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2640]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_19GXHW6' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2959]
INFO: [Synth 8-3491] module 'design_1_auto_pc_7' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_7' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3145]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_7' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_7_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_19GXHW6' (15#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:2959]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_LA386V' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3280]
INFO: [Synth 8-3491] module 'design_1_auto_pc_8' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_8' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_8' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_8_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_LA386V' (16#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3280]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_RK56YQ' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3581]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_RK56YQ' (17#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3581]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_12UGRC3' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3712]
INFO: [Synth 8-3491] module 'design_1_auto_pc_9' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_9_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_9' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3898]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_9' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_9_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_12UGRC3' (18#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:3712]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_SG5KW1' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4053]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_SG5KW1' (19#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:4053]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_LIQXLK' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5964]
INFO: [Synth 8-3491] module 'design_1_auto_pc_10' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_10_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_10' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6136]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_10' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_auto_pc_10_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_LIQXLK' (20#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:5964]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_196T115' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6275]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_196T115' (21#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6275]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_K2RFH7' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6448]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_K2RFH7' (22#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:6448]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:11145]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_periph_intercon_0' (23#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:8716]
WARNING: [Synth 8-5640] Port 'cdma_tvect_out' is missing in component declaration [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:13037]
INFO: [Synth 8-3491] module 'design_1_system_dma_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_system_dma_0_stub.vhdl:5' bound to instance 'system_dma' of component 'design_1_system_dma_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:14141]
INFO: [Synth 8-638] synthesizing module 'design_1_system_dma_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_system_dma_0_stub.vhdl:61]
INFO: [Synth 8-256] done synthesizing module 'system_intercon_imp_15Q7OI5' (24#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:13036]
INFO: [Synth 8-638] synthesizing module 'video_subsystem_imp_1LDEN80' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7220]
INFO: [Synth 8-3491] module 'design_1_axi_dynclk_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_dynclk_0_0_stub.vhdl:5' bound to instance 'axi_dynclk_0' of component 'design_1_axi_dynclk_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7554]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dynclk_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_dynclk_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'design_1_axi_vdma_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7582]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_axi_vdma_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_rgb2dvi_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'design_1_rgb2dvi_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7626]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2dvi_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_rgb2dvi_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_v_axi4s_vid_out_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'design_1_v_axi4s_vid_out_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7640]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_0' declared at 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7672]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/.Xil/Vivado-3792-CO2050-09/realtime/design_1_v_tc_0_0_stub.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'video_subsystem_imp_1LDEN80' (25#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:7220]
INFO: [Synth 8-256] done synthesizing module 'design_1' (26#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/synth/design_1.vhd:14238]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (27#1) [U:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1319.734 ; gain = 246.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.734 ; gain = 246.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.734 ; gain = 246.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1319.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/mdm_0'
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc:4]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/mdm_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_bram_if_cntrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_bram_if_cntrl_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_0_0/design_1_axi_mm2s_mapper_0_0/design_1_axi_mm2s_mapper_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axi_mm2s_mapper_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_0_0/design_1_axi_mm2s_mapper_0_0/design_1_axi_mm2s_mapper_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axi_mm2s_mapper_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_rx_udp_0/design_1_axis_data_fifo_rx_udp_0/design_1_axis_data_fifo_rx_udp_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_rx_udp_0/design_1_axis_data_fifo_rx_udp_0/design_1_axis_data_fifo_rx_udp_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_tx_udp_0/design_1_axis_data_fifo_tx_udp_0/design_1_axis_data_fifo_tx_udp_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_tx_udp_0/design_1_axis_data_fifo_tx_udp_0/design_1_axis_data_fifo_tx_udp_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_tagger_0_0/design_1_axis_rx_tagger_0_0/design_1_axis_rx_tagger_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_rx_tagger_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_tagger_0_0/design_1_axis_rx_tagger_0_0/design_1_axis_rx_tagger_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_rx_tagger_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_tx_tagger_0_0/design_1_axis_tx_tagger_0_0/design_1_axis_tx_tagger_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_tx_tagger_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_tx_tagger_0_0/design_1_axis_tx_tagger_0_0/design_1_axis_tx_tagger_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_tx_tagger_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0_in_context.xdc] for cell 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_renderOutput'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_renderOutput'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_000_fifo_0/design_1_attrib_000_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_000_fifo_0/design_1_attrib_000_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_001_fifo_0/design_1_attrib_001_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_001_fifo_0/design_1_attrib_001_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_010_fifo_0/design_1_attrib_010_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_010_fifo_0/design_1_attrib_010_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_011_fifo_0/design_1_attrib_011_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_011_fifo_0/design_1_attrib_011_fifo_0/design_1_attrib_010_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexFetch_core_0_0/design_1_vertexFetch_core_0_0/design_1_vertexFetch_core_0_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexFetch_core_0_0/design_1_vertexFetch_core_0_0/design_1_vertexFetch_core_0_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_attrib_switch_0/design_1_vertex_attrib_switch_0/design_1_vertex_attrib_switch_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_attrib_switch_0/design_1_vertex_attrib_switch_0/design_1_vertex_attrib_switch_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_buffer_FIFO_0/design_1_vertex_buffer_FIFO_0/design_1_vertex_buffer_FIFO_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_buffer_FIFO_0/design_1_vertex_buffer_FIFO_0/design_1_vertex_buffer_FIFO_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_viewPort_0/design_1_sgp_viewPort_0/design_1_sgp_viewPort_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_viewPort'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_viewPort_0/design_1_sgp_viewPort_0/design_1_sgp_viewPort_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/sgp_viewPort'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexfetch_fifo_0/design_1_vertexfetch_fifo_0/design_1_vertexfetch_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexfetch_fifo_0/design_1_vertexfetch_fifo_0/design_1_vertexfetch_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_viewport_fifo_0/design_1_viewport_fifo_0/design_1_viewport_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/viewport_fifo'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_viewport_fifo_0/design_1_viewport_fifo_0/design_1_viewport_fifo_0_in_context.xdc] for cell 'design_1_i/graphics_subsystem/viewport_fifo'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/mem_interface'
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:12]
WARNING: [Vivado 12-584] No ports matched ''. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc:14]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/mem_interface'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_dma_0/design_1_memory_dma_0/design_1_memory_dma_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/memory_dma'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_dma_0/design_1_memory_dma_0/design_1_memory_dma_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/memory_dma'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/design_1_memory_intercon_0/design_1_memory_intercon_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/design_1_memory_intercon_0/design_1_memory_intercon_0_in_context.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/xbar'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/xbar'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_dma_0/design_1_system_dma_0/design_1_memory_dma_0_in_context.xdc] for cell 'design_1_i/system_intercon/system_dma'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_dma_0/design_1_system_dma_0/design_1_memory_dma_0_in_context.xdc] for cell 'design_1_i/system_intercon/system_dma'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/axi_dynclk_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/axi_dynclk_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/v_tc_0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/video_subsystem/v_tc_0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/s00_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc'
Parsing XDC File [U:/cpre480/SGP/hw/constrs/NexysVideo_Master.xdc]
Finished Parsing XDC File [U:/cpre480/SGP/hw/constrs/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == axis_async_fifo || REF_NAME == axis_async_fifo)}'. [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == eth_mac_1g_rgmii || REF_NAME == eth_mac_1g_rgmii)}'. [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == eth_mac_1g_fifo || REF_NAME == eth_mac_1g_fifo || ORIG_REF_NAME == eth_mac_10g_fifo || REF_NAME == eth_mac_10g_fifo || ORIG_REF_NAME == eth_mac_1g_gmii_fifo || REF_NAME == eth_mac_1g_gmii_fifo || ORIG_REF_NAME == eth_mac_1g_rgmii_fifo || REF_NAME == eth_mac_1g_rgmii_fifo || ORIG_REF_NAME == eth_mac_mii_fifo || REF_NAME == eth_mac_mii_fifo)}'. [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == rgmii_phy_if || REF_NAME == rgmii_phy_if)}'. [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [U:/cpre480/SGP/hw/constrs/sync_reset.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/cpre480/SGP/hw/constrs/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*rst_reg[*]}'. [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*rst_reg_reg}'. [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*PRE}'. [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc:5]
Finished Parsing XDC File [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1433.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1433.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/memory_subsystem/memory_intercon' at clock pin 'aclk1' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/video_subsystem/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/video_subsystem/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/video_subsystem/v_tc_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/design_1_mem_interface_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_bram_if_cntrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug_subsystem/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axi_mm2s_mapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axis_rx_tagger_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axis_tx_tagger_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ethernet_subsystem/axis_udp_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_renderOutput. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/sgp_viewPort. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/vertexfetch_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/graphics_subsystem/viewport_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory_subsystem/mem_interface. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory_subsystem/memory_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory_subsystem/memory_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/system_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_subsystem/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_subsystem/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_subsystem/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_subsystem/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_subsystem/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_i'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_axi_uartlite_0_0        |         1|
|2     |design_1_mdm_0_0                 |         1|
|3     |design_1_microblaze_0_0          |         1|
|4     |design_1_proc_sys_reset_0_0      |         1|
|5     |design_1_blk_mem_gen_0_0         |         1|
|6     |design_1_dlmb_bram_if_cntrl_0_0  |         1|
|7     |design_1_dlmb_v10_0              |         1|
|8     |design_1_ilmb_bram_if_cntrl_0_0  |         1|
|9     |design_1_ilmb_v10_0              |         1|
|10    |design_1_axi_mm2s_mapper_0_0     |         1|
|11    |design_1_axis_data_fifo_rx_udp_0 |         1|
|12    |design_1_axis_data_fifo_tx_udp_0 |         1|
|13    |design_1_axis_rx_tagger_0_0      |         1|
|14    |design_1_axis_tx_tagger_0_0      |         1|
|15    |design_1_axis_udp_ethernet_0_0   |         1|
|16    |design_1_sgp_renderOutput_0      |         1|
|17    |design_1_sgp_viewPort_0          |         1|
|18    |design_1_system_ila_0_0          |         1|
|19    |design_1_vertexfetch_fifo_0      |         1|
|20    |design_1_viewport_fifo_0         |         1|
|21    |design_1_attrib_000_fifo_0       |         1|
|22    |design_1_attrib_001_fifo_0       |         1|
|23    |design_1_attrib_010_fifo_0       |         1|
|24    |design_1_attrib_011_fifo_0       |         1|
|25    |design_1_vertexFetch_core_0_0    |         1|
|26    |design_1_vertex_attrib_switch_0  |         1|
|27    |design_1_vertex_buffer_FIFO_0    |         1|
|28    |design_1_mem_interface_0         |         1|
|29    |design_1_memory_dma_0            |         1|
|30    |design_1_memory_intercon_0       |         1|
|31    |design_1_xbar_0                  |         1|
|32    |design_1_auto_pc_0               |         1|
|33    |design_1_auto_pc_1               |         1|
|34    |design_1_auto_pc_2               |         1|
|35    |design_1_auto_pc_3               |         1|
|36    |design_1_auto_pc_4               |         1|
|37    |design_1_auto_pc_5               |         1|
|38    |design_1_auto_pc_6               |         1|
|39    |design_1_auto_pc_7               |         1|
|40    |design_1_auto_pc_8               |         1|
|41    |design_1_auto_pc_9               |         1|
|42    |design_1_auto_pc_10              |         1|
|43    |design_1_system_dma_0            |         1|
|44    |design_1_axi_dynclk_0_0          |         1|
|45    |design_1_axi_vdma_0_0            |         1|
|46    |design_1_rgb2dvi_0_0             |         1|
|47    |design_1_v_axi4s_vid_out_0_0     |         1|
|48    |design_1_v_tc_0_0                |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_attrib_000_fifo_0_bbox       |     1|
|2     |design_1_attrib_001_fifo_0_bbox       |     1|
|3     |design_1_attrib_010_fifo_0_bbox       |     1|
|4     |design_1_attrib_011_fifo_0_bbox       |     1|
|5     |design_1_auto_pc_0_bbox               |     1|
|6     |design_1_auto_pc_10_bbox              |     1|
|7     |design_1_auto_pc_1_bbox               |     1|
|8     |design_1_auto_pc_2_bbox               |     1|
|9     |design_1_auto_pc_3_bbox               |     1|
|10    |design_1_auto_pc_4_bbox               |     1|
|11    |design_1_auto_pc_5_bbox               |     1|
|12    |design_1_auto_pc_6_bbox               |     1|
|13    |design_1_auto_pc_7_bbox               |     1|
|14    |design_1_auto_pc_8_bbox               |     1|
|15    |design_1_auto_pc_9_bbox               |     1|
|16    |design_1_axi_dynclk_0_0_bbox          |     1|
|17    |design_1_axi_mm2s_mapper_0_0_bbox     |     1|
|18    |design_1_axi_uartlite_0_0_bbox        |     1|
|19    |design_1_axi_vdma_0_0_bbox            |     1|
|20    |design_1_axis_data_fifo_rx_udp_0_bbox |     1|
|21    |design_1_axis_data_fifo_tx_udp_0_bbox |     1|
|22    |design_1_axis_rx_tagger_0_0_bbox      |     1|
|23    |design_1_axis_tx_tagger_0_0_bbox      |     1|
|24    |design_1_axis_udp_ethernet_0_0_bbox   |     1|
|25    |design_1_blk_mem_gen_0_0_bbox         |     1|
|26    |design_1_dlmb_bram_if_cntrl_0_0_bbox  |     1|
|27    |design_1_dlmb_v10_0_bbox              |     1|
|28    |design_1_ilmb_bram_if_cntrl_0_0_bbox  |     1|
|29    |design_1_ilmb_v10_0_bbox              |     1|
|30    |design_1_mdm_0_0_bbox                 |     1|
|31    |design_1_mem_interface_0_bbox         |     1|
|32    |design_1_memory_dma_0_bbox            |     1|
|33    |design_1_memory_intercon_0_bbox       |     1|
|34    |design_1_microblaze_0_0_bbox          |     1|
|35    |design_1_proc_sys_reset_0_0_bbox      |     1|
|36    |design_1_rgb2dvi_0_0_bbox             |     1|
|37    |design_1_sgp_renderOutput_0_bbox      |     1|
|38    |design_1_sgp_viewPort_0_bbox          |     1|
|39    |design_1_system_dma_0_bbox            |     1|
|40    |design_1_system_ila_0_0_bbox          |     1|
|41    |design_1_v_axi4s_vid_out_0_0_bbox     |     1|
|42    |design_1_v_tc_0_0_bbox                |     1|
|43    |design_1_vertexFetch_core_0_0_bbox    |     1|
|44    |design_1_vertex_attrib_switch_0_bbox  |     1|
|45    |design_1_vertex_buffer_FIFO_0_bbox    |     1|
|46    |design_1_vertexfetch_fifo_0_bbox      |     1|
|47    |design_1_viewport_fifo_0_bbox         |     1|
|48    |design_1_xbar_0_bbox                  |     1|
|49    |IBUF                                  |    10|
|50    |OBUF                                  |     8|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1434.102 ; gain = 360.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.102 ; gain = 246.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1434.102 ; gain = 360.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1434.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:27 . Memory (MB): peak = 1434.102 ; gain = 360.492
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 23:30:43 2021...
