
H743ZI2_read_chip_version_MT9V022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000761c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080078bc  080078bc  000178bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800795c  0800795c  0001795c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007964  08007964  00017964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007968  08007968  00017968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  24000000  0800796c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000074  080079e0  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000d4  08007a40  000200d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000070c  24000134  08007aa0  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000840  08007aa0  00020840  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c365  00000000  00000000  00020162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c40  00000000  00000000  0003c4c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001258  00000000  00000000  0003f108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001150  00000000  00000000  00040360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037e19  00000000  00000000  000414b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001805f  00000000  00000000  000792c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00160b65  00000000  00000000  00091328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001f1e8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005280  00000000  00000000  001f1ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000134 	.word	0x24000134
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080078a4 	.word	0x080078a4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000138 	.word	0x24000138
 80002dc:	080078a4 	.word	0x080078a4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  const uint8_t CAM_ADDR_R = 0x61; // camera address
 800069a:	2361      	movs	r3, #97	; 0x61
 800069c:	75fb      	strb	r3, [r7, #23]
  const uint8_t HSIZE_REGADDR = 0x51;
 800069e:	2351      	movs	r3, #81	; 0x51
 80006a0:	75bb      	strb	r3, [r7, #22]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a2:	f000 fe69 	bl	8001378 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a6:	f000 f81b 	bl	80006e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006aa:	f000 f9a3 	bl	80009f4 <MX_GPIO_Init>
  MX_ETH_Init();
 80006ae:	f000 f897 	bl	80007e0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80006b2:	f000 f921 	bl	80008f8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006b6:	f000 f96b 	bl	8000990 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80006ba:	f000 f8dd 	bl	8000878 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	write_reg(CAM_ADDR_R, HSIZE_REGADDR, 0xFF);
 80006be:	7db9      	ldrb	r1, [r7, #22]
 80006c0:	7dfb      	ldrb	r3, [r7, #23]
 80006c2:	22ff      	movs	r2, #255	; 0xff
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fac9 	bl	8000c5c <write_reg>
	read_reg(CAM_ADDR_R, HSIZE_REGADDR, buf);
 80006ca:	463a      	mov	r2, r7
 80006cc:	7db9      	ldrb	r1, [r7, #22]
 80006ce:	7dfb      	ldrb	r3, [r7, #23]
 80006d0:	4618      	mov	r0, r3
 80006d2:	f000 fa6b 	bl	8000bac <read_reg>
//		sprintf((char*)buf, "%u \r\n", (unsigned int) buf[0]);
//	  }
//
//	  HAL_UART_Transmit(&huart3, (uint8_t *) buf, strlen((char *)buf), HAL_MAX_DELAY);

	HAL_Delay(1000);
 80006d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006da:	f000 fedf 	bl	800149c <HAL_Delay>
	write_reg(CAM_ADDR_R, HSIZE_REGADDR, 0xFF);
 80006de:	e7ee      	b.n	80006be <main+0x2a>

080006e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09c      	sub	sp, #112	; 0x70
 80006e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006ea:	224c      	movs	r2, #76	; 0x4c
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f006 fc62 	bl	8006fb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2220      	movs	r2, #32
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f006 fc5c 	bl	8006fb8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000700:	2002      	movs	r0, #2
 8000702:	f002 fcb3 	bl	800306c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000706:	2300      	movs	r3, #0
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	4b33      	ldr	r3, [pc, #204]	; (80007d8 <SystemClock_Config+0xf8>)
 800070c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070e:	4a32      	ldr	r2, [pc, #200]	; (80007d8 <SystemClock_Config+0xf8>)
 8000710:	f023 0301 	bic.w	r3, r3, #1
 8000714:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000716:	4b30      	ldr	r3, [pc, #192]	; (80007d8 <SystemClock_Config+0xf8>)
 8000718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	603b      	str	r3, [r7, #0]
 8000720:	4b2e      	ldr	r3, [pc, #184]	; (80007dc <SystemClock_Config+0xfc>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000728:	4a2c      	ldr	r2, [pc, #176]	; (80007dc <SystemClock_Config+0xfc>)
 800072a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <SystemClock_Config+0xfc>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800073c:	bf00      	nop
 800073e:	4b27      	ldr	r3, [pc, #156]	; (80007dc <SystemClock_Config+0xfc>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800074a:	d1f8      	bne.n	800073e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800074c:	2303      	movs	r3, #3
 800074e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000750:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000754:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000756:	2301      	movs	r3, #1
 8000758:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075a:	2340      	movs	r3, #64	; 0x40
 800075c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000762:	2302      	movs	r3, #2
 8000764:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000766:	2301      	movs	r3, #1
 8000768:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 800076a:	2318      	movs	r3, #24
 800076c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800076e:	2302      	movs	r3, #2
 8000770:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000772:	2304      	movs	r3, #4
 8000774:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800077a:	230c      	movs	r3, #12
 800077c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800077e:	2300      	movs	r3, #0
 8000780:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800078a:	4618      	mov	r0, r3
 800078c:	f002 fcb8 	bl	8003100 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000796:	f000 faab 	bl	8000cf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	233f      	movs	r3, #63	; 0x3f
 800079c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2101      	movs	r1, #1
 80007be:	4618      	mov	r0, r3
 80007c0:	f003 f8cc 	bl	800395c <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xee>
  {
    Error_Handler();
 80007ca:	f000 fa91 	bl	8000cf0 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3770      	adds	r7, #112	; 0x70
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	58000400 	.word	0x58000400
 80007dc:	58024800 	.word	0x58024800

080007e0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007e4:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <MX_ETH_Init+0x80>)
 80007e6:	4a1f      	ldr	r2, [pc, #124]	; (8000864 <MX_ETH_Init+0x84>)
 80007e8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007ea:	4b1f      	ldr	r3, [pc, #124]	; (8000868 <MX_ETH_Init+0x88>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007f0:	4b1d      	ldr	r3, [pc, #116]	; (8000868 <MX_ETH_Init+0x88>)
 80007f2:	2280      	movs	r2, #128	; 0x80
 80007f4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007f6:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <MX_ETH_Init+0x88>)
 80007f8:	22e1      	movs	r2, #225	; 0xe1
 80007fa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007fc:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <MX_ETH_Init+0x88>)
 80007fe:	2200      	movs	r2, #0
 8000800:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000802:	4b19      	ldr	r3, [pc, #100]	; (8000868 <MX_ETH_Init+0x88>)
 8000804:	2200      	movs	r2, #0
 8000806:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000808:	4b17      	ldr	r3, [pc, #92]	; (8000868 <MX_ETH_Init+0x88>)
 800080a:	2200      	movs	r2, #0
 800080c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_ETH_Init+0x80>)
 8000810:	4a15      	ldr	r2, [pc, #84]	; (8000868 <MX_ETH_Init+0x88>)
 8000812:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_ETH_Init+0x80>)
 8000816:	2201      	movs	r2, #1
 8000818:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_ETH_Init+0x80>)
 800081c:	4a13      	ldr	r2, [pc, #76]	; (800086c <MX_ETH_Init+0x8c>)
 800081e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_ETH_Init+0x80>)
 8000822:	4a13      	ldr	r2, [pc, #76]	; (8000870 <MX_ETH_Init+0x90>)
 8000824:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_ETH_Init+0x80>)
 8000828:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800082c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <MX_ETH_Init+0x80>)
 8000830:	f000 ff5c 	bl	80016ec <HAL_ETH_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800083a:	f000 fa59 	bl	8000cf0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800083e:	2238      	movs	r2, #56	; 0x38
 8000840:	2100      	movs	r1, #0
 8000842:	480c      	ldr	r0, [pc, #48]	; (8000874 <MX_ETH_Init+0x94>)
 8000844:	f006 fbb8 	bl	8006fb8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000848:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <MX_ETH_Init+0x94>)
 800084a:	2221      	movs	r2, #33	; 0x21
 800084c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <MX_ETH_Init+0x94>)
 8000850:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000854:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000856:	4b07      	ldr	r3, [pc, #28]	; (8000874 <MX_ETH_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	24000188 	.word	0x24000188
 8000864:	40028000 	.word	0x40028000
 8000868:	24000820 	.word	0x24000820
 800086c:	240000d4 	.word	0x240000d4
 8000870:	24000074 	.word	0x24000074
 8000874:	24000150 	.word	0x24000150

08000878 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800087c:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <MX_I2C1_Init+0x74>)
 800087e:	4a1c      	ldr	r2, [pc, #112]	; (80008f0 <MX_I2C1_Init+0x78>)
 8000880:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8000882:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_I2C1_Init+0x74>)
 8000884:	4a1b      	ldr	r2, [pc, #108]	; (80008f4 <MX_I2C1_Init+0x7c>)
 8000886:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000888:	4b18      	ldr	r3, [pc, #96]	; (80008ec <MX_I2C1_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800088e:	4b17      	ldr	r3, [pc, #92]	; (80008ec <MX_I2C1_Init+0x74>)
 8000890:	2201      	movs	r2, #1
 8000892:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000894:	4b15      	ldr	r3, [pc, #84]	; (80008ec <MX_I2C1_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800089a:	4b14      	ldr	r3, [pc, #80]	; (80008ec <MX_I2C1_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <MX_I2C1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_I2C1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <MX_I2C1_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008b2:	480e      	ldr	r0, [pc, #56]	; (80008ec <MX_I2C1_Init+0x74>)
 80008b4:	f001 fd08 	bl	80022c8 <HAL_I2C_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008be:	f000 fa17 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008c2:	2100      	movs	r1, #0
 80008c4:	4809      	ldr	r0, [pc, #36]	; (80008ec <MX_I2C1_Init+0x74>)
 80008c6:	f002 f9f1 	bl	8002cac <HAL_I2CEx_ConfigAnalogFilter>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008d0:	f000 fa0e 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008d4:	2100      	movs	r1, #0
 80008d6:	4805      	ldr	r0, [pc, #20]	; (80008ec <MX_I2C1_Init+0x74>)
 80008d8:	f002 fa33 	bl	8002d42 <HAL_I2CEx_ConfigDigitalFilter>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008e2:	f000 fa05 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	24000238 	.word	0x24000238
 80008f0:	40005400 	.word	0x40005400
 80008f4:	10707dbc 	.word	0x10707dbc

080008f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008fc:	4b22      	ldr	r3, [pc, #136]	; (8000988 <MX_USART3_UART_Init+0x90>)
 80008fe:	4a23      	ldr	r2, [pc, #140]	; (800098c <MX_USART3_UART_Init+0x94>)
 8000900:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000902:	4b21      	ldr	r3, [pc, #132]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000904:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000908:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800090a:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <MX_USART3_UART_Init+0x90>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000910:	4b1d      	ldr	r3, [pc, #116]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000916:	4b1c      	ldr	r3, [pc, #112]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800091c:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <MX_USART3_UART_Init+0x90>)
 800091e:	220c      	movs	r2, #12
 8000920:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	4b19      	ldr	r3, [pc, #100]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000928:	4b17      	ldr	r3, [pc, #92]	; (8000988 <MX_USART3_UART_Init+0x90>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092e:	4b16      	ldr	r3, [pc, #88]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000930:	2200      	movs	r2, #0
 8000932:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000936:	2200      	movs	r2, #0
 8000938:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <MX_USART3_UART_Init+0x90>)
 800093c:	2200      	movs	r2, #0
 800093e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000940:	4811      	ldr	r0, [pc, #68]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000942:	f004 feff 	bl	8005744 <HAL_UART_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800094c:	f000 f9d0 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000950:	2100      	movs	r1, #0
 8000952:	480d      	ldr	r0, [pc, #52]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000954:	f005 ff32 	bl	80067bc <HAL_UARTEx_SetTxFifoThreshold>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800095e:	f000 f9c7 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000962:	2100      	movs	r1, #0
 8000964:	4808      	ldr	r0, [pc, #32]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000966:	f005 ff67 	bl	8006838 <HAL_UARTEx_SetRxFifoThreshold>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000970:	f000 f9be 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000974:	4804      	ldr	r0, [pc, #16]	; (8000988 <MX_USART3_UART_Init+0x90>)
 8000976:	f005 fee8 	bl	800674a <HAL_UARTEx_DisableFifoMode>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000980:	f000 f9b6 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}
 8000988:	24000284 	.word	0x24000284
 800098c:	40004800 	.word	0x40004800

08000990 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000994:	4b15      	ldr	r3, [pc, #84]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000996:	4a16      	ldr	r2, [pc, #88]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000998:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800099a:	4b14      	ldr	r3, [pc, #80]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800099c:	2209      	movs	r2, #9
 800099e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009a2:	2202      	movs	r2, #2
 80009a4:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009a6:	4b11      	ldr	r3, [pc, #68]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ae:	2202      	movs	r2, #2
 80009b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009d0:	4b06      	ldr	r3, [pc, #24]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	; (80009ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009d8:	f002 f9ff 	bl	8002dda <HAL_PCD_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80009e2:	f000 f985 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	24000314 	.word	0x24000314
 80009f0:	40080000 	.word	0x40080000

080009f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08c      	sub	sp, #48	; 0x30
 80009f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]
 8000a08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0a:	4b62      	ldr	r3, [pc, #392]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a10:	4a60      	ldr	r2, [pc, #384]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a1a:	4b5e      	ldr	r3, [pc, #376]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a20:	f003 0304 	and.w	r3, r3, #4
 8000a24:	61bb      	str	r3, [r7, #24]
 8000a26:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a28:	4b5a      	ldr	r3, [pc, #360]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2e:	4a59      	ldr	r2, [pc, #356]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a38:	4b56      	ldr	r3, [pc, #344]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b53      	ldr	r3, [pc, #332]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4c:	4a51      	ldr	r2, [pc, #324]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a56:	4b4f      	ldr	r3, [pc, #316]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a64:	4b4b      	ldr	r3, [pc, #300]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6a:	4a4a      	ldr	r2, [pc, #296]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a74:	4b47      	ldr	r3, [pc, #284]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a82:	4b44      	ldr	r3, [pc, #272]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a88:	4a42      	ldr	r2, [pc, #264]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a8a:	f043 0308 	orr.w	r3, r3, #8
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a92:	4b40      	ldr	r3, [pc, #256]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a98:	f003 0308 	and.w	r3, r3, #8
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aa0:	4b3c      	ldr	r3, [pc, #240]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa6:	4a3b      	ldr	r2, [pc, #236]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab0:	4b38      	ldr	r3, [pc, #224]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000abe:	4b35      	ldr	r3, [pc, #212]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac4:	4a33      	ldr	r2, [pc, #204]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000ac6:	f043 0310 	orr.w	r3, r3, #16
 8000aca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ace:	4b31      	ldr	r3, [pc, #196]	; (8000b94 <MX_GPIO_Init+0x1a0>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad4:	f003 0310 	and.w	r3, r3, #16
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	f244 0101 	movw	r1, #16385	; 0x4001
 8000ae2:	482d      	ldr	r0, [pc, #180]	; (8000b98 <MX_GPIO_Init+0x1a4>)
 8000ae4:	f001 fbd6 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aee:	482b      	ldr	r0, [pc, #172]	; (8000b9c <MX_GPIO_Init+0x1a8>)
 8000af0:	f001 fbd0 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2102      	movs	r1, #2
 8000af8:	4829      	ldr	r0, [pc, #164]	; (8000ba0 <MX_GPIO_Init+0x1ac>)
 8000afa:	f001 fbcb 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000afe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 031c 	add.w	r3, r7, #28
 8000b10:	4619      	mov	r1, r3
 8000b12:	4824      	ldr	r0, [pc, #144]	; (8000ba4 <MX_GPIO_Init+0x1b0>)
 8000b14:	f001 fa0e 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b18:	f244 0301 	movw	r3, #16385	; 0x4001
 8000b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4819      	ldr	r0, [pc, #100]	; (8000b98 <MX_GPIO_Init+0x1a4>)
 8000b32:	f001 f9ff 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000b48:	f107 031c 	add.w	r3, r7, #28
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4813      	ldr	r0, [pc, #76]	; (8000b9c <MX_GPIO_Init+0x1a8>)
 8000b50:	f001 f9f0 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b58:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	4619      	mov	r1, r3
 8000b68:	480f      	ldr	r0, [pc, #60]	; (8000ba8 <MX_GPIO_Init+0x1b4>)
 8000b6a:	f001 f9e3 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	2301      	movs	r3, #1
 8000b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	4619      	mov	r1, r3
 8000b84:	4806      	ldr	r0, [pc, #24]	; (8000ba0 <MX_GPIO_Init+0x1ac>)
 8000b86:	f001 f9d5 	bl	8001f34 <HAL_GPIO_Init>

}
 8000b8a:	bf00      	nop
 8000b8c:	3730      	adds	r7, #48	; 0x30
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	58024400 	.word	0x58024400
 8000b98:	58020400 	.word	0x58020400
 8000b9c:	58020c00 	.word	0x58020c00
 8000ba0:	58021000 	.word	0x58021000
 8000ba4:	58020800 	.word	0x58020800
 8000ba8:	58021800 	.word	0x58021800

08000bac <read_reg>:

/* USER CODE BEGIN 4 */
HAL_StatusTypeDef read_reg(uint8_t devaddr, uint8_t regaddr, uint8_t *buf) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af02      	add	r7, sp, #8
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	603a      	str	r2, [r7, #0]
 8000bb6:	71fb      	strb	r3, [r7, #7]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	71bb      	strb	r3, [r7, #6]
	// Reads 1 byte from 7 bit device address and 8 bit register address.
	devaddr = devaddr | 0x01; // the read-write bit is 1 (read)
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	buf[0] = regaddr;
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	79ba      	ldrb	r2, [r7, #6]
 8000bc8:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, devaddr, buf, 1, HAL_MAX_DELAY);
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	b299      	uxth	r1, r3
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	683a      	ldr	r2, [r7, #0]
 8000bd8:	481b      	ldr	r0, [pc, #108]	; (8000c48 <read_reg+0x9c>)
 8000bda:	f001 fc05 	bl	80023e8 <HAL_I2C_Master_Transmit>
 8000bde:	4603      	mov	r3, r0
 8000be0:	73fb      	strb	r3, [r7, #15]

	if (ret != HAL_OK) {
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d004      	beq.n	8000bf2 <read_reg+0x46>
		sprintf((char*) buf, "Error Tx\n\r");
 8000be8:	4918      	ldr	r1, [pc, #96]	; (8000c4c <read_reg+0xa0>)
 8000bea:	6838      	ldr	r0, [r7, #0]
 8000bec:	f006 f9ec 	bl	8006fc8 <siprintf>
 8000bf0:	e01a      	b.n	8000c28 <read_reg+0x7c>
	} else {
		ret = HAL_I2C_Master_Receive(&hi2c1, devaddr, buf, 1, HAL_MAX_DELAY);
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	b299      	uxth	r1, r3
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	683a      	ldr	r2, [r7, #0]
 8000c00:	4811      	ldr	r0, [pc, #68]	; (8000c48 <read_reg+0x9c>)
 8000c02:	f001 fce5 	bl	80025d0 <HAL_I2C_Master_Receive>
 8000c06:	4603      	mov	r3, r0
 8000c08:	73fb      	strb	r3, [r7, #15]
		if (ret != HAL_OK) {
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d004      	beq.n	8000c1a <read_reg+0x6e>
			sprintf((char*) buf, "Error Rx\n\r");
 8000c10:	490f      	ldr	r1, [pc, #60]	; (8000c50 <read_reg+0xa4>)
 8000c12:	6838      	ldr	r0, [r7, #0]
 8000c14:	f006 f9d8 	bl	8006fc8 <siprintf>
 8000c18:	e006      	b.n	8000c28 <read_reg+0x7c>
		}
		else {
			sprintf((char*)buf, "%u \r\n", (uint8_t) buf[0]);
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	461a      	mov	r2, r3
 8000c20:	490c      	ldr	r1, [pc, #48]	; (8000c54 <read_reg+0xa8>)
 8000c22:	6838      	ldr	r0, [r7, #0]
 8000c24:	f006 f9d0 	bl	8006fc8 <siprintf>
		}
	}


	HAL_UART_Transmit(&huart3, (uint8_t *) buf, strlen((char *)buf), HAL_MAX_DELAY);
 8000c28:	6838      	ldr	r0, [r7, #0]
 8000c2a:	f7ff fb59 	bl	80002e0 <strlen>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295
 8000c36:	6839      	ldr	r1, [r7, #0]
 8000c38:	4807      	ldr	r0, [pc, #28]	; (8000c58 <read_reg+0xac>)
 8000c3a:	f004 fdd3 	bl	80057e4 <HAL_UART_Transmit>

	return ret;
 8000c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	24000238 	.word	0x24000238
 8000c4c:	080078bc 	.word	0x080078bc
 8000c50:	080078c8 	.word	0x080078c8
 8000c54:	080078d4 	.word	0x080078d4
 8000c58:	24000284 	.word	0x24000284

08000c5c <write_reg>:

HAL_StatusTypeDef write_reg(uint8_t devaddr, uint8_t regaddr, uint8_t val) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af02      	add	r7, sp, #8
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
 8000c66:	460b      	mov	r3, r1
 8000c68:	71bb      	strb	r3, [r7, #6]
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	717b      	strb	r3, [r7, #5]
	// Writes 1 byte to 7 bit device address and 8 bit register address.
	uint8_t buf[12];
	devaddr = devaddr & 0xFE; // the read-write bit is 0 (write)
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	f023 0301 	bic.w	r3, r3, #1
 8000c74:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	buf[0] = regaddr;
 8000c76:	79bb      	ldrb	r3, [r7, #6]
 8000c78:	723b      	strb	r3, [r7, #8]
	buf[1] = val;
 8000c7a:	797b      	ldrb	r3, [r7, #5]
 8000c7c:	727b      	strb	r3, [r7, #9]
	ret = HAL_I2C_Master_Transmit(&hi2c1, devaddr, buf, 2, HAL_MAX_DELAY);
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	b299      	uxth	r1, r3
 8000c82:	f107 0208 	add.w	r2, r7, #8
 8000c86:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	4814      	ldr	r0, [pc, #80]	; (8000ce0 <write_reg+0x84>)
 8000c90:	f001 fbaa 	bl	80023e8 <HAL_I2C_Master_Transmit>
 8000c94:	4603      	mov	r3, r0
 8000c96:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK) {
 8000c98:	7dfb      	ldrb	r3, [r7, #23]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d006      	beq.n	8000cac <write_reg+0x50>
		sprintf((char*) buf, "Error \n\r");
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	4910      	ldr	r1, [pc, #64]	; (8000ce4 <write_reg+0x88>)
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f006 f98f 	bl	8006fc8 <siprintf>
 8000caa:	e005      	b.n	8000cb8 <write_reg+0x5c>
	}
	else {
		sprintf((char*)buf, "OK \r\n");
 8000cac:	f107 0308 	add.w	r3, r7, #8
 8000cb0:	490d      	ldr	r1, [pc, #52]	; (8000ce8 <write_reg+0x8c>)
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f006 f988 	bl	8006fc8 <siprintf>
	}


	HAL_UART_Transmit(&huart3, (uint8_t *) buf, strlen((char *)buf), HAL_MAX_DELAY);
 8000cb8:	f107 0308 	add.w	r3, r7, #8
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fb0f 	bl	80002e0 <strlen>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	f107 0108 	add.w	r1, r7, #8
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	4807      	ldr	r0, [pc, #28]	; (8000cec <write_reg+0x90>)
 8000cd0:	f004 fd88 	bl	80057e4 <HAL_UART_Transmit>

	return ret;
 8000cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	24000238 	.word	0x24000238
 8000ce4:	080078dc 	.word	0x080078dc
 8000ce8:	080078e8 	.word	0x080078e8
 8000cec:	24000284 	.word	0x24000284

08000cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <Error_Handler+0x8>
	...

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d02:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <HAL_MspInit+0x30>)
 8000d04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d08:	4a08      	ldr	r2, [pc, #32]	; (8000d2c <HAL_MspInit+0x30>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d12:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <HAL_MspInit+0x30>)
 8000d14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	607b      	str	r3, [r7, #4]
 8000d1e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	58024400 	.word	0x58024400

08000d30 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08e      	sub	sp, #56	; 0x38
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a59      	ldr	r2, [pc, #356]	; (8000eb4 <HAL_ETH_MspInit+0x184>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	f040 80ab 	bne.w	8000eaa <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000d54:	4b58      	ldr	r3, [pc, #352]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d5a:	4a57      	ldr	r2, [pc, #348]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d60:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000d64:	4b54      	ldr	r3, [pc, #336]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d6e:	623b      	str	r3, [r7, #32]
 8000d70:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000d72:	4b51      	ldr	r3, [pc, #324]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d78:	4a4f      	ldr	r2, [pc, #316]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d7e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000d82:	4b4d      	ldr	r3, [pc, #308]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000d90:	4b49      	ldr	r3, [pc, #292]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d96:	4a48      	ldr	r2, [pc, #288]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000da0:	4b45      	ldr	r3, [pc, #276]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000da2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000daa:	61bb      	str	r3, [r7, #24]
 8000dac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dae:	4b42      	ldr	r3, [pc, #264]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db4:	4a40      	ldr	r2, [pc, #256]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000db6:	f043 0304 	orr.w	r3, r3, #4
 8000dba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dbe:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	617b      	str	r3, [r7, #20]
 8000dca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dcc:	4b3a      	ldr	r3, [pc, #232]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd2:	4a39      	ldr	r2, [pc, #228]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ddc:	4b36      	ldr	r3, [pc, #216]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df0:	4a31      	ldr	r2, [pc, #196]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000df2:	f043 0302 	orr.w	r3, r3, #2
 8000df6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e00:	f003 0302 	and.w	r3, r3, #2
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e08:	4b2b      	ldr	r3, [pc, #172]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e0e:	4a2a      	ldr	r2, [pc, #168]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000e10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e18:	4b27      	ldr	r3, [pc, #156]	; (8000eb8 <HAL_ETH_MspInit+0x188>)
 8000e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e26:	2332      	movs	r3, #50	; 0x32
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e36:	230b      	movs	r3, #11
 8000e38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3e:	4619      	mov	r1, r3
 8000e40:	481e      	ldr	r0, [pc, #120]	; (8000ebc <HAL_ETH_MspInit+0x18c>)
 8000e42:	f001 f877 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e46:	2386      	movs	r3, #134	; 0x86
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e56:	230b      	movs	r3, #11
 8000e58:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4817      	ldr	r0, [pc, #92]	; (8000ec0 <HAL_ETH_MspInit+0x190>)
 8000e62:	f001 f867 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2300      	movs	r3, #0
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e78:	230b      	movs	r3, #11
 8000e7a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4810      	ldr	r0, [pc, #64]	; (8000ec4 <HAL_ETH_MspInit+0x194>)
 8000e84:	f001 f856 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000e88:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e9a:	230b      	movs	r3, #11
 8000e9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4808      	ldr	r0, [pc, #32]	; (8000ec8 <HAL_ETH_MspInit+0x198>)
 8000ea6:	f001 f845 	bl	8001f34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000eaa:	bf00      	nop
 8000eac:	3738      	adds	r7, #56	; 0x38
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40028000 	.word	0x40028000
 8000eb8:	58024400 	.word	0x58024400
 8000ebc:	58020800 	.word	0x58020800
 8000ec0:	58020000 	.word	0x58020000
 8000ec4:	58020400 	.word	0x58020400
 8000ec8:	58021800 	.word	0x58021800

08000ecc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b0b8      	sub	sp, #224	; 0xe0
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ee4:	f107 0310 	add.w	r3, r7, #16
 8000ee8:	22bc      	movs	r2, #188	; 0xbc
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f006 f863 	bl	8006fb8 <memset>
  if(hi2c->Instance==I2C1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <HAL_I2C_MspInit+0xbc>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d141      	bne.n	8000f80 <HAL_I2C_MspInit+0xb4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000efc:	2308      	movs	r3, #8
 8000efe:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f06:	f107 0310 	add.w	r3, r7, #16
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f003 f8b2 	bl	8004074 <HAL_RCCEx_PeriphCLKConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000f16:	f7ff feeb 	bl	8000cf0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f20:	4a1a      	ldr	r2, [pc, #104]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f22:	f043 0302 	orr.w	r3, r3, #2
 8000f26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f2a:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f38:	23c0      	movs	r3, #192	; 0xc0
 8000f3a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f3e:	2312      	movs	r3, #18
 8000f40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f50:	2304      	movs	r3, #4
 8000f52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f56:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <HAL_I2C_MspInit+0xc4>)
 8000f5e:	f000 ffe9 	bl	8001f34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f62:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f68:	4a08      	ldr	r2, [pc, #32]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f6e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_I2C_MspInit+0xc0>)
 8000f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f80:	bf00      	nop
 8000f82:	37e0      	adds	r7, #224	; 0xe0
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40005400 	.word	0x40005400
 8000f8c:	58024400 	.word	0x58024400
 8000f90:	58020400 	.word	0x58020400

08000f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b0b8      	sub	sp, #224	; 0xe0
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	22bc      	movs	r2, #188	; 0xbc
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f005 ffff 	bl	8006fb8 <memset>
  if(huart->Instance==USART3)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a25      	ldr	r2, [pc, #148]	; (8001054 <HAL_UART_MspInit+0xc0>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d142      	bne.n	800104a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fce:	f107 0310 	add.w	r3, r7, #16
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 f84e 	bl	8004074 <HAL_RCCEx_PeriphCLKConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fde:	f7ff fe87 	bl	8000cf0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8000fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fe8:	4a1b      	ldr	r2, [pc, #108]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8000fea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000ff2:	4b19      	ldr	r3, [pc, #100]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8000ff4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ff8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001006:	4a14      	ldr	r2, [pc, #80]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <HAL_UART_MspInit+0xc4>)
 8001012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800101e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001022:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	2302      	movs	r3, #2
 8001028:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2300      	movs	r3, #0
 8001034:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001038:	2307      	movs	r3, #7
 800103a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800103e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <HAL_UART_MspInit+0xc8>)
 8001046:	f000 ff75 	bl	8001f34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	37e0      	adds	r7, #224	; 0xe0
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40004800 	.word	0x40004800
 8001058:	58024400 	.word	0x58024400
 800105c:	58020c00 	.word	0x58020c00

08001060 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b0b8      	sub	sp, #224	; 0xe0
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	22bc      	movs	r2, #188	; 0xbc
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f005 ff99 	bl	8006fb8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a2f      	ldr	r2, [pc, #188]	; (8001148 <HAL_PCD_MspInit+0xe8>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d156      	bne.n	800113e <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001090:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001094:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001096:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800109a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800109e:	f107 0310 	add.w	r3, r7, #16
 80010a2:	4618      	mov	r0, r3
 80010a4:	f002 ffe6 	bl	8004074 <HAL_RCCEx_PeriphCLKConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 80010ae:	f7ff fe1f 	bl	8000cf0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80010b2:	f002 f815 	bl	80030e0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b25      	ldr	r3, [pc, #148]	; (800114c <HAL_PCD_MspInit+0xec>)
 80010b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010bc:	4a23      	ldr	r2, [pc, #140]	; (800114c <HAL_PCD_MspInit+0xec>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <HAL_PCD_MspInit+0xec>)
 80010c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80010d4:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80010d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80010ee:	230a      	movs	r3, #10
 80010f0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80010f8:	4619      	mov	r1, r3
 80010fa:	4815      	ldr	r0, [pc, #84]	; (8001150 <HAL_PCD_MspInit+0xf0>)
 80010fc:	f000 ff1a 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001100:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001104:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001108:	2300      	movs	r3, #0
 800110a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001118:	4619      	mov	r1, r3
 800111a:	480d      	ldr	r0, [pc, #52]	; (8001150 <HAL_PCD_MspInit+0xf0>)
 800111c:	f000 ff0a 	bl	8001f34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001120:	4b0a      	ldr	r3, [pc, #40]	; (800114c <HAL_PCD_MspInit+0xec>)
 8001122:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001126:	4a09      	ldr	r2, [pc, #36]	; (800114c <HAL_PCD_MspInit+0xec>)
 8001128:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800112c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_PCD_MspInit+0xec>)
 8001132:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001136:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800113e:	bf00      	nop
 8001140:	37e0      	adds	r7, #224	; 0xe0
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40080000 	.word	0x40080000
 800114c:	58024400 	.word	0x58024400
 8001150:	58020000 	.word	0x58020000

08001154 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <NMI_Handler+0x4>

0800115a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <HardFault_Handler+0x4>

08001160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <MemManage_Handler+0x4>

08001166 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <UsageFault_Handler+0x4>

08001172 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a0:	f000 f95c 	bl	800145c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b0:	4a14      	ldr	r2, [pc, #80]	; (8001204 <_sbrk+0x5c>)
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <_sbrk+0x60>)
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <_sbrk+0x64>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <_sbrk+0x64>)
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <_sbrk+0x68>)
 80011c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <_sbrk+0x64>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d207      	bcs.n	80011e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d8:	f005 fec4 	bl	8006f64 <__errno>
 80011dc:	4603      	mov	r3, r0
 80011de:	220c      	movs	r2, #12
 80011e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	e009      	b.n	80011fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e8:	4b08      	ldr	r3, [pc, #32]	; (800120c <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ee:	4b07      	ldr	r3, [pc, #28]	; (800120c <_sbrk+0x64>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	4a05      	ldr	r2, [pc, #20]	; (800120c <_sbrk+0x64>)
 80011f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fa:	68fb      	ldr	r3, [r7, #12]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	24080000 	.word	0x24080000
 8001208:	00000400 	.word	0x00000400
 800120c:	24000828 	.word	0x24000828
 8001210:	24000840 	.word	0x24000840

08001214 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001218:	4b37      	ldr	r3, [pc, #220]	; (80012f8 <SystemInit+0xe4>)
 800121a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800121e:	4a36      	ldr	r2, [pc, #216]	; (80012f8 <SystemInit+0xe4>)
 8001220:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001224:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001228:	4b34      	ldr	r3, [pc, #208]	; (80012fc <SystemInit+0xe8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	2b06      	cmp	r3, #6
 8001232:	d807      	bhi.n	8001244 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001234:	4b31      	ldr	r3, [pc, #196]	; (80012fc <SystemInit+0xe8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f023 030f 	bic.w	r3, r3, #15
 800123c:	4a2f      	ldr	r2, [pc, #188]	; (80012fc <SystemInit+0xe8>)
 800123e:	f043 0307 	orr.w	r3, r3, #7
 8001242:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001244:	4b2e      	ldr	r3, [pc, #184]	; (8001300 <SystemInit+0xec>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a2d      	ldr	r2, [pc, #180]	; (8001300 <SystemInit+0xec>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001250:	4b2b      	ldr	r3, [pc, #172]	; (8001300 <SystemInit+0xec>)
 8001252:	2200      	movs	r2, #0
 8001254:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001256:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <SystemInit+0xec>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	4929      	ldr	r1, [pc, #164]	; (8001300 <SystemInit+0xec>)
 800125c:	4b29      	ldr	r3, [pc, #164]	; (8001304 <SystemInit+0xf0>)
 800125e:	4013      	ands	r3, r2
 8001260:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001262:	4b26      	ldr	r3, [pc, #152]	; (80012fc <SystemInit+0xe8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d007      	beq.n	800127e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800126e:	4b23      	ldr	r3, [pc, #140]	; (80012fc <SystemInit+0xe8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f023 030f 	bic.w	r3, r3, #15
 8001276:	4a21      	ldr	r2, [pc, #132]	; (80012fc <SystemInit+0xe8>)
 8001278:	f043 0307 	orr.w	r3, r3, #7
 800127c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <SystemInit+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001284:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <SystemInit+0xec>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <SystemInit+0xec>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001290:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <SystemInit+0xec>)
 8001292:	4a1d      	ldr	r2, [pc, #116]	; (8001308 <SystemInit+0xf4>)
 8001294:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001296:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <SystemInit+0xec>)
 8001298:	4a1c      	ldr	r2, [pc, #112]	; (800130c <SystemInit+0xf8>)
 800129a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800129c:	4b18      	ldr	r3, [pc, #96]	; (8001300 <SystemInit+0xec>)
 800129e:	4a1c      	ldr	r2, [pc, #112]	; (8001310 <SystemInit+0xfc>)
 80012a0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012a2:	4b17      	ldr	r3, [pc, #92]	; (8001300 <SystemInit+0xec>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <SystemInit+0xec>)
 80012aa:	4a19      	ldr	r2, [pc, #100]	; (8001310 <SystemInit+0xfc>)
 80012ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <SystemInit+0xec>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <SystemInit+0xec>)
 80012b6:	4a16      	ldr	r2, [pc, #88]	; (8001310 <SystemInit+0xfc>)
 80012b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <SystemInit+0xec>)
 80012bc:	2200      	movs	r2, #0
 80012be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <SystemInit+0xec>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <SystemInit+0xec>)
 80012c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <SystemInit+0xec>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <SystemInit+0x100>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <SystemInit+0x104>)
 80012d8:	4013      	ands	r3, r2
 80012da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80012de:	d202      	bcs.n	80012e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <SystemInit+0x108>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <SystemInit+0x10c>)
 80012e8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80012ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000ed00 	.word	0xe000ed00
 80012fc:	52002000 	.word	0x52002000
 8001300:	58024400 	.word	0x58024400
 8001304:	eaf6ed7f 	.word	0xeaf6ed7f
 8001308:	02020200 	.word	0x02020200
 800130c:	01ff0000 	.word	0x01ff0000
 8001310:	01010280 	.word	0x01010280
 8001314:	5c001000 	.word	0x5c001000
 8001318:	ffff0000 	.word	0xffff0000
 800131c:	51008108 	.word	0x51008108
 8001320:	52004000 	.word	0x52004000

08001324 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001324:	f8df d034 	ldr.w	sp, [pc, #52]	; 800135c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001328:	f7ff ff74 	bl	8001214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800132e:	490d      	ldr	r1, [pc, #52]	; (8001364 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001330:	4a0d      	ldr	r2, [pc, #52]	; (8001368 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001334:	e002      	b.n	800133c <LoopCopyDataInit>

08001336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133a:	3304      	adds	r3, #4

0800133c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800133c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001340:	d3f9      	bcc.n	8001336 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001342:	4a0a      	ldr	r2, [pc, #40]	; (800136c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001344:	4c0a      	ldr	r4, [pc, #40]	; (8001370 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001348:	e001      	b.n	800134e <LoopFillZerobss>

0800134a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800134c:	3204      	adds	r2, #4

0800134e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001350:	d3fb      	bcc.n	800134a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001352:	f005 fe0d 	bl	8006f70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001356:	f7ff f99d 	bl	8000694 <main>
  bx  lr
 800135a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800135c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001360:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001364:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001368:	0800796c 	.word	0x0800796c
  ldr r2, =_sbss
 800136c:	24000134 	.word	0x24000134
  ldr r4, =_ebss
 8001370:	24000840 	.word	0x24000840

08001374 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001374:	e7fe      	b.n	8001374 <ADC3_IRQHandler>
	...

08001378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137e:	2003      	movs	r0, #3
 8001380:	f000 f982 	bl	8001688 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001384:	f002 fca0 	bl	8003cc8 <HAL_RCC_GetSysClockFreq>
 8001388:	4602      	mov	r2, r0
 800138a:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <HAL_Init+0x68>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	f003 030f 	and.w	r3, r3, #15
 8001394:	4913      	ldr	r1, [pc, #76]	; (80013e4 <HAL_Init+0x6c>)
 8001396:	5ccb      	ldrb	r3, [r1, r3]
 8001398:	f003 031f 	and.w	r3, r3, #31
 800139c:	fa22 f303 	lsr.w	r3, r2, r3
 80013a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <HAL_Init+0x68>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <HAL_Init+0x6c>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
 80013ae:	f003 031f 	and.w	r3, r3, #31
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	fa22 f303 	lsr.w	r3, r2, r3
 80013b8:	4a0b      	ldr	r2, [pc, #44]	; (80013e8 <HAL_Init+0x70>)
 80013ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013bc:	4a0b      	ldr	r2, [pc, #44]	; (80013ec <HAL_Init+0x74>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 f814 	bl	80013f0 <HAL_InitTick>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e002      	b.n	80013d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013d2:	f7ff fc93 	bl	8000cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	58024400 	.word	0x58024400
 80013e4:	080078f0 	.word	0x080078f0
 80013e8:	24000004 	.word	0x24000004
 80013ec:	24000000 	.word	0x24000000

080013f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013f8:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_InitTick+0x60>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e021      	b.n	8001448 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <HAL_InitTick+0x64>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_InitTick+0x60>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001412:	fbb3 f3f1 	udiv	r3, r3, r1
 8001416:	fbb2 f3f3 	udiv	r3, r2, r3
 800141a:	4618      	mov	r0, r3
 800141c:	f000 f959 	bl	80016d2 <HAL_SYSTICK_Config>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e00e      	b.n	8001448 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d80a      	bhi.n	8001446 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001430:	2200      	movs	r2, #0
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f000 f931 	bl	800169e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800143c:	4a06      	ldr	r2, [pc, #24]	; (8001458 <HAL_InitTick+0x68>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	e000      	b.n	8001448 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	2400000c 	.word	0x2400000c
 8001454:	24000000 	.word	0x24000000
 8001458:	24000008 	.word	0x24000008

0800145c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_IncTick+0x20>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4b06      	ldr	r3, [pc, #24]	; (8001480 <HAL_IncTick+0x24>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4413      	add	r3, r2
 800146c:	4a04      	ldr	r2, [pc, #16]	; (8001480 <HAL_IncTick+0x24>)
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2400000c 	.word	0x2400000c
 8001480:	2400082c 	.word	0x2400082c

08001484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return uwTick;
 8001488:	4b03      	ldr	r3, [pc, #12]	; (8001498 <HAL_GetTick+0x14>)
 800148a:	681b      	ldr	r3, [r3, #0]
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	2400082c 	.word	0x2400082c

0800149c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a4:	f7ff ffee 	bl	8001484 <HAL_GetTick>
 80014a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b4:	d005      	beq.n	80014c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014b6:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <HAL_Delay+0x44>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	461a      	mov	r2, r3
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4413      	add	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014c2:	bf00      	nop
 80014c4:	f7ff ffde 	bl	8001484 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d8f7      	bhi.n	80014c4 <HAL_Delay+0x28>
  {
  }
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	2400000c 	.word	0x2400000c

080014e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014e8:	4b03      	ldr	r3, [pc, #12]	; (80014f8 <HAL_GetREVID+0x14>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	0c1b      	lsrs	r3, r3, #16
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	5c001000 	.word	0x5c001000

080014fc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800150c:	4904      	ldr	r1, [pc, #16]	; (8001520 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4313      	orrs	r3, r2
 8001512:	604b      	str	r3, [r1, #4]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	58000400 	.word	0x58000400

08001524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <__NVIC_SetPriorityGrouping+0x40>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800153a:	68ba      	ldr	r2, [r7, #8]
 800153c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001540:	4013      	ands	r3, r2
 8001542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800154c:	4b06      	ldr	r3, [pc, #24]	; (8001568 <__NVIC_SetPriorityGrouping+0x44>)
 800154e:	4313      	orrs	r3, r2
 8001550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001552:	4a04      	ldr	r2, [pc, #16]	; (8001564 <__NVIC_SetPriorityGrouping+0x40>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	60d3      	str	r3, [r2, #12]
}
 8001558:	bf00      	nop
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00
 8001568:	05fa0000 	.word	0x05fa0000

0800156c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <__NVIC_GetPriorityGrouping+0x18>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	0a1b      	lsrs	r3, r3, #8
 8001576:	f003 0307 	and.w	r3, r3, #7
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001598:	2b00      	cmp	r3, #0
 800159a:	db0a      	blt.n	80015b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	490c      	ldr	r1, [pc, #48]	; (80015d4 <__NVIC_SetPriority+0x4c>)
 80015a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b0:	e00a      	b.n	80015c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4908      	ldr	r1, [pc, #32]	; (80015d8 <__NVIC_SetPriority+0x50>)
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	3b04      	subs	r3, #4
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	440b      	add	r3, r1
 80015c6:	761a      	strb	r2, [r3, #24]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f1c3 0307 	rsb	r3, r3, #7
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	bf28      	it	cs
 80015fa:	2304      	movcs	r3, #4
 80015fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	2b06      	cmp	r3, #6
 8001604:	d902      	bls.n	800160c <NVIC_EncodePriority+0x30>
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3b03      	subs	r3, #3
 800160a:	e000      	b.n	800160e <NVIC_EncodePriority+0x32>
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	401a      	ands	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001624:	f04f 31ff 	mov.w	r1, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	43d9      	mvns	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	4313      	orrs	r3, r2
         );
}
 8001636:	4618      	mov	r0, r3
 8001638:	3724      	adds	r7, #36	; 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001654:	d301      	bcc.n	800165a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001656:	2301      	movs	r3, #1
 8001658:	e00f      	b.n	800167a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165a:	4a0a      	ldr	r2, [pc, #40]	; (8001684 <SysTick_Config+0x40>)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001662:	210f      	movs	r1, #15
 8001664:	f04f 30ff 	mov.w	r0, #4294967295
 8001668:	f7ff ff8e 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <SysTick_Config+0x40>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001672:	4b04      	ldr	r3, [pc, #16]	; (8001684 <SysTick_Config+0x40>)
 8001674:	2207      	movs	r2, #7
 8001676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	e000e010 	.word	0xe000e010

08001688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ff47 	bl	8001524 <__NVIC_SetPriorityGrouping>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016ac:	f7ff ff5e 	bl	800156c <__NVIC_GetPriorityGrouping>
 80016b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	6978      	ldr	r0, [r7, #20]
 80016b8:	f7ff ff90 	bl	80015dc <NVIC_EncodePriority>
 80016bc:	4602      	mov	r2, r0
 80016be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff5f 	bl	8001588 <__NVIC_SetPriority>
}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffb2 	bl	8001644 <SysTick_Config>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e0cf      	b.n	800189e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001704:	2b00      	cmp	r3, #0
 8001706:	d106      	bne.n	8001716 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2223      	movs	r2, #35	; 0x23
 800170c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff fb0d 	bl	8000d30 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	4b64      	ldr	r3, [pc, #400]	; (80018a8 <HAL_ETH_Init+0x1bc>)
 8001718:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800171c:	4a62      	ldr	r2, [pc, #392]	; (80018a8 <HAL_ETH_Init+0x1bc>)
 800171e:	f043 0302 	orr.w	r3, r3, #2
 8001722:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001726:	4b60      	ldr	r3, [pc, #384]	; (80018a8 <HAL_ETH_Init+0x1bc>)
 8001728:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800172c:	f003 0302 	and.w	r3, r3, #2
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7a1b      	ldrb	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d103      	bne.n	8001744 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800173c:	2000      	movs	r0, #0
 800173e:	f7ff fedd 	bl	80014fc <HAL_SYSCFG_ETHInterfaceSelect>
 8001742:	e003      	b.n	800174c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001744:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001748:	f7ff fed8 	bl	80014fc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800174c:	4b57      	ldr	r3, [pc, #348]	; (80018ac <HAL_ETH_Init+0x1c0>)
 800174e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001766:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001768:	f7ff fe8c 	bl	8001484 <HAL_GetTick>
 800176c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800176e:	e011      	b.n	8001794 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001770:	f7ff fe88 	bl	8001484 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800177e:	d909      	bls.n	8001794 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2204      	movs	r2, #4
 8001784:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	22e0      	movs	r2, #224	; 0xe0
 800178c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e084      	b.n	800189e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1e4      	bne.n	8001770 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 f886 	bl	80018b8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80017ac:	f002 fc06 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 80017b0:	4603      	mov	r3, r0
 80017b2:	4a3f      	ldr	r2, [pc, #252]	; (80018b0 <HAL_ETH_Init+0x1c4>)
 80017b4:	fba2 2303 	umull	r2, r3, r2, r3
 80017b8:	0c9a      	lsrs	r2, r3, #18
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3a01      	subs	r2, #1
 80017c0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 fa71 	bl	8001cac <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80017d6:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	22e0      	movs	r2, #224	; 0xe0
 8001802:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e049      	b.n	800189e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001812:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001816:	4b27      	ldr	r3, [pc, #156]	; (80018b4 <HAL_ETH_Init+0x1c8>)
 8001818:	4013      	ands	r3, r2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6952      	ldr	r2, [r2, #20]
 800181e:	0051      	lsls	r1, r2, #1
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	430b      	orrs	r3, r1
 8001826:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800182a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 fad9 	bl	8001de6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 fb1f 	bl	8001e78 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	3305      	adds	r3, #5
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	021a      	lsls	r2, r3, #8
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	3304      	adds	r3, #4
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	3303      	adds	r3, #3
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	061a      	lsls	r2, r3, #24
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	3302      	adds	r3, #2
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	041b      	lsls	r3, r3, #16
 800186c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	3301      	adds	r3, #1
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001878:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001886:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001888:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2210      	movs	r2, #16
 8001898:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	58024400 	.word	0x58024400
 80018ac:	58000400 	.word	0x58000400
 80018b0:	431bde83 	.word	0x431bde83
 80018b4:	ffff8001 	.word	0xffff8001

080018b8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80018c8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80018d2:	f002 fb73 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 80018d6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	4a1e      	ldr	r2, [pc, #120]	; (8001954 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d908      	bls.n	80018f2 <HAL_ETH_SetMDIOClockRange+0x3a>
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4a1d      	ldr	r2, [pc, #116]	; (8001958 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d804      	bhi.n	80018f2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	e027      	b.n	8001942 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	4a18      	ldr	r2, [pc, #96]	; (8001958 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d908      	bls.n	800190c <HAL_ETH_SetMDIOClockRange+0x54>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	4a17      	ldr	r2, [pc, #92]	; (800195c <HAL_ETH_SetMDIOClockRange+0xa4>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d204      	bcs.n	800190c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	e01a      	b.n	8001942 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	4a13      	ldr	r2, [pc, #76]	; (800195c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d303      	bcc.n	800191c <HAL_ETH_SetMDIOClockRange+0x64>
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d911      	bls.n	8001940 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4a10      	ldr	r2, [pc, #64]	; (8001960 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d908      	bls.n	8001936 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	4a0f      	ldr	r2, [pc, #60]	; (8001964 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d804      	bhi.n	8001936 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	e005      	b.n	8001942 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	e000      	b.n	8001942 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001940:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	01312cff 	.word	0x01312cff
 8001958:	02160ebf 	.word	0x02160ebf
 800195c:	03938700 	.word	0x03938700
 8001960:	05f5e0ff 	.word	0x05f5e0ff
 8001964:	08f0d17f 	.word	0x08f0d17f

08001968 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800197a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	791b      	ldrb	r3, [r3, #4]
 8001980:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001982:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	7b1b      	ldrb	r3, [r3, #12]
 8001988:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800198a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	7b5b      	ldrb	r3, [r3, #13]
 8001990:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001992:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	7b9b      	ldrb	r3, [r3, #14]
 8001998:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800199a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	7bdb      	ldrb	r3, [r3, #15]
 80019a0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80019a2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	7c12      	ldrb	r2, [r2, #16]
 80019a8:	2a00      	cmp	r2, #0
 80019aa:	d102      	bne.n	80019b2 <ETH_SetMACConfig+0x4a>
 80019ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80019b0:	e000      	b.n	80019b4 <ETH_SetMACConfig+0x4c>
 80019b2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80019b4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	7c52      	ldrb	r2, [r2, #17]
 80019ba:	2a00      	cmp	r2, #0
 80019bc:	d102      	bne.n	80019c4 <ETH_SetMACConfig+0x5c>
 80019be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019c2:	e000      	b.n	80019c6 <ETH_SetMACConfig+0x5e>
 80019c4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80019c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	7c9b      	ldrb	r3, [r3, #18]
 80019cc:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80019ce:	431a      	orrs	r2, r3
               macconf->Speed |
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80019d4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80019da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	7f1b      	ldrb	r3, [r3, #28]
 80019e0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80019e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	7f5b      	ldrb	r3, [r3, #29]
 80019e8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80019ea:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	7f92      	ldrb	r2, [r2, #30]
 80019f0:	2a00      	cmp	r2, #0
 80019f2:	d102      	bne.n	80019fa <ETH_SetMACConfig+0x92>
 80019f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019f8:	e000      	b.n	80019fc <ETH_SetMACConfig+0x94>
 80019fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80019fc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	7fdb      	ldrb	r3, [r3, #31]
 8001a02:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001a04:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001a0c:	2a00      	cmp	r2, #0
 8001a0e:	d102      	bne.n	8001a16 <ETH_SetMACConfig+0xae>
 8001a10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a14:	e000      	b.n	8001a18 <ETH_SetMACConfig+0xb0>
 8001a16:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001a18:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001a1e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001a26:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001a28:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b56      	ldr	r3, [pc, #344]	; (8001b94 <ETH_SetMACConfig+0x22c>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	68f9      	ldr	r1, [r7, #12]
 8001a42:	430b      	orrs	r3, r1
 8001a44:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a4a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a52:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a54:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001a5c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001a5e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001a66:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001a68:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001a70:	2a00      	cmp	r2, #0
 8001a72:	d102      	bne.n	8001a7a <ETH_SetMACConfig+0x112>
 8001a74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a78:	e000      	b.n	8001a7c <ETH_SetMACConfig+0x114>
 8001a7a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001a7c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	4b42      	ldr	r3, [pc, #264]	; (8001b98 <ETH_SetMACConfig+0x230>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	68f9      	ldr	r1, [r7, #12]
 8001a96:	430b      	orrs	r3, r1
 8001a98:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001aa0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	4b3a      	ldr	r3, [pc, #232]	; (8001b9c <ETH_SetMACConfig+0x234>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	430b      	orrs	r3, r1
 8001abc:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001ac4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001aca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001ad2:	2a00      	cmp	r2, #0
 8001ad4:	d101      	bne.n	8001ada <ETH_SetMACConfig+0x172>
 8001ad6:	2280      	movs	r2, #128	; 0x80
 8001ad8:	e000      	b.n	8001adc <ETH_SetMACConfig+0x174>
 8001ada:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001adc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001aee:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001af2:	4013      	ands	r3, r2
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	68f9      	ldr	r1, [r7, #12]
 8001afa:	430b      	orrs	r3, r1
 8001afc:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001b04:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001b0c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b1a:	f023 0103 	bic.w	r1, r3, #3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001b32:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001b4e:	2a00      	cmp	r2, #0
 8001b50:	d101      	bne.n	8001b56 <ETH_SetMACConfig+0x1ee>
 8001b52:	2240      	movs	r2, #64	; 0x40
 8001b54:	e000      	b.n	8001b58 <ETH_SetMACConfig+0x1f0>
 8001b56:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001b58:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001b60:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001b62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001b6a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001b78:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	00048083 	.word	0x00048083
 8001b98:	c0f88000 	.word	0xc0f88000
 8001b9c:	fffffef0 	.word	0xfffffef0

08001ba0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b38      	ldr	r3, [pc, #224]	; (8001c98 <ETH_SetDMAConfig+0xf8>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	6811      	ldr	r1, [r2, #0]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	430b      	orrs	r3, r1
 8001bc2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001bc6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	791b      	ldrb	r3, [r3, #4]
 8001bcc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bd2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	7b1b      	ldrb	r3, [r3, #12]
 8001bd8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	4b2c      	ldr	r3, [pc, #176]	; (8001c9c <ETH_SetDMAConfig+0xfc>)
 8001bea:	4013      	ands	r3, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	68f9      	ldr	r1, [r7, #12]
 8001bf2:	430b      	orrs	r3, r1
 8001bf4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001bf8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	7b5b      	ldrb	r3, [r3, #13]
 8001bfe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001c04:	4313      	orrs	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c10:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001c14:	4b22      	ldr	r3, [pc, #136]	; (8001ca0 <ETH_SetDMAConfig+0x100>)
 8001c16:	4013      	ands	r3, r2
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	68f9      	ldr	r1, [r7, #12]
 8001c1e:	430b      	orrs	r3, r1
 8001c20:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c24:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	7d1b      	ldrb	r3, [r3, #20]
 8001c30:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c32:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	7f5b      	ldrb	r3, [r3, #29]
 8001c38:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c46:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <ETH_SetDMAConfig+0x104>)
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	68f9      	ldr	r1, [r7, #12]
 8001c54:	430b      	orrs	r3, r1
 8001c56:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c5a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	7f1b      	ldrb	r3, [r3, #28]
 8001c62:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c74:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001c78:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <ETH_SetDMAConfig+0x108>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	68f9      	ldr	r1, [r7, #12]
 8001c82:	430b      	orrs	r3, r1
 8001c84:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c88:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	ffff87fd 	.word	0xffff87fd
 8001c9c:	ffff2ffe 	.word	0xffff2ffe
 8001ca0:	fffec000 	.word	0xfffec000
 8001ca4:	ffc0efef 	.word	0xffc0efef
 8001ca8:	7fc0ffff 	.word	0x7fc0ffff

08001cac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b0a4      	sub	sp, #144	; 0x90
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cec:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001d04:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001d08:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001d10:	2300      	movs	r3, #0
 8001d12:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001d14:	2301      	movs	r3, #1
 8001d16:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001d26:	2300      	movs	r3, #0
 8001d28:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001d44:	2320      	movs	r3, #32
 8001d46:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001d56:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001d5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d60:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001d80:	2301      	movs	r3, #1
 8001d82:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001d86:	2300      	movs	r3, #0
 8001d88:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001d90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d94:	4619      	mov	r1, r3
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff fde6 	bl	8001968 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001da0:	2301      	movs	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001db2:	2300      	movs	r3, #0
 8001db4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001db6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001dba:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001dc0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001dc4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001dcc:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001dd0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f7ff fee1 	bl	8001ba0 <ETH_SetDMAConfig>
}
 8001dde:	bf00      	nop
 8001de0:	3790      	adds	r7, #144	; 0x90
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	e01d      	b.n	8001e30 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68d9      	ldr	r1, [r3, #12]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4413      	add	r3, r2
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	440b      	add	r3, r1
 8001e04:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001e1e:	68b9      	ldr	r1, [r7, #8]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	3206      	adds	r2, #6
 8001e26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d9de      	bls.n	8001df4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e44:	461a      	mov	r2, r3
 8001e46:	2303      	movs	r3, #3
 8001e48:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68da      	ldr	r2, [r3, #12]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e58:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e68:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	e023      	b.n	8001ece <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6919      	ldr	r1, [r3, #16]
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	440b      	add	r3, r1
 8001e96:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ebc:	68b9      	ldr	r1, [r7, #8]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	3212      	adds	r2, #18
 8001ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d9d8      	bls.n	8001e86 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001efa:	461a      	mov	r2, r3
 8001efc:	2303      	movs	r3, #3
 8001efe:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691a      	ldr	r2, [r3, #16]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f0e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f22:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	; 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f42:	4b89      	ldr	r3, [pc, #548]	; (8002168 <HAL_GPIO_Init+0x234>)
 8001f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f46:	e194      	b.n	8002272 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	4013      	ands	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 8186 	beq.w	800226c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d005      	beq.n	8001f78 <HAL_GPIO_Init+0x44>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d130      	bne.n	8001fda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	2203      	movs	r2, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fae:	2201      	movs	r2, #1
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	091b      	lsrs	r3, r3, #4
 8001fc4:	f003 0201 	and.w	r2, r3, #1
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f003 0303 	and.w	r3, r3, #3
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	d017      	beq.n	8002016 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	2203      	movs	r2, #3
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d123      	bne.n	800206a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	08da      	lsrs	r2, r3, #3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3208      	adds	r2, #8
 800202a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	220f      	movs	r2, #15
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	43db      	mvns	r3, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4013      	ands	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	691a      	ldr	r2, [r3, #16]
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	08da      	lsrs	r2, r3, #3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3208      	adds	r2, #8
 8002064:	69b9      	ldr	r1, [r7, #24]
 8002066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	2203      	movs	r2, #3
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43db      	mvns	r3, r3
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	4013      	ands	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 0203 	and.w	r2, r3, #3
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80e0 	beq.w	800226c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ac:	4b2f      	ldr	r3, [pc, #188]	; (800216c <HAL_GPIO_Init+0x238>)
 80020ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020b2:	4a2e      	ldr	r2, [pc, #184]	; (800216c <HAL_GPIO_Init+0x238>)
 80020b4:	f043 0302 	orr.w	r3, r3, #2
 80020b8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80020bc:	4b2b      	ldr	r3, [pc, #172]	; (800216c <HAL_GPIO_Init+0x238>)
 80020be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ca:	4a29      	ldr	r2, [pc, #164]	; (8002170 <HAL_GPIO_Init+0x23c>)
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	3302      	adds	r3, #2
 80020d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	220f      	movs	r2, #15
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4013      	ands	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a20      	ldr	r2, [pc, #128]	; (8002174 <HAL_GPIO_Init+0x240>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d052      	beq.n	800219c <HAL_GPIO_Init+0x268>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <HAL_GPIO_Init+0x244>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d031      	beq.n	8002162 <HAL_GPIO_Init+0x22e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a1e      	ldr	r2, [pc, #120]	; (800217c <HAL_GPIO_Init+0x248>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d02b      	beq.n	800215e <HAL_GPIO_Init+0x22a>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a1d      	ldr	r2, [pc, #116]	; (8002180 <HAL_GPIO_Init+0x24c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d025      	beq.n	800215a <HAL_GPIO_Init+0x226>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a1c      	ldr	r2, [pc, #112]	; (8002184 <HAL_GPIO_Init+0x250>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d01f      	beq.n	8002156 <HAL_GPIO_Init+0x222>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a1b      	ldr	r2, [pc, #108]	; (8002188 <HAL_GPIO_Init+0x254>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d019      	beq.n	8002152 <HAL_GPIO_Init+0x21e>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a1a      	ldr	r2, [pc, #104]	; (800218c <HAL_GPIO_Init+0x258>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d013      	beq.n	800214e <HAL_GPIO_Init+0x21a>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a19      	ldr	r2, [pc, #100]	; (8002190 <HAL_GPIO_Init+0x25c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d00d      	beq.n	800214a <HAL_GPIO_Init+0x216>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a18      	ldr	r2, [pc, #96]	; (8002194 <HAL_GPIO_Init+0x260>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d007      	beq.n	8002146 <HAL_GPIO_Init+0x212>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a17      	ldr	r2, [pc, #92]	; (8002198 <HAL_GPIO_Init+0x264>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d101      	bne.n	8002142 <HAL_GPIO_Init+0x20e>
 800213e:	2309      	movs	r3, #9
 8002140:	e02d      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002142:	230a      	movs	r3, #10
 8002144:	e02b      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002146:	2308      	movs	r3, #8
 8002148:	e029      	b.n	800219e <HAL_GPIO_Init+0x26a>
 800214a:	2307      	movs	r3, #7
 800214c:	e027      	b.n	800219e <HAL_GPIO_Init+0x26a>
 800214e:	2306      	movs	r3, #6
 8002150:	e025      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002152:	2305      	movs	r3, #5
 8002154:	e023      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002156:	2304      	movs	r3, #4
 8002158:	e021      	b.n	800219e <HAL_GPIO_Init+0x26a>
 800215a:	2303      	movs	r3, #3
 800215c:	e01f      	b.n	800219e <HAL_GPIO_Init+0x26a>
 800215e:	2302      	movs	r3, #2
 8002160:	e01d      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002162:	2301      	movs	r3, #1
 8002164:	e01b      	b.n	800219e <HAL_GPIO_Init+0x26a>
 8002166:	bf00      	nop
 8002168:	58000080 	.word	0x58000080
 800216c:	58024400 	.word	0x58024400
 8002170:	58000400 	.word	0x58000400
 8002174:	58020000 	.word	0x58020000
 8002178:	58020400 	.word	0x58020400
 800217c:	58020800 	.word	0x58020800
 8002180:	58020c00 	.word	0x58020c00
 8002184:	58021000 	.word	0x58021000
 8002188:	58021400 	.word	0x58021400
 800218c:	58021800 	.word	0x58021800
 8002190:	58021c00 	.word	0x58021c00
 8002194:	58022000 	.word	0x58022000
 8002198:	58022400 	.word	0x58022400
 800219c:	2300      	movs	r3, #0
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	f002 0203 	and.w	r2, r2, #3
 80021a4:	0092      	lsls	r2, r2, #2
 80021a6:	4093      	lsls	r3, r2
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021ae:	4938      	ldr	r1, [pc, #224]	; (8002290 <HAL_GPIO_Init+0x35c>)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	3302      	adds	r3, #2
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80021e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4013      	ands	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4313      	orrs	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002210:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	43db      	mvns	r3, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4013      	ands	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d003      	beq.n	800223c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	3301      	adds	r3, #1
 8002270:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	f47f ae63 	bne.w	8001f48 <HAL_GPIO_Init+0x14>
  }
}
 8002282:	bf00      	nop
 8002284:	bf00      	nop
 8002286:	3724      	adds	r7, #36	; 0x24
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	58000400 	.word	0x58000400

08002294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	807b      	strh	r3, [r7, #2]
 80022a0:	4613      	mov	r3, r2
 80022a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022a4:	787b      	ldrb	r3, [r7, #1]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022aa:	887a      	ldrh	r2, [r7, #2]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80022b0:	e003      	b.n	80022ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022b2:	887b      	ldrh	r3, [r7, #2]
 80022b4:	041a      	lsls	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	619a      	str	r2, [r3, #24]
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e07f      	b.n	80023da <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7fe fdec 	bl	8000ecc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2224      	movs	r2, #36	; 0x24
 80022f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002318:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002328:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d107      	bne.n	8002342 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	e006      	b.n	8002350 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800234e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	2b02      	cmp	r3, #2
 8002356:	d104      	bne.n	8002362 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002360:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6859      	ldr	r1, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_I2C_Init+0x11c>)
 800236e:	430b      	orrs	r3, r1
 8002370:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68da      	ldr	r2, [r3, #12]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002380:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691a      	ldr	r2, [r3, #16]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69d9      	ldr	r1, [r3, #28]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1a      	ldr	r2, [r3, #32]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0201 	orr.w	r2, r2, #1
 80023ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2220      	movs	r2, #32
 80023c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	02008000 	.word	0x02008000

080023e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	461a      	mov	r2, r3
 80023f4:	460b      	mov	r3, r1
 80023f6:	817b      	strh	r3, [r7, #10]
 80023f8:	4613      	mov	r3, r2
 80023fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b20      	cmp	r3, #32
 8002406:	f040 80da 	bne.w	80025be <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002410:	2b01      	cmp	r3, #1
 8002412:	d101      	bne.n	8002418 <HAL_I2C_Master_Transmit+0x30>
 8002414:	2302      	movs	r3, #2
 8002416:	e0d3      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002420:	f7ff f830 	bl	8001484 <HAL_GetTick>
 8002424:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	2319      	movs	r3, #25
 800242c:	2201      	movs	r2, #1
 800242e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f9e6 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e0be      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2221      	movs	r2, #33	; 0x21
 8002446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2210      	movs	r2, #16
 800244e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	893a      	ldrh	r2, [r7, #8]
 8002462:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800246e:	b29b      	uxth	r3, r3
 8002470:	2bff      	cmp	r3, #255	; 0xff
 8002472:	d90e      	bls.n	8002492 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	22ff      	movs	r2, #255	; 0xff
 8002478:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247e:	b2da      	uxtb	r2, r3
 8002480:	8979      	ldrh	r1, [r7, #10]
 8002482:	4b51      	ldr	r3, [pc, #324]	; (80025c8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 fbdc 	bl	8002c48 <I2C_TransferConfig>
 8002490:	e06c      	b.n	800256c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	8979      	ldrh	r1, [r7, #10]
 80024a4:	4b48      	ldr	r3, [pc, #288]	; (80025c8 <HAL_I2C_Master_Transmit+0x1e0>)
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 fbcb 	bl	8002c48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80024b2:	e05b      	b.n	800256c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	6a39      	ldr	r1, [r7, #32]
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f9e3 	bl	8002884 <I2C_WaitOnTXISFlagUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e07b      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	3b01      	subs	r3, #1
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f0:	3b01      	subs	r3, #1
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d034      	beq.n	800256c <HAL_I2C_Master_Transmit+0x184>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002506:	2b00      	cmp	r3, #0
 8002508:	d130      	bne.n	800256c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	2200      	movs	r2, #0
 8002512:	2180      	movs	r1, #128	; 0x80
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 f975 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e04d      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002528:	b29b      	uxth	r3, r3
 800252a:	2bff      	cmp	r3, #255	; 0xff
 800252c:	d90e      	bls.n	800254c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	22ff      	movs	r2, #255	; 0xff
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002538:	b2da      	uxtb	r2, r3
 800253a:	8979      	ldrh	r1, [r7, #10]
 800253c:	2300      	movs	r3, #0
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 fb7f 	bl	8002c48 <I2C_TransferConfig>
 800254a:	e00f      	b.n	800256c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002550:	b29a      	uxth	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255a:	b2da      	uxtb	r2, r3
 800255c:	8979      	ldrh	r1, [r7, #10]
 800255e:	2300      	movs	r3, #0
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fb6e 	bl	8002c48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d19e      	bne.n	80024b4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	6a39      	ldr	r1, [r7, #32]
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 f9c2 	bl	8002904 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e01a      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2220      	movs	r2, #32
 8002590:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_I2C_Master_Transmit+0x1e4>)
 800259e:	400b      	ands	r3, r1
 80025a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2220      	movs	r2, #32
 80025a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e000      	b.n	80025c0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80025be:	2302      	movs	r3, #2
  }
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	80002000 	.word	0x80002000
 80025cc:	fe00e800 	.word	0xfe00e800

080025d0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	461a      	mov	r2, r3
 80025dc:	460b      	mov	r3, r1
 80025de:	817b      	strh	r3, [r7, #10]
 80025e0:	4613      	mov	r3, r2
 80025e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b20      	cmp	r3, #32
 80025ee:	f040 80db 	bne.w	80027a8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_I2C_Master_Receive+0x30>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e0d4      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002608:	f7fe ff3c 	bl	8001484 <HAL_GetTick>
 800260c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	2319      	movs	r3, #25
 8002614:	2201      	movs	r2, #1
 8002616:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f8f2 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e0bf      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2222      	movs	r2, #34	; 0x22
 800262e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2210      	movs	r2, #16
 8002636:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	893a      	ldrh	r2, [r7, #8]
 800264a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002656:	b29b      	uxth	r3, r3
 8002658:	2bff      	cmp	r3, #255	; 0xff
 800265a:	d90e      	bls.n	800267a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	22ff      	movs	r2, #255	; 0xff
 8002660:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002666:	b2da      	uxtb	r2, r3
 8002668:	8979      	ldrh	r1, [r7, #10]
 800266a:	4b52      	ldr	r3, [pc, #328]	; (80027b4 <HAL_I2C_Master_Receive+0x1e4>)
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 fae8 	bl	8002c48 <I2C_TransferConfig>
 8002678:	e06d      	b.n	8002756 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267e:	b29a      	uxth	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002688:	b2da      	uxtb	r2, r3
 800268a:	8979      	ldrh	r1, [r7, #10]
 800268c:	4b49      	ldr	r3, [pc, #292]	; (80027b4 <HAL_I2C_Master_Receive+0x1e4>)
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fad7 	bl	8002c48 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800269a:	e05c      	b.n	8002756 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	6a39      	ldr	r1, [r7, #32]
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f96b 	bl	800297c <I2C_WaitOnRXNEFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e07c      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026cc:	3b01      	subs	r3, #1
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d8:	b29b      	uxth	r3, r3
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d034      	beq.n	8002756 <HAL_I2C_Master_Receive+0x186>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d130      	bne.n	8002756 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	2200      	movs	r2, #0
 80026fc:	2180      	movs	r1, #128	; 0x80
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	f000 f880 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e04d      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002712:	b29b      	uxth	r3, r3
 8002714:	2bff      	cmp	r3, #255	; 0xff
 8002716:	d90e      	bls.n	8002736 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	22ff      	movs	r2, #255	; 0xff
 800271c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002722:	b2da      	uxtb	r2, r3
 8002724:	8979      	ldrh	r1, [r7, #10]
 8002726:	2300      	movs	r3, #0
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fa8a 	bl	8002c48 <I2C_TransferConfig>
 8002734:	e00f      	b.n	8002756 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002744:	b2da      	uxtb	r2, r3
 8002746:	8979      	ldrh	r1, [r7, #10]
 8002748:	2300      	movs	r3, #0
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f000 fa79 	bl	8002c48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275a:	b29b      	uxth	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d19d      	bne.n	800269c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	6a39      	ldr	r1, [r7, #32]
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 f8cd 	bl	8002904 <I2C_WaitOnSTOPFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e01a      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2220      	movs	r2, #32
 800277a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6859      	ldr	r1, [r3, #4]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <HAL_I2C_Master_Receive+0x1e8>)
 8002788:	400b      	ands	r3, r1
 800278a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2220      	movs	r2, #32
 8002790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	e000      	b.n	80027aa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80027a8:	2302      	movs	r3, #2
  }
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	80002400 	.word	0x80002400
 80027b8:	fe00e800 	.word	0xfe00e800

080027bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d103      	bne.n	80027da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2200      	movs	r2, #0
 80027d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d007      	beq.n	80027f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0201 	orr.w	r2, r2, #1
 80027f6:	619a      	str	r2, [r3, #24]
  }
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	4613      	mov	r3, r2
 8002812:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002814:	e022      	b.n	800285c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281c:	d01e      	beq.n	800285c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800281e:	f7fe fe31 	bl	8001484 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	429a      	cmp	r2, r3
 800282c:	d302      	bcc.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x30>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d113      	bne.n	800285c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002838:	f043 0220 	orr.w	r2, r3, #32
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e00f      	b.n	800287c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	4013      	ands	r3, r2
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	429a      	cmp	r2, r3
 800286a:	bf0c      	ite	eq
 800286c:	2301      	moveq	r3, #1
 800286e:	2300      	movne	r3, #0
 8002870:	b2db      	uxtb	r3, r3
 8002872:	461a      	mov	r2, r3
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	429a      	cmp	r2, r3
 8002878:	d0cd      	beq.n	8002816 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002890:	e02c      	b.n	80028ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 f8ea 	bl	8002a70 <I2C_IsErrorOccurred>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e02a      	b.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ac:	d01e      	beq.n	80028ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ae:	f7fe fde9 	bl	8001484 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d302      	bcc.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d113      	bne.n	80028ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c8:	f043 0220 	orr.w	r2, r3, #32
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2220      	movs	r2, #32
 80028d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e007      	b.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d1cb      	bne.n	8002892 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002910:	e028      	b.n	8002964 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	68b9      	ldr	r1, [r7, #8]
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f000 f8aa 	bl	8002a70 <I2C_IsErrorOccurred>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e026      	b.n	8002974 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002926:	f7fe fdad 	bl	8001484 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	d302      	bcc.n	800293c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d113      	bne.n	8002964 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002940:	f043 0220 	orr.w	r2, r3, #32
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e007      	b.n	8002974 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b20      	cmp	r3, #32
 8002970:	d1cf      	bne.n	8002912 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002988:	e064      	b.n	8002a54 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f86e 	bl	8002a70 <I2C_IsErrorOccurred>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e062      	b.n	8002a64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	f003 0320 	and.w	r3, r3, #32
 80029a8:	2b20      	cmp	r3, #32
 80029aa:	d138      	bne.n	8002a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	f003 0304 	and.w	r3, r3, #4
 80029b6:	2b04      	cmp	r3, #4
 80029b8:	d105      	bne.n	80029c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	e04e      	b.n	8002a64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b10      	cmp	r3, #16
 80029d2:	d107      	bne.n	80029e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2210      	movs	r2, #16
 80029da:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2204      	movs	r2, #4
 80029e0:	645a      	str	r2, [r3, #68]	; 0x44
 80029e2:	e002      	b.n	80029ea <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2220      	movs	r2, #32
 80029f0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6859      	ldr	r1, [r3, #4]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4b1b      	ldr	r3, [pc, #108]	; (8002a6c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80029fe:	400b      	ands	r3, r1
 8002a00:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2220      	movs	r2, #32
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e022      	b.n	8002a64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a1e:	f7fe fd31 	bl	8001484 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d302      	bcc.n	8002a34 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10f      	bne.n	8002a54 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a38:	f043 0220 	orr.w	r2, r3, #32
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2220      	movs	r2, #32
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e007      	b.n	8002a64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	f003 0304 	and.w	r3, r3, #4
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	d193      	bne.n	800298a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	fe00e800 	.word	0xfe00e800

08002a70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	; 0x28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d075      	beq.n	8002b88 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2210      	movs	r2, #16
 8002aa2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002aa4:	e056      	b.n	8002b54 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aac:	d052      	beq.n	8002b54 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002aae:	f7fe fce9 	bl	8001484 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d302      	bcc.n	8002ac4 <I2C_IsErrorOccurred+0x54>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d147      	bne.n	8002b54 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ace:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ad6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ae6:	d12e      	bne.n	8002b46 <I2C_IsErrorOccurred+0xd6>
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002aee:	d02a      	beq.n	8002b46 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002af0:	7cfb      	ldrb	r3, [r7, #19]
 8002af2:	2b20      	cmp	r3, #32
 8002af4:	d027      	beq.n	8002b46 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b04:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b06:	f7fe fcbd 	bl	8001484 <HAL_GetTick>
 8002b0a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b0c:	e01b      	b.n	8002b46 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b0e:	f7fe fcb9 	bl	8001484 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b19      	cmp	r3, #25
 8002b1a:	d914      	bls.n	8002b46 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b20:	f043 0220 	orr.w	r2, r3, #32
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	f003 0320 	and.w	r3, r3, #32
 8002b50:	2b20      	cmp	r3, #32
 8002b52:	d1dc      	bne.n	8002b0e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	2b20      	cmp	r3, #32
 8002b60:	d003      	beq.n	8002b6a <I2C_IsErrorOccurred+0xfa>
 8002b62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d09d      	beq.n	8002aa6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2220      	movs	r2, #32
 8002b78:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	f043 0304 	orr.w	r3, r3, #4
 8002b80:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00b      	beq.n	8002bb2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002baa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00b      	beq.n	8002bd4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	f043 0308 	orr.w	r3, r3, #8
 8002bc2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	f043 0302 	orr.w	r3, r3, #2
 8002be4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d01c      	beq.n	8002c38 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f7ff fddc 	bl	80027bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6859      	ldr	r1, [r3, #4]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <I2C_IsErrorOccurred+0x1d4>)
 8002c10:	400b      	ands	r3, r1
 8002c12:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002c38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3728      	adds	r7, #40	; 0x28
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	fe00e800 	.word	0xfe00e800

08002c48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	460b      	mov	r3, r1
 8002c54:	817b      	strh	r3, [r7, #10]
 8002c56:	4613      	mov	r3, r2
 8002c58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c5a:	897b      	ldrh	r3, [r7, #10]
 8002c5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c60:	7a7b      	ldrb	r3, [r7, #9]
 8002c62:	041b      	lsls	r3, r3, #16
 8002c64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c68:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c76:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	6a3b      	ldr	r3, [r7, #32]
 8002c80:	0d5b      	lsrs	r3, r3, #21
 8002c82:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002c86:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <I2C_TransferConfig+0x60>)
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	ea02 0103 	and.w	r1, r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	03ff63ff 	.word	0x03ff63ff

08002cac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b20      	cmp	r3, #32
 8002cc0:	d138      	bne.n	8002d34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e032      	b.n	8002d36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2224      	movs	r2, #36	; 0x24
 8002cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0201 	bic.w	r2, r2, #1
 8002cee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cfe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6819      	ldr	r1, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0201 	orr.w	r2, r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2220      	movs	r2, #32
 8002d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	e000      	b.n	8002d36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
  }
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b085      	sub	sp, #20
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
 8002d4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b20      	cmp	r3, #32
 8002d56:	d139      	bne.n	8002dcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e033      	b.n	8002dce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2224      	movs	r2, #36	; 0x24
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0201 	bic.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	e000      	b.n	8002dce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002dcc:	2302      	movs	r3, #2
  }
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002dda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ddc:	b08f      	sub	sp, #60	; 0x3c
 8002dde:	af0a      	add	r7, sp, #40	; 0x28
 8002de0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e116      	b.n	800301a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d106      	bne.n	8002e0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe f92a 	bl	8001060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f003 fdfe 	bl	8006a2c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	687e      	ldr	r6, [r7, #4]
 8002e38:	466d      	mov	r5, sp
 8002e3a:	f106 0410 	add.w	r4, r6, #16
 8002e3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e4e:	1d33      	adds	r3, r6, #4
 8002e50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e52:	6838      	ldr	r0, [r7, #0]
 8002e54:	f003 fd7c 	bl	8006950 <USB_CoreInit>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d005      	beq.n	8002e6a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2202      	movs	r2, #2
 8002e62:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e0d7      	b.n	800301a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2100      	movs	r1, #0
 8002e70:	4618      	mov	r0, r3
 8002e72:	f003 fdec 	bl	8006a4e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e76:	2300      	movs	r3, #0
 8002e78:	73fb      	strb	r3, [r7, #15]
 8002e7a:	e04a      	b.n	8002f12 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e7c:	7bfa      	ldrb	r2, [r7, #15]
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	4413      	add	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	333d      	adds	r3, #61	; 0x3d
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e90:	7bfa      	ldrb	r2, [r7, #15]
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	4413      	add	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	333c      	adds	r3, #60	; 0x3c
 8002ea0:	7bfa      	ldrb	r2, [r7, #15]
 8002ea2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ea4:	7bfa      	ldrb	r2, [r7, #15]
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
 8002ea8:	b298      	uxth	r0, r3
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	3344      	adds	r3, #68	; 0x44
 8002eb8:	4602      	mov	r2, r0
 8002eba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ebc:	7bfa      	ldrb	r2, [r7, #15]
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	440b      	add	r3, r1
 8002eca:	3340      	adds	r3, #64	; 0x40
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ed0:	7bfa      	ldrb	r2, [r7, #15]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	3348      	adds	r3, #72	; 0x48
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ee4:	7bfa      	ldrb	r2, [r7, #15]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	334c      	adds	r3, #76	; 0x4c
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ef8:	7bfa      	ldrb	r2, [r7, #15]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	4413      	add	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	3354      	adds	r3, #84	; 0x54
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
 8002f12:	7bfa      	ldrb	r2, [r7, #15]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d3af      	bcc.n	8002e7c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	73fb      	strb	r3, [r7, #15]
 8002f20:	e044      	b.n	8002fac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f22:	7bfa      	ldrb	r2, [r7, #15]
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f38:	7bfa      	ldrb	r2, [r7, #15]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002f4a:	7bfa      	ldrb	r2, [r7, #15]
 8002f4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f4e:	7bfa      	ldrb	r2, [r7, #15]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	4413      	add	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f64:	7bfa      	ldrb	r2, [r7, #15]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f7a:	7bfa      	ldrb	r2, [r7, #15]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	4413      	add	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f90:	7bfa      	ldrb	r2, [r7, #15]
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	4413      	add	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	7bfa      	ldrb	r2, [r7, #15]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d3b5      	bcc.n	8002f22 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	603b      	str	r3, [r7, #0]
 8002fbc:	687e      	ldr	r6, [r7, #4]
 8002fbe:	466d      	mov	r5, sp
 8002fc0:	f106 0410 	add.w	r4, r6, #16
 8002fc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fcc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002fd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8002fd4:	1d33      	adds	r3, r6, #4
 8002fd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fd8:	6838      	ldr	r0, [r7, #0]
 8002fda:	f003 fd85 	bl	8006ae8 <USB_DevInit>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e014      	b.n	800301a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	2b01      	cmp	r3, #1
 8003006:	d102      	bne.n	800300e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f000 f80b 	bl	8003024 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f003 ff43 	bl	8006e9e <USB_DevDisconnect>

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003024 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003052:	4b05      	ldr	r3, [pc, #20]	; (8003068 <HAL_PCDEx_ActivateLPM+0x44>)
 8003054:	4313      	orrs	r3, r2
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	10000003 	.word	0x10000003

0800306c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003074:	4b19      	ldr	r3, [pc, #100]	; (80030dc <HAL_PWREx_ConfigSupply+0x70>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b04      	cmp	r3, #4
 800307e:	d00a      	beq.n	8003096 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003080:	4b16      	ldr	r3, [pc, #88]	; (80030dc <HAL_PWREx_ConfigSupply+0x70>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	429a      	cmp	r2, r3
 800308c:	d001      	beq.n	8003092 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e01f      	b.n	80030d2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003092:	2300      	movs	r3, #0
 8003094:	e01d      	b.n	80030d2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <HAL_PWREx_ConfigSupply+0x70>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	f023 0207 	bic.w	r2, r3, #7
 800309e:	490f      	ldr	r1, [pc, #60]	; (80030dc <HAL_PWREx_ConfigSupply+0x70>)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80030a6:	f7fe f9ed 	bl	8001484 <HAL_GetTick>
 80030aa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030ac:	e009      	b.n	80030c2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80030ae:	f7fe f9e9 	bl	8001484 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030bc:	d901      	bls.n	80030c2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e007      	b.n	80030d2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030c2:	4b06      	ldr	r3, [pc, #24]	; (80030dc <HAL_PWREx_ConfigSupply+0x70>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ce:	d1ee      	bne.n	80030ae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	58024800 	.word	0x58024800

080030e0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a04      	ldr	r2, [pc, #16]	; (80030fc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80030ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ee:	60d3      	str	r3, [r2, #12]
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	58024800 	.word	0x58024800

08003100 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08c      	sub	sp, #48	; 0x30
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d102      	bne.n	8003114 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	f000 bc1d 	b.w	800394e <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0301 	and.w	r3, r3, #1
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 8087 	beq.w	8003230 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003122:	4b99      	ldr	r3, [pc, #612]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800312c:	4b96      	ldr	r3, [pc, #600]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800312e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003130:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003134:	2b10      	cmp	r3, #16
 8003136:	d007      	beq.n	8003148 <HAL_RCC_OscConfig+0x48>
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	2b18      	cmp	r3, #24
 800313c:	d110      	bne.n	8003160 <HAL_RCC_OscConfig+0x60>
 800313e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d10b      	bne.n	8003160 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003148:	4b8f      	ldr	r3, [pc, #572]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d06c      	beq.n	800322e <HAL_RCC_OscConfig+0x12e>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d168      	bne.n	800322e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e3f6      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003168:	d106      	bne.n	8003178 <HAL_RCC_OscConfig+0x78>
 800316a:	4b87      	ldr	r3, [pc, #540]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a86      	ldr	r2, [pc, #536]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e02e      	b.n	80031d6 <HAL_RCC_OscConfig+0xd6>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10c      	bne.n	800319a <HAL_RCC_OscConfig+0x9a>
 8003180:	4b81      	ldr	r3, [pc, #516]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a80      	ldr	r2, [pc, #512]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	4b7e      	ldr	r3, [pc, #504]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a7d      	ldr	r2, [pc, #500]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	e01d      	b.n	80031d6 <HAL_RCC_OscConfig+0xd6>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a2:	d10c      	bne.n	80031be <HAL_RCC_OscConfig+0xbe>
 80031a4:	4b78      	ldr	r3, [pc, #480]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a77      	ldr	r2, [pc, #476]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	4b75      	ldr	r3, [pc, #468]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a74      	ldr	r2, [pc, #464]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	e00b      	b.n	80031d6 <HAL_RCC_OscConfig+0xd6>
 80031be:	4b72      	ldr	r3, [pc, #456]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a71      	ldr	r2, [pc, #452]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	4b6f      	ldr	r3, [pc, #444]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a6e      	ldr	r2, [pc, #440]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d013      	beq.n	8003206 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031de:	f7fe f951 	bl	8001484 <HAL_GetTick>
 80031e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031e6:	f7fe f94d 	bl	8001484 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b64      	cmp	r3, #100	; 0x64
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e3aa      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031f8:	4b63      	ldr	r3, [pc, #396]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0xe6>
 8003204:	e014      	b.n	8003230 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7fe f93d 	bl	8001484 <HAL_GetTick>
 800320a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800320e:	f7fe f939 	bl	8001484 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b64      	cmp	r3, #100	; 0x64
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e396      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003220:	4b59      	ldr	r3, [pc, #356]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1f0      	bne.n	800320e <HAL_RCC_OscConfig+0x10e>
 800322c:	e000      	b.n	8003230 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800322e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 80cb 	beq.w	80033d4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800323e:	4b52      	ldr	r3, [pc, #328]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003246:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003248:	4b4f      	ldr	r3, [pc, #316]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800324a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d007      	beq.n	8003264 <HAL_RCC_OscConfig+0x164>
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	2b18      	cmp	r3, #24
 8003258:	d156      	bne.n	8003308 <HAL_RCC_OscConfig+0x208>
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	f003 0303 	and.w	r3, r3, #3
 8003260:	2b00      	cmp	r3, #0
 8003262:	d151      	bne.n	8003308 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003264:	4b48      	ldr	r3, [pc, #288]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_RCC_OscConfig+0x17c>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e368      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800327c:	4b42      	ldr	r3, [pc, #264]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 0219 	bic.w	r2, r3, #25
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	493f      	ldr	r1, [pc, #252]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800328a:	4313      	orrs	r3, r2
 800328c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800328e:	f7fe f8f9 	bl	8001484 <HAL_GetTick>
 8003292:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003294:	e008      	b.n	80032a8 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003296:	f7fe f8f5 	bl	8001484 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e352      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032a8:	4b37      	ldr	r3, [pc, #220]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0f0      	beq.n	8003296 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b4:	f7fe f916 	bl	80014e4 <HAL_GetREVID>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f241 0203 	movw	r2, #4099	; 0x1003
 80032be:	4293      	cmp	r3, r2
 80032c0:	d817      	bhi.n	80032f2 <HAL_RCC_OscConfig+0x1f2>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b40      	cmp	r3, #64	; 0x40
 80032c8:	d108      	bne.n	80032dc <HAL_RCC_OscConfig+0x1dc>
 80032ca:	4b2f      	ldr	r3, [pc, #188]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80032d2:	4a2d      	ldr	r2, [pc, #180]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032d8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032da:	e07b      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032dc:	4b2a      	ldr	r3, [pc, #168]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	031b      	lsls	r3, r3, #12
 80032ea:	4927      	ldr	r1, [pc, #156]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032f0:	e070      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f2:	4b25      	ldr	r3, [pc, #148]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	061b      	lsls	r3, r3, #24
 8003300:	4921      	ldr	r1, [pc, #132]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003302:	4313      	orrs	r3, r2
 8003304:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003306:	e065      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d048      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003310:	4b1d      	ldr	r3, [pc, #116]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f023 0219 	bic.w	r2, r3, #25
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	491a      	ldr	r1, [pc, #104]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003322:	f7fe f8af 	bl	8001484 <HAL_GetTick>
 8003326:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800332a:	f7fe f8ab 	bl	8001484 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e308      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800333c:	4b12      	ldr	r3, [pc, #72]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0f0      	beq.n	800332a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003348:	f7fe f8cc 	bl	80014e4 <HAL_GetREVID>
 800334c:	4603      	mov	r3, r0
 800334e:	f241 0203 	movw	r2, #4099	; 0x1003
 8003352:	4293      	cmp	r3, r2
 8003354:	d81a      	bhi.n	800338c <HAL_RCC_OscConfig+0x28c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	2b40      	cmp	r3, #64	; 0x40
 800335c:	d108      	bne.n	8003370 <HAL_RCC_OscConfig+0x270>
 800335e:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003366:	4a08      	ldr	r2, [pc, #32]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800336c:	6053      	str	r3, [r2, #4]
 800336e:	e031      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
 8003370:	4b05      	ldr	r3, [pc, #20]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	031b      	lsls	r3, r3, #12
 800337e:	4902      	ldr	r1, [pc, #8]	; (8003388 <HAL_RCC_OscConfig+0x288>)
 8003380:	4313      	orrs	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
 8003384:	e026      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
 8003386:	bf00      	nop
 8003388:	58024400 	.word	0x58024400
 800338c:	4b9a      	ldr	r3, [pc, #616]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	061b      	lsls	r3, r3, #24
 800339a:	4997      	ldr	r1, [pc, #604]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800339c:	4313      	orrs	r3, r2
 800339e:	604b      	str	r3, [r1, #4]
 80033a0:	e018      	b.n	80033d4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033a2:	4b95      	ldr	r3, [pc, #596]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a94      	ldr	r2, [pc, #592]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80033a8:	f023 0301 	bic.w	r3, r3, #1
 80033ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ae:	f7fe f869 	bl	8001484 <HAL_GetTick>
 80033b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033b6:	f7fe f865 	bl	8001484 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e2c2      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033c8:	4b8b      	ldr	r3, [pc, #556]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1f0      	bne.n	80033b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0310 	and.w	r3, r3, #16
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 80a9 	beq.w	8003534 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033e2:	4b85      	ldr	r3, [pc, #532]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033ea:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033ec:	4b82      	ldr	r3, [pc, #520]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80033ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d007      	beq.n	8003408 <HAL_RCC_OscConfig+0x308>
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	2b18      	cmp	r3, #24
 80033fc:	d13a      	bne.n	8003474 <HAL_RCC_OscConfig+0x374>
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	2b01      	cmp	r3, #1
 8003406:	d135      	bne.n	8003474 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003408:	4b7b      	ldr	r3, [pc, #492]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003410:	2b00      	cmp	r3, #0
 8003412:	d005      	beq.n	8003420 <HAL_RCC_OscConfig+0x320>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	2b80      	cmp	r3, #128	; 0x80
 800341a:	d001      	beq.n	8003420 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e296      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003420:	f7fe f860 	bl	80014e4 <HAL_GetREVID>
 8003424:	4603      	mov	r3, r0
 8003426:	f241 0203 	movw	r2, #4099	; 0x1003
 800342a:	4293      	cmp	r3, r2
 800342c:	d817      	bhi.n	800345e <HAL_RCC_OscConfig+0x35e>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	2b20      	cmp	r3, #32
 8003434:	d108      	bne.n	8003448 <HAL_RCC_OscConfig+0x348>
 8003436:	4b70      	ldr	r3, [pc, #448]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800343e:	4a6e      	ldr	r2, [pc, #440]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003440:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003444:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003446:	e075      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003448:	4b6b      	ldr	r3, [pc, #428]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	069b      	lsls	r3, r3, #26
 8003456:	4968      	ldr	r1, [pc, #416]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003458:	4313      	orrs	r3, r2
 800345a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800345c:	e06a      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800345e:	4b66      	ldr	r3, [pc, #408]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	061b      	lsls	r3, r3, #24
 800346c:	4962      	ldr	r1, [pc, #392]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800346e:	4313      	orrs	r3, r2
 8003470:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003472:	e05f      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69db      	ldr	r3, [r3, #28]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d042      	beq.n	8003502 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800347c:	4b5e      	ldr	r3, [pc, #376]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a5d      	ldr	r2, [pc, #372]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003488:	f7fd fffc 	bl	8001484 <HAL_GetTick>
 800348c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003490:	f7fd fff8 	bl	8001484 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e255      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034a2:	4b55      	ldr	r3, [pc, #340]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0f0      	beq.n	8003490 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034ae:	f7fe f819 	bl	80014e4 <HAL_GetREVID>
 80034b2:	4603      	mov	r3, r0
 80034b4:	f241 0203 	movw	r2, #4099	; 0x1003
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d817      	bhi.n	80034ec <HAL_RCC_OscConfig+0x3ec>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	2b20      	cmp	r3, #32
 80034c2:	d108      	bne.n	80034d6 <HAL_RCC_OscConfig+0x3d6>
 80034c4:	4b4c      	ldr	r3, [pc, #304]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80034cc:	4a4a      	ldr	r2, [pc, #296]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80034d2:	6053      	str	r3, [r2, #4]
 80034d4:	e02e      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
 80034d6:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	069b      	lsls	r3, r3, #26
 80034e4:	4944      	ldr	r1, [pc, #272]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	604b      	str	r3, [r1, #4]
 80034ea:	e023      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
 80034ec:	4b42      	ldr	r3, [pc, #264]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	061b      	lsls	r3, r3, #24
 80034fa:	493f      	ldr	r1, [pc, #252]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60cb      	str	r3, [r1, #12]
 8003500:	e018      	b.n	8003534 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003502:	4b3d      	ldr	r3, [pc, #244]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a3c      	ldr	r2, [pc, #240]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800350c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350e:	f7fd ffb9 	bl	8001484 <HAL_GetTick>
 8003512:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003514:	e008      	b.n	8003528 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003516:	f7fd ffb5 	bl	8001484 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d901      	bls.n	8003528 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e212      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003528:	4b33      	ldr	r3, [pc, #204]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1f0      	bne.n	8003516 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b00      	cmp	r3, #0
 800353e:	d036      	beq.n	80035ae <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d019      	beq.n	800357c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003548:	4b2b      	ldr	r3, [pc, #172]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800354a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800354c:	4a2a      	ldr	r2, [pc, #168]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800354e:	f043 0301 	orr.w	r3, r3, #1
 8003552:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003554:	f7fd ff96 	bl	8001484 <HAL_GetTick>
 8003558:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800355c:	f7fd ff92 	bl	8001484 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e1ef      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800356e:	4b22      	ldr	r3, [pc, #136]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0f0      	beq.n	800355c <HAL_RCC_OscConfig+0x45c>
 800357a:	e018      	b.n	80035ae <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800357c:	4b1e      	ldr	r3, [pc, #120]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 800357e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003580:	4a1d      	ldr	r2, [pc, #116]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003588:	f7fd ff7c 	bl	8001484 <HAL_GetTick>
 800358c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003590:	f7fd ff78 	bl	8001484 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e1d5      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035a2:	4b15      	ldr	r3, [pc, #84]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80035a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f0      	bne.n	8003590 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d039      	beq.n	800362e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d01c      	beq.n	80035fc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035c2:	4b0d      	ldr	r3, [pc, #52]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80035c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035cc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80035ce:	f7fd ff59 	bl	8001484 <HAL_GetTick>
 80035d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80035d6:	f7fd ff55 	bl	8001484 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e1b2      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035e8:	4b03      	ldr	r3, [pc, #12]	; (80035f8 <HAL_RCC_OscConfig+0x4f8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0f0      	beq.n	80035d6 <HAL_RCC_OscConfig+0x4d6>
 80035f4:	e01b      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
 80035f6:	bf00      	nop
 80035f8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035fc:	4b9b      	ldr	r3, [pc, #620]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a9a      	ldr	r2, [pc, #616]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003602:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003606:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003608:	f7fd ff3c 	bl	8001484 <HAL_GetTick>
 800360c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003610:	f7fd ff38 	bl	8001484 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e195      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003622:	4b92      	ldr	r3, [pc, #584]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d1f0      	bne.n	8003610 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 8081 	beq.w	800373e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800363c:	4b8c      	ldr	r3, [pc, #560]	; (8003870 <HAL_RCC_OscConfig+0x770>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a8b      	ldr	r2, [pc, #556]	; (8003870 <HAL_RCC_OscConfig+0x770>)
 8003642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003646:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003648:	f7fd ff1c 	bl	8001484 <HAL_GetTick>
 800364c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003650:	f7fd ff18 	bl	8001484 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b64      	cmp	r3, #100	; 0x64
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e175      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003662:	4b83      	ldr	r3, [pc, #524]	; (8003870 <HAL_RCC_OscConfig+0x770>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366a:	2b00      	cmp	r3, #0
 800366c:	d0f0      	beq.n	8003650 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d106      	bne.n	8003684 <HAL_RCC_OscConfig+0x584>
 8003676:	4b7d      	ldr	r3, [pc, #500]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367a:	4a7c      	ldr	r2, [pc, #496]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	6713      	str	r3, [r2, #112]	; 0x70
 8003682:	e02d      	b.n	80036e0 <HAL_RCC_OscConfig+0x5e0>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10c      	bne.n	80036a6 <HAL_RCC_OscConfig+0x5a6>
 800368c:	4b77      	ldr	r3, [pc, #476]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800368e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003690:	4a76      	ldr	r2, [pc, #472]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003692:	f023 0301 	bic.w	r3, r3, #1
 8003696:	6713      	str	r3, [r2, #112]	; 0x70
 8003698:	4b74      	ldr	r3, [pc, #464]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369c:	4a73      	ldr	r2, [pc, #460]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800369e:	f023 0304 	bic.w	r3, r3, #4
 80036a2:	6713      	str	r3, [r2, #112]	; 0x70
 80036a4:	e01c      	b.n	80036e0 <HAL_RCC_OscConfig+0x5e0>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d10c      	bne.n	80036c8 <HAL_RCC_OscConfig+0x5c8>
 80036ae:	4b6f      	ldr	r3, [pc, #444]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b2:	4a6e      	ldr	r2, [pc, #440]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036b4:	f043 0304 	orr.w	r3, r3, #4
 80036b8:	6713      	str	r3, [r2, #112]	; 0x70
 80036ba:	4b6c      	ldr	r3, [pc, #432]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036be:	4a6b      	ldr	r2, [pc, #428]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	6713      	str	r3, [r2, #112]	; 0x70
 80036c6:	e00b      	b.n	80036e0 <HAL_RCC_OscConfig+0x5e0>
 80036c8:	4b68      	ldr	r3, [pc, #416]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036cc:	4a67      	ldr	r2, [pc, #412]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036ce:	f023 0301 	bic.w	r3, r3, #1
 80036d2:	6713      	str	r3, [r2, #112]	; 0x70
 80036d4:	4b65      	ldr	r3, [pc, #404]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d8:	4a64      	ldr	r2, [pc, #400]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80036da:	f023 0304 	bic.w	r3, r3, #4
 80036de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d015      	beq.n	8003714 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fd fecc 	bl	8001484 <HAL_GetTick>
 80036ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036ee:	e00a      	b.n	8003706 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036f0:	f7fd fec8 	bl	8001484 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e123      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003706:	4b59      	ldr	r3, [pc, #356]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0ee      	beq.n	80036f0 <HAL_RCC_OscConfig+0x5f0>
 8003712:	e014      	b.n	800373e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003714:	f7fd feb6 	bl	8001484 <HAL_GetTick>
 8003718:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800371a:	e00a      	b.n	8003732 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800371c:	f7fd feb2 	bl	8001484 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	f241 3288 	movw	r2, #5000	; 0x1388
 800372a:	4293      	cmp	r3, r2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e10d      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003732:	4b4e      	ldr	r3, [pc, #312]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1ee      	bne.n	800371c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 8102 	beq.w	800394c <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003748:	4b48      	ldr	r3, [pc, #288]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003750:	2b18      	cmp	r3, #24
 8003752:	f000 80bd 	beq.w	80038d0 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375a:	2b02      	cmp	r3, #2
 800375c:	f040 809e 	bne.w	800389c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003760:	4b42      	ldr	r3, [pc, #264]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a41      	ldr	r2, [pc, #260]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003766:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800376a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fd fe8a 	bl	8001484 <HAL_GetTick>
 8003770:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003774:	f7fd fe86 	bl	8001484 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e0e3      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003786:	4b39      	ldr	r3, [pc, #228]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f0      	bne.n	8003774 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003792:	4b36      	ldr	r3, [pc, #216]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003796:	4b37      	ldr	r3, [pc, #220]	; (8003874 <HAL_RCC_OscConfig+0x774>)
 8003798:	4013      	ands	r3, r2
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80037a2:	0112      	lsls	r2, r2, #4
 80037a4:	430a      	orrs	r2, r1
 80037a6:	4931      	ldr	r1, [pc, #196]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	628b      	str	r3, [r1, #40]	; 0x28
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b0:	3b01      	subs	r3, #1
 80037b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	3b01      	subs	r3, #1
 80037bc:	025b      	lsls	r3, r3, #9
 80037be:	b29b      	uxth	r3, r3
 80037c0:	431a      	orrs	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c6:	3b01      	subs	r3, #1
 80037c8:	041b      	lsls	r3, r3, #16
 80037ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d4:	3b01      	subs	r3, #1
 80037d6:	061b      	lsls	r3, r3, #24
 80037d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80037dc:	4923      	ldr	r1, [pc, #140]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80037e2:	4b22      	ldr	r3, [pc, #136]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	4a21      	ldr	r2, [pc, #132]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80037ee:	4b1f      	ldr	r3, [pc, #124]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037f2:	4b21      	ldr	r3, [pc, #132]	; (8003878 <HAL_RCC_OscConfig+0x778>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037fa:	00d2      	lsls	r2, r2, #3
 80037fc:	491b      	ldr	r1, [pc, #108]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003802:	4b1a      	ldr	r3, [pc, #104]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003806:	f023 020c 	bic.w	r2, r3, #12
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	4917      	ldr	r1, [pc, #92]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003810:	4313      	orrs	r3, r2
 8003812:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003814:	4b15      	ldr	r3, [pc, #84]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003818:	f023 0202 	bic.w	r2, r3, #2
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003820:	4912      	ldr	r1, [pc, #72]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003822:	4313      	orrs	r3, r2
 8003824:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003826:	4b11      	ldr	r3, [pc, #68]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	4a10      	ldr	r2, [pc, #64]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800382c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003830:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003832:	4b0e      	ldr	r3, [pc, #56]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003836:	4a0d      	ldr	r2, [pc, #52]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800383c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	4a0a      	ldr	r2, [pc, #40]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003848:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	4a07      	ldr	r2, [pc, #28]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003856:	4b05      	ldr	r3, [pc, #20]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a04      	ldr	r2, [pc, #16]	; (800386c <HAL_RCC_OscConfig+0x76c>)
 800385c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fd fe0f 	bl	8001484 <HAL_GetTick>
 8003866:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003868:	e011      	b.n	800388e <HAL_RCC_OscConfig+0x78e>
 800386a:	bf00      	nop
 800386c:	58024400 	.word	0x58024400
 8003870:	58024800 	.word	0x58024800
 8003874:	fffffc0c 	.word	0xfffffc0c
 8003878:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800387c:	f7fd fe02 	bl	8001484 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e05f      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800388e:	4b32      	ldr	r3, [pc, #200]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0x77c>
 800389a:	e057      	b.n	800394c <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389c:	4b2e      	ldr	r3, [pc, #184]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a2d      	ldr	r2, [pc, #180]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 80038a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fd fdec 	bl	8001484 <HAL_GetTick>
 80038ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b0:	f7fd fde8 	bl	8001484 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e045      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038c2:	4b25      	ldr	r3, [pc, #148]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x7b0>
 80038ce:	e03d      	b.n	800394c <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80038d0:	4b21      	ldr	r3, [pc, #132]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 80038d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <HAL_RCC_OscConfig+0x858>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d031      	beq.n	8003948 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	f003 0203 	and.w	r2, r3, #3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d12a      	bne.n	8003948 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	091b      	lsrs	r3, r3, #4
 80038f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fe:	429a      	cmp	r2, r3
 8003900:	d122      	bne.n	8003948 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d11a      	bne.n	8003948 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	0a5b      	lsrs	r3, r3, #9
 8003916:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800391e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003920:	429a      	cmp	r2, r3
 8003922:	d111      	bne.n	8003948 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	0c1b      	lsrs	r3, r3, #16
 8003928:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003930:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003932:	429a      	cmp	r2, r3
 8003934:	d108      	bne.n	8003948 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	0e1b      	lsrs	r3, r3, #24
 800393a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003942:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003944:	429a      	cmp	r2, r3
 8003946:	d001      	beq.n	800394c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e000      	b.n	800394e <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3730      	adds	r7, #48	; 0x30
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	58024400 	.word	0x58024400

0800395c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e19c      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003970:	4b8a      	ldr	r3, [pc, #552]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 030f 	and.w	r3, r3, #15
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d910      	bls.n	80039a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800397e:	4b87      	ldr	r3, [pc, #540]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 020f 	bic.w	r2, r3, #15
 8003986:	4985      	ldr	r1, [pc, #532]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	4313      	orrs	r3, r2
 800398c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800398e:	4b83      	ldr	r3, [pc, #524]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 030f 	and.w	r3, r3, #15
 8003996:	683a      	ldr	r2, [r7, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	d001      	beq.n	80039a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e184      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d010      	beq.n	80039ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	4b7b      	ldr	r3, [pc, #492]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d908      	bls.n	80039ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80039bc:	4b78      	ldr	r3, [pc, #480]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	4975      	ldr	r1, [pc, #468]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d010      	beq.n	80039fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	695a      	ldr	r2, [r3, #20]
 80039de:	4b70      	ldr	r3, [pc, #448]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d908      	bls.n	80039fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039ea:	4b6d      	ldr	r3, [pc, #436]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	496a      	ldr	r1, [pc, #424]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d010      	beq.n	8003a2a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699a      	ldr	r2, [r3, #24]
 8003a0c:	4b64      	ldr	r3, [pc, #400]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d908      	bls.n	8003a2a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a18:	4b61      	ldr	r3, [pc, #388]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	495e      	ldr	r1, [pc, #376]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0320 	and.w	r3, r3, #32
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d010      	beq.n	8003a58 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	69da      	ldr	r2, [r3, #28]
 8003a3a:	4b59      	ldr	r3, [pc, #356]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d908      	bls.n	8003a58 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003a46:	4b56      	ldr	r3, [pc, #344]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	4953      	ldr	r1, [pc, #332]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d010      	beq.n	8003a86 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68da      	ldr	r2, [r3, #12]
 8003a68:	4b4d      	ldr	r3, [pc, #308]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	f003 030f 	and.w	r3, r3, #15
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d908      	bls.n	8003a86 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a74:	4b4a      	ldr	r3, [pc, #296]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	f023 020f 	bic.w	r2, r3, #15
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	4947      	ldr	r1, [pc, #284]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d055      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003a92:	4b43      	ldr	r3, [pc, #268]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	4940      	ldr	r1, [pc, #256]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d107      	bne.n	8003abc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003aac:	4b3c      	ldr	r3, [pc, #240]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d121      	bne.n	8003afc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0f6      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d107      	bne.n	8003ad4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ac4:	4b36      	ldr	r3, [pc, #216]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d115      	bne.n	8003afc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e0ea      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d107      	bne.n	8003aec <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003adc:	4b30      	ldr	r3, [pc, #192]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d109      	bne.n	8003afc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0de      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003aec:	4b2c      	ldr	r3, [pc, #176]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e0d6      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003afc:	4b28      	ldr	r3, [pc, #160]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	f023 0207 	bic.w	r2, r3, #7
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	4925      	ldr	r1, [pc, #148]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0e:	f7fd fcb9 	bl	8001484 <HAL_GetTick>
 8003b12:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b14:	e00a      	b.n	8003b2c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b16:	f7fd fcb5 	bl	8001484 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e0be      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d1eb      	bne.n	8003b16 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d010      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	4b14      	ldr	r3, [pc, #80]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d208      	bcs.n	8003b6c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b5a:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	f023 020f 	bic.w	r2, r3, #15
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	490e      	ldr	r1, [pc, #56]	; (8003ba0 <HAL_RCC_ClockConfig+0x244>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 030f 	and.w	r3, r3, #15
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d214      	bcs.n	8003ba4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b7a:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f023 020f 	bic.w	r2, r3, #15
 8003b82:	4906      	ldr	r1, [pc, #24]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <HAL_RCC_ClockConfig+0x240>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d005      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e086      	b.n	8003caa <HAL_RCC_ClockConfig+0x34e>
 8003b9c:	52002000 	.word	0x52002000
 8003ba0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0304 	and.w	r3, r3, #4
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d010      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	4b3f      	ldr	r3, [pc, #252]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d208      	bcs.n	8003bd2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003bc0:	4b3c      	ldr	r3, [pc, #240]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	4939      	ldr	r1, [pc, #228]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0308 	and.w	r3, r3, #8
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d010      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695a      	ldr	r2, [r3, #20]
 8003be2:	4b34      	ldr	r3, [pc, #208]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d208      	bcs.n	8003c00 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003bee:	4b31      	ldr	r3, [pc, #196]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	492e      	ldr	r1, [pc, #184]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d010      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699a      	ldr	r2, [r3, #24]
 8003c10:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d208      	bcs.n	8003c2e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c1c:	4b25      	ldr	r3, [pc, #148]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	4922      	ldr	r1, [pc, #136]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d010      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69da      	ldr	r2, [r3, #28]
 8003c3e:	4b1d      	ldr	r3, [pc, #116]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d208      	bcs.n	8003c5c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003c4a:	4b1a      	ldr	r3, [pc, #104]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	4917      	ldr	r1, [pc, #92]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c5c:	f000 f834 	bl	8003cc8 <HAL_RCC_GetSysClockFreq>
 8003c60:	4602      	mov	r2, r0
 8003c62:	4b14      	ldr	r3, [pc, #80]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	0a1b      	lsrs	r3, r3, #8
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	4912      	ldr	r1, [pc, #72]	; (8003cb8 <HAL_RCC_ClockConfig+0x35c>)
 8003c6e:	5ccb      	ldrb	r3, [r1, r3]
 8003c70:	f003 031f 	and.w	r3, r3, #31
 8003c74:	fa22 f303 	lsr.w	r3, r2, r3
 8003c78:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c7a:	4b0e      	ldr	r3, [pc, #56]	; (8003cb4 <HAL_RCC_ClockConfig+0x358>)
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	f003 030f 	and.w	r3, r3, #15
 8003c82:	4a0d      	ldr	r2, [pc, #52]	; (8003cb8 <HAL_RCC_ClockConfig+0x35c>)
 8003c84:	5cd3      	ldrb	r3, [r2, r3]
 8003c86:	f003 031f 	and.w	r3, r3, #31
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c90:	4a0a      	ldr	r2, [pc, #40]	; (8003cbc <HAL_RCC_ClockConfig+0x360>)
 8003c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003c94:	4a0a      	ldr	r2, [pc, #40]	; (8003cc0 <HAL_RCC_ClockConfig+0x364>)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <HAL_RCC_ClockConfig+0x368>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fd fba6 	bl	80013f0 <HAL_InitTick>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3718      	adds	r7, #24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	58024400 	.word	0x58024400
 8003cb8:	080078f0 	.word	0x080078f0
 8003cbc:	24000004 	.word	0x24000004
 8003cc0:	24000000 	.word	0x24000000
 8003cc4:	24000008 	.word	0x24000008

08003cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b089      	sub	sp, #36	; 0x24
 8003ccc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cce:	4bb3      	ldr	r3, [pc, #716]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cd6:	2b18      	cmp	r3, #24
 8003cd8:	f200 8155 	bhi.w	8003f86 <HAL_RCC_GetSysClockFreq+0x2be>
 8003cdc:	a201      	add	r2, pc, #4	; (adr r2, 8003ce4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003d49 	.word	0x08003d49
 8003ce8:	08003f87 	.word	0x08003f87
 8003cec:	08003f87 	.word	0x08003f87
 8003cf0:	08003f87 	.word	0x08003f87
 8003cf4:	08003f87 	.word	0x08003f87
 8003cf8:	08003f87 	.word	0x08003f87
 8003cfc:	08003f87 	.word	0x08003f87
 8003d00:	08003f87 	.word	0x08003f87
 8003d04:	08003d6f 	.word	0x08003d6f
 8003d08:	08003f87 	.word	0x08003f87
 8003d0c:	08003f87 	.word	0x08003f87
 8003d10:	08003f87 	.word	0x08003f87
 8003d14:	08003f87 	.word	0x08003f87
 8003d18:	08003f87 	.word	0x08003f87
 8003d1c:	08003f87 	.word	0x08003f87
 8003d20:	08003f87 	.word	0x08003f87
 8003d24:	08003d75 	.word	0x08003d75
 8003d28:	08003f87 	.word	0x08003f87
 8003d2c:	08003f87 	.word	0x08003f87
 8003d30:	08003f87 	.word	0x08003f87
 8003d34:	08003f87 	.word	0x08003f87
 8003d38:	08003f87 	.word	0x08003f87
 8003d3c:	08003f87 	.word	0x08003f87
 8003d40:	08003f87 	.word	0x08003f87
 8003d44:	08003d7b 	.word	0x08003d7b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d48:	4b94      	ldr	r3, [pc, #592]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d009      	beq.n	8003d68 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003d54:	4b91      	ldr	r3, [pc, #580]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	08db      	lsrs	r3, r3, #3
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	4a90      	ldr	r2, [pc, #576]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d60:	fa22 f303 	lsr.w	r3, r2, r3
 8003d64:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003d66:	e111      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003d68:	4b8d      	ldr	r3, [pc, #564]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d6a:	61bb      	str	r3, [r7, #24]
    break;
 8003d6c:	e10e      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003d6e:	4b8d      	ldr	r3, [pc, #564]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d70:	61bb      	str	r3, [r7, #24]
    break;
 8003d72:	e10b      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003d74:	4b8c      	ldr	r3, [pc, #560]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003d76:	61bb      	str	r3, [r7, #24]
    break;
 8003d78:	e108      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d7a:	4b88      	ldr	r3, [pc, #544]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003d84:	4b85      	ldr	r3, [pc, #532]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d8e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003d90:	4b82      	ldr	r3, [pc, #520]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003d9a:	4b80      	ldr	r3, [pc, #512]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9e:	08db      	lsrs	r3, r3, #3
 8003da0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	fb02 f303 	mul.w	r3, r2, r3
 8003daa:	ee07 3a90 	vmov	s15, r3
 8003dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003db2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80e1 	beq.w	8003f80 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	f000 8083 	beq.w	8003ecc <HAL_RCC_GetSysClockFreq+0x204>
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	f200 80a1 	bhi.w	8003f10 <HAL_RCC_GetSysClockFreq+0x248>
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_RCC_GetSysClockFreq+0x114>
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d056      	beq.n	8003e88 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003dda:	e099      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0320 	and.w	r3, r3, #32
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d02d      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003de8:	4b6c      	ldr	r3, [pc, #432]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	08db      	lsrs	r3, r3, #3
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	4a6b      	ldr	r2, [pc, #428]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003df4:	fa22 f303 	lsr.w	r3, r2, r3
 8003df8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	ee07 3a90 	vmov	s15, r3
 8003e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e12:	4b62      	ldr	r3, [pc, #392]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e1a:	ee07 3a90 	vmov	s15, r3
 8003e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e26:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003fac <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003e42:	e087      	b.n	8003f54 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	ee07 3a90 	vmov	s15, r3
 8003e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e4e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003fb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e56:	4b51      	ldr	r3, [pc, #324]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5e:	ee07 3a90 	vmov	s15, r3
 8003e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e6a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003fac <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e86:	e065      	b.n	8003f54 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e92:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003fb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e9a:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea2:	ee07 3a90 	vmov	s15, r3
 8003ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003eae:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003fac <HAL_RCC_GetSysClockFreq+0x2e4>
 8003eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ec6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003eca:	e043      	b.n	8003f54 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	ee07 3a90 	vmov	s15, r3
 8003ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003fb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ede:	4b2f      	ldr	r3, [pc, #188]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee6:	ee07 3a90 	vmov	s15, r3
 8003eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eee:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ef2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003fac <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003efe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f0e:	e021      	b.n	8003f54 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	ee07 3a90 	vmov	s15, r3
 8003f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003fb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f22:	4b1e      	ldr	r3, [pc, #120]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f2a:	ee07 3a90 	vmov	s15, r3
 8003f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f32:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f36:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003fac <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f52:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f58:	0a5b      	lsrs	r3, r3, #9
 8003f5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f5e:	3301      	adds	r3, #1
 8003f60:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	ee07 3a90 	vmov	s15, r3
 8003f68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f78:	ee17 3a90 	vmov	r3, s15
 8003f7c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003f7e:	e005      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003f80:	2300      	movs	r3, #0
 8003f82:	61bb      	str	r3, [r7, #24]
    break;
 8003f84:	e002      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003f86:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f88:	61bb      	str	r3, [r7, #24]
    break;
 8003f8a:	bf00      	nop
  }

  return sysclockfreq;
 8003f8c:	69bb      	ldr	r3, [r7, #24]
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3724      	adds	r7, #36	; 0x24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	58024400 	.word	0x58024400
 8003fa0:	03d09000 	.word	0x03d09000
 8003fa4:	003d0900 	.word	0x003d0900
 8003fa8:	007a1200 	.word	0x007a1200
 8003fac:	46000000 	.word	0x46000000
 8003fb0:	4c742400 	.word	0x4c742400
 8003fb4:	4a742400 	.word	0x4a742400
 8003fb8:	4af42400 	.word	0x4af42400

08003fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003fc2:	f7ff fe81 	bl	8003cc8 <HAL_RCC_GetSysClockFreq>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	4b10      	ldr	r3, [pc, #64]	; (800400c <HAL_RCC_GetHCLKFreq+0x50>)
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	0a1b      	lsrs	r3, r3, #8
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	490f      	ldr	r1, [pc, #60]	; (8004010 <HAL_RCC_GetHCLKFreq+0x54>)
 8003fd4:	5ccb      	ldrb	r3, [r1, r3]
 8003fd6:	f003 031f 	and.w	r3, r3, #31
 8003fda:	fa22 f303 	lsr.w	r3, r2, r3
 8003fde:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	; (800400c <HAL_RCC_GetHCLKFreq+0x50>)
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	f003 030f 	and.w	r3, r3, #15
 8003fe8:	4a09      	ldr	r2, [pc, #36]	; (8004010 <HAL_RCC_GetHCLKFreq+0x54>)
 8003fea:	5cd3      	ldrb	r3, [r2, r3]
 8003fec:	f003 031f 	and.w	r3, r3, #31
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff6:	4a07      	ldr	r2, [pc, #28]	; (8004014 <HAL_RCC_GetHCLKFreq+0x58>)
 8003ff8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ffa:	4a07      	ldr	r2, [pc, #28]	; (8004018 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004000:	4b04      	ldr	r3, [pc, #16]	; (8004014 <HAL_RCC_GetHCLKFreq+0x58>)
 8004002:	681b      	ldr	r3, [r3, #0]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	58024400 	.word	0x58024400
 8004010:	080078f0 	.word	0x080078f0
 8004014:	24000004 	.word	0x24000004
 8004018:	24000000 	.word	0x24000000

0800401c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004020:	f7ff ffcc 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8004024:	4602      	mov	r2, r0
 8004026:	4b06      	ldr	r3, [pc, #24]	; (8004040 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	091b      	lsrs	r3, r3, #4
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	4904      	ldr	r1, [pc, #16]	; (8004044 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004032:	5ccb      	ldrb	r3, [r1, r3]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	58024400 	.word	0x58024400
 8004044:	080078f0 	.word	0x080078f0

08004048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800404c:	f7ff ffb6 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8004050:	4602      	mov	r2, r0
 8004052:	4b06      	ldr	r3, [pc, #24]	; (800406c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	0a1b      	lsrs	r3, r3, #8
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	4904      	ldr	r1, [pc, #16]	; (8004070 <HAL_RCC_GetPCLK2Freq+0x28>)
 800405e:	5ccb      	ldrb	r3, [r1, r3]
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004068:	4618      	mov	r0, r3
 800406a:	bd80      	pop	{r7, pc}
 800406c:	58024400 	.word	0x58024400
 8004070:	080078f0 	.word	0x080078f0

08004074 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800407c:	2300      	movs	r3, #0
 800407e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004080:	2300      	movs	r3, #0
 8004082:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d03f      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004094:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004098:	d02a      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800409a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800409e:	d824      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040a4:	d018      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040aa:	d81e      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80040b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040b4:	d007      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80040b6:	e018      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040b8:	4ba3      	ldr	r3, [pc, #652]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	4aa2      	ldr	r2, [pc, #648]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80040be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80040c4:	e015      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3304      	adds	r3, #4
 80040ca:	2102      	movs	r1, #2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f001 f9d5 	bl	800547c <RCCEx_PLL2_Config>
 80040d2:	4603      	mov	r3, r0
 80040d4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80040d6:	e00c      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3324      	adds	r3, #36	; 0x24
 80040dc:	2102      	movs	r1, #2
 80040de:	4618      	mov	r0, r3
 80040e0:	f001 fa7e 	bl	80055e0 <RCCEx_PLL3_Config>
 80040e4:	4603      	mov	r3, r0
 80040e6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80040e8:	e003      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	75fb      	strb	r3, [r7, #23]
      break;
 80040ee:	e000      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80040f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040f2:	7dfb      	ldrb	r3, [r7, #23]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d109      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80040f8:	4b93      	ldr	r3, [pc, #588]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80040fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004104:	4990      	ldr	r1, [pc, #576]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004106:	4313      	orrs	r3, r2
 8004108:	650b      	str	r3, [r1, #80]	; 0x50
 800410a:	e001      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800410c:	7dfb      	ldrb	r3, [r7, #23]
 800410e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004118:	2b00      	cmp	r3, #0
 800411a:	d03d      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004120:	2b04      	cmp	r3, #4
 8004122:	d826      	bhi.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004124:	a201      	add	r2, pc, #4	; (adr r2, 800412c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8004126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800412a:	bf00      	nop
 800412c:	08004141 	.word	0x08004141
 8004130:	0800414f 	.word	0x0800414f
 8004134:	08004161 	.word	0x08004161
 8004138:	08004179 	.word	0x08004179
 800413c:	08004179 	.word	0x08004179
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004140:	4b81      	ldr	r3, [pc, #516]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	4a80      	ldr	r2, [pc, #512]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004146:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800414a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800414c:	e015      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3304      	adds	r3, #4
 8004152:	2100      	movs	r1, #0
 8004154:	4618      	mov	r0, r3
 8004156:	f001 f991 	bl	800547c <RCCEx_PLL2_Config>
 800415a:	4603      	mov	r3, r0
 800415c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800415e:	e00c      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	3324      	adds	r3, #36	; 0x24
 8004164:	2100      	movs	r1, #0
 8004166:	4618      	mov	r0, r3
 8004168:	f001 fa3a 	bl	80055e0 <RCCEx_PLL3_Config>
 800416c:	4603      	mov	r3, r0
 800416e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004170:	e003      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	75fb      	strb	r3, [r7, #23]
      break;
 8004176:	e000      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004178:	bf00      	nop
    }

    if(ret == HAL_OK)
 800417a:	7dfb      	ldrb	r3, [r7, #23]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d109      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004180:	4b71      	ldr	r3, [pc, #452]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004184:	f023 0207 	bic.w	r2, r3, #7
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418c:	496e      	ldr	r1, [pc, #440]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	650b      	str	r3, [r1, #80]	; 0x50
 8004192:	e001      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004194:	7dfb      	ldrb	r3, [r7, #23]
 8004196:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d042      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ac:	d02b      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80041ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b2:	d825      	bhi.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80041b4:	2bc0      	cmp	r3, #192	; 0xc0
 80041b6:	d028      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80041b8:	2bc0      	cmp	r3, #192	; 0xc0
 80041ba:	d821      	bhi.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80041bc:	2b80      	cmp	r3, #128	; 0x80
 80041be:	d016      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80041c0:	2b80      	cmp	r3, #128	; 0x80
 80041c2:	d81d      	bhi.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80041c8:	2b40      	cmp	r3, #64	; 0x40
 80041ca:	d007      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80041cc:	e018      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041ce:	4b5e      	ldr	r3, [pc, #376]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80041d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d2:	4a5d      	ldr	r2, [pc, #372]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80041d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041d8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80041da:	e017      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3304      	adds	r3, #4
 80041e0:	2100      	movs	r1, #0
 80041e2:	4618      	mov	r0, r3
 80041e4:	f001 f94a 	bl	800547c <RCCEx_PLL2_Config>
 80041e8:	4603      	mov	r3, r0
 80041ea:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80041ec:	e00e      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3324      	adds	r3, #36	; 0x24
 80041f2:	2100      	movs	r1, #0
 80041f4:	4618      	mov	r0, r3
 80041f6:	f001 f9f3 	bl	80055e0 <RCCEx_PLL3_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80041fe:	e005      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	75fb      	strb	r3, [r7, #23]
      break;
 8004204:	e002      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004206:	bf00      	nop
 8004208:	e000      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800420a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800420c:	7dfb      	ldrb	r3, [r7, #23]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004212:	4b4d      	ldr	r3, [pc, #308]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004216:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800421e:	494a      	ldr	r1, [pc, #296]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004220:	4313      	orrs	r3, r2
 8004222:	650b      	str	r3, [r1, #80]	; 0x50
 8004224:	e001      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004226:	7dfb      	ldrb	r3, [r7, #23]
 8004228:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004232:	2b00      	cmp	r3, #0
 8004234:	d049      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800423c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004240:	d030      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004242:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004246:	d82a      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004248:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800424c:	d02c      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800424e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004252:	d824      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004254:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004258:	d018      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800425a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800425e:	d81e      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004268:	d007      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800426a:	e018      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800426c:	4b36      	ldr	r3, [pc, #216]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	4a35      	ldr	r2, [pc, #212]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004272:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004276:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004278:	e017      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	3304      	adds	r3, #4
 800427e:	2100      	movs	r1, #0
 8004280:	4618      	mov	r0, r3
 8004282:	f001 f8fb 	bl	800547c <RCCEx_PLL2_Config>
 8004286:	4603      	mov	r3, r0
 8004288:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800428a:	e00e      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3324      	adds	r3, #36	; 0x24
 8004290:	2100      	movs	r1, #0
 8004292:	4618      	mov	r0, r3
 8004294:	f001 f9a4 	bl	80055e0 <RCCEx_PLL3_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800429c:	e005      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	75fb      	strb	r3, [r7, #23]
      break;
 80042a2:	e002      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80042a4:	bf00      	nop
 80042a6:	e000      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80042a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042aa:	7dfb      	ldrb	r3, [r7, #23]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10a      	bne.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80042b0:	4b25      	ldr	r3, [pc, #148]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80042b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80042be:	4922      	ldr	r1, [pc, #136]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	658b      	str	r3, [r1, #88]	; 0x58
 80042c4:	e001      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c6:	7dfb      	ldrb	r3, [r7, #23]
 80042c8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d04b      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80042dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042e0:	d030      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80042e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042e6:	d82a      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80042e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80042ec:	d02e      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80042ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80042f2:	d824      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80042f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80042f8:	d018      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80042fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80042fe:	d81e      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004308:	d007      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800430a:	e018      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800430c:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004310:	4a0d      	ldr	r2, [pc, #52]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004312:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004316:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004318:	e019      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3304      	adds	r3, #4
 800431e:	2100      	movs	r1, #0
 8004320:	4618      	mov	r0, r3
 8004322:	f001 f8ab 	bl	800547c <RCCEx_PLL2_Config>
 8004326:	4603      	mov	r3, r0
 8004328:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800432a:	e010      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	3324      	adds	r3, #36	; 0x24
 8004330:	2100      	movs	r1, #0
 8004332:	4618      	mov	r0, r3
 8004334:	f001 f954 	bl	80055e0 <RCCEx_PLL3_Config>
 8004338:	4603      	mov	r3, r0
 800433a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800433c:	e007      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	75fb      	strb	r3, [r7, #23]
      break;
 8004342:	e004      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8004344:	bf00      	nop
 8004346:	e002      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004348:	58024400 	.word	0x58024400
      break;
 800434c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800434e:	7dfb      	ldrb	r3, [r7, #23]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10a      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004354:	4b99      	ldr	r3, [pc, #612]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004358:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004362:	4996      	ldr	r1, [pc, #600]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004364:	4313      	orrs	r3, r2
 8004366:	658b      	str	r3, [r1, #88]	; 0x58
 8004368:	e001      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436a:	7dfb      	ldrb	r3, [r7, #23]
 800436c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d032      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800437e:	2b30      	cmp	r3, #48	; 0x30
 8004380:	d01c      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x348>
 8004382:	2b30      	cmp	r3, #48	; 0x30
 8004384:	d817      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004386:	2b20      	cmp	r3, #32
 8004388:	d00c      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800438a:	2b20      	cmp	r3, #32
 800438c:	d813      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800438e:	2b00      	cmp	r3, #0
 8004390:	d016      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004392:	2b10      	cmp	r3, #16
 8004394:	d10f      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004396:	4b89      	ldr	r3, [pc, #548]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439a:	4a88      	ldr	r2, [pc, #544]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800439c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80043a2:	e00e      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3304      	adds	r3, #4
 80043a8:	2102      	movs	r1, #2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f001 f866 	bl	800547c <RCCEx_PLL2_Config>
 80043b0:	4603      	mov	r3, r0
 80043b2:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80043b4:	e005      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	75fb      	strb	r3, [r7, #23]
      break;
 80043ba:	e002      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80043bc:	bf00      	nop
 80043be:	e000      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80043c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043c2:	7dfb      	ldrb	r3, [r7, #23]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d109      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80043c8:	4b7c      	ldr	r3, [pc, #496]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80043ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d4:	4979      	ldr	r1, [pc, #484]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80043da:	e001      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043dc:	7dfb      	ldrb	r3, [r7, #23]
 80043de:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d047      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043f4:	d030      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80043f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043fa:	d82a      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80043fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004400:	d02c      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004402:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004406:	d824      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800440c:	d018      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800440e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004412:	d81e      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8004418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800441c:	d007      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800441e:	e018      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004420:	4b66      	ldr	r3, [pc, #408]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004424:	4a65      	ldr	r2, [pc, #404]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004426:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800442a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800442c:	e017      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	3304      	adds	r3, #4
 8004432:	2100      	movs	r1, #0
 8004434:	4618      	mov	r0, r3
 8004436:	f001 f821 	bl	800547c <RCCEx_PLL2_Config>
 800443a:	4603      	mov	r3, r0
 800443c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800443e:	e00e      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3324      	adds	r3, #36	; 0x24
 8004444:	2100      	movs	r1, #0
 8004446:	4618      	mov	r0, r3
 8004448:	f001 f8ca 	bl	80055e0 <RCCEx_PLL3_Config>
 800444c:	4603      	mov	r3, r0
 800444e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004450:	e005      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	75fb      	strb	r3, [r7, #23]
      break;
 8004456:	e002      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004458:	bf00      	nop
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800445c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800445e:	7dfb      	ldrb	r3, [r7, #23]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d109      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004464:	4b55      	ldr	r3, [pc, #340]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004468:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004470:	4952      	ldr	r1, [pc, #328]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004472:	4313      	orrs	r3, r2
 8004474:	650b      	str	r3, [r1, #80]	; 0x50
 8004476:	e001      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004478:	7dfb      	ldrb	r3, [r7, #23]
 800447a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d049      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800448c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004490:	d02e      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004492:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004496:	d828      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004498:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800449c:	d02a      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800449e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044a2:	d822      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 80044a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044a8:	d026      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80044aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044ae:	d81c      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 80044b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044b4:	d010      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80044b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044ba:	d816      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d01d      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x488>
 80044c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044c4:	d111      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3304      	adds	r3, #4
 80044ca:	2101      	movs	r1, #1
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 ffd5 	bl	800547c <RCCEx_PLL2_Config>
 80044d2:	4603      	mov	r3, r0
 80044d4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80044d6:	e012      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3324      	adds	r3, #36	; 0x24
 80044dc:	2101      	movs	r1, #1
 80044de:	4618      	mov	r0, r3
 80044e0:	f001 f87e 	bl	80055e0 <RCCEx_PLL3_Config>
 80044e4:	4603      	mov	r3, r0
 80044e6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80044e8:	e009      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	75fb      	strb	r3, [r7, #23]
      break;
 80044ee:	e006      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80044f0:	bf00      	nop
 80044f2:	e004      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80044f4:	bf00      	nop
 80044f6:	e002      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80044f8:	bf00      	nop
 80044fa:	e000      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80044fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d109      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004504:	4b2d      	ldr	r3, [pc, #180]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004508:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004510:	492a      	ldr	r1, [pc, #168]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004512:	4313      	orrs	r3, r2
 8004514:	650b      	str	r3, [r1, #80]	; 0x50
 8004516:	e001      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004518:	7dfb      	ldrb	r3, [r7, #23]
 800451a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d04d      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800452e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004532:	d02e      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8004534:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004538:	d828      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800453a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800453e:	d02a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8004540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004544:	d822      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004546:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800454a:	d026      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x526>
 800454c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004550:	d81c      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004552:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004556:	d010      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004558:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800455c:	d816      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d01d      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004562:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004566:	d111      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3304      	adds	r3, #4
 800456c:	2101      	movs	r1, #1
 800456e:	4618      	mov	r0, r3
 8004570:	f000 ff84 	bl	800547c <RCCEx_PLL2_Config>
 8004574:	4603      	mov	r3, r0
 8004576:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004578:	e012      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	3324      	adds	r3, #36	; 0x24
 800457e:	2101      	movs	r1, #1
 8004580:	4618      	mov	r0, r3
 8004582:	f001 f82d 	bl	80055e0 <RCCEx_PLL3_Config>
 8004586:	4603      	mov	r3, r0
 8004588:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800458a:	e009      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	75fb      	strb	r3, [r7, #23]
      break;
 8004590:	e006      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004592:	bf00      	nop
 8004594:	e004      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004596:	bf00      	nop
 8004598:	e002      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800459a:	bf00      	nop
 800459c:	e000      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800459e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045a0:	7dfb      	ldrb	r3, [r7, #23]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80045a6:	4b05      	ldr	r3, [pc, #20]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80045a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045aa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80045b4:	4901      	ldr	r1, [pc, #4]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	658b      	str	r3, [r1, #88]	; 0x58
 80045ba:	e003      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80045bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c0:	7dfb      	ldrb	r3, [r7, #23]
 80045c2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d02f      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045d8:	d00e      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80045da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045de:	d814      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x596>
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d015      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80045e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045e8:	d10f      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ea:	4baf      	ldr	r3, [pc, #700]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ee:	4aae      	ldr	r2, [pc, #696]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80045f6:	e00c      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3304      	adds	r3, #4
 80045fc:	2101      	movs	r1, #1
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 ff3c 	bl	800547c <RCCEx_PLL2_Config>
 8004604:	4603      	mov	r3, r0
 8004606:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004608:	e003      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
      break;
 800460e:	e000      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8004610:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004612:	7dfb      	ldrb	r3, [r7, #23]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d109      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004618:	4ba3      	ldr	r3, [pc, #652]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800461a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800461c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004624:	49a0      	ldr	r1, [pc, #640]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004626:	4313      	orrs	r3, r2
 8004628:	650b      	str	r3, [r1, #80]	; 0x50
 800462a:	e001      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d032      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004640:	2b03      	cmp	r3, #3
 8004642:	d81b      	bhi.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004644:	a201      	add	r2, pc, #4	; (adr r2, 800464c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8004646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464a:	bf00      	nop
 800464c:	08004683 	.word	0x08004683
 8004650:	0800465d 	.word	0x0800465d
 8004654:	0800466b 	.word	0x0800466b
 8004658:	08004683 	.word	0x08004683
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800465c:	4b92      	ldr	r3, [pc, #584]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	4a91      	ldr	r2, [pc, #580]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004666:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004668:	e00c      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3304      	adds	r3, #4
 800466e:	2102      	movs	r1, #2
 8004670:	4618      	mov	r0, r3
 8004672:	f000 ff03 	bl	800547c <RCCEx_PLL2_Config>
 8004676:	4603      	mov	r3, r0
 8004678:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800467a:	e003      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	75fb      	strb	r3, [r7, #23]
      break;
 8004680:	e000      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8004682:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d109      	bne.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800468a:	4b87      	ldr	r3, [pc, #540]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800468c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800468e:	f023 0203 	bic.w	r2, r3, #3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004696:	4984      	ldr	r1, [pc, #528]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004698:	4313      	orrs	r3, r2
 800469a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800469c:	e001      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800469e:	7dfb      	ldrb	r3, [r7, #23]
 80046a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	f000 8086 	beq.w	80047bc <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046b0:	4b7e      	ldr	r3, [pc, #504]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a7d      	ldr	r2, [pc, #500]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80046b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046bc:	f7fc fee2 	bl	8001484 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046c2:	e009      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046c4:	f7fc fede 	bl	8001484 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b64      	cmp	r3, #100	; 0x64
 80046d0:	d902      	bls.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	75fb      	strb	r3, [r7, #23]
        break;
 80046d6:	e005      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046d8:	4b74      	ldr	r3, [pc, #464]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0ef      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80046e4:	7dfb      	ldrb	r3, [r7, #23]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d166      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80046ea:	4b6f      	ldr	r3, [pc, #444]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80046ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80046f4:	4053      	eors	r3, r2
 80046f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d013      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046fe:	4b6a      	ldr	r3, [pc, #424]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004706:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004708:	4b67      	ldr	r3, [pc, #412]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800470a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800470c:	4a66      	ldr	r2, [pc, #408]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800470e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004712:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004714:	4b64      	ldr	r3, [pc, #400]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004718:	4a63      	ldr	r2, [pc, #396]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800471a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800471e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004720:	4a61      	ldr	r2, [pc, #388]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800472c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004730:	d115      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004732:	f7fc fea7 	bl	8001484 <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004738:	e00b      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473a:	f7fc fea3 	bl	8001484 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	f241 3288 	movw	r2, #5000	; 0x1388
 8004748:	4293      	cmp	r3, r2
 800474a:	d902      	bls.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	75fb      	strb	r3, [r7, #23]
            break;
 8004750:	e005      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004752:	4b55      	ldr	r3, [pc, #340]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0ed      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800475e:	7dfb      	ldrb	r3, [r7, #23]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d126      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800476a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800476e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004772:	d10d      	bne.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8004774:	4b4c      	ldr	r3, [pc, #304]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004782:	0919      	lsrs	r1, r3, #4
 8004784:	4b4a      	ldr	r3, [pc, #296]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8004786:	400b      	ands	r3, r1
 8004788:	4947      	ldr	r1, [pc, #284]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800478a:	4313      	orrs	r3, r2
 800478c:	610b      	str	r3, [r1, #16]
 800478e:	e005      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8004790:	4b45      	ldr	r3, [pc, #276]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	4a44      	ldr	r2, [pc, #272]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004796:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800479a:	6113      	str	r3, [r2, #16]
 800479c:	4b42      	ldr	r3, [pc, #264]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800479e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80047a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047aa:	493f      	ldr	r1, [pc, #252]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	670b      	str	r3, [r1, #112]	; 0x70
 80047b0:	e004      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
 80047b4:	75bb      	strb	r3, [r7, #22]
 80047b6:	e001      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b8:	7dfb      	ldrb	r3, [r7, #23]
 80047ba:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 8085 	beq.w	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047ce:	2b28      	cmp	r3, #40	; 0x28
 80047d0:	d866      	bhi.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80047d2:	a201      	add	r2, pc, #4	; (adr r2, 80047d8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80047d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d8:	080048b5 	.word	0x080048b5
 80047dc:	080048a1 	.word	0x080048a1
 80047e0:	080048a1 	.word	0x080048a1
 80047e4:	080048a1 	.word	0x080048a1
 80047e8:	080048a1 	.word	0x080048a1
 80047ec:	080048a1 	.word	0x080048a1
 80047f0:	080048a1 	.word	0x080048a1
 80047f4:	080048a1 	.word	0x080048a1
 80047f8:	0800487d 	.word	0x0800487d
 80047fc:	080048a1 	.word	0x080048a1
 8004800:	080048a1 	.word	0x080048a1
 8004804:	080048a1 	.word	0x080048a1
 8004808:	080048a1 	.word	0x080048a1
 800480c:	080048a1 	.word	0x080048a1
 8004810:	080048a1 	.word	0x080048a1
 8004814:	080048a1 	.word	0x080048a1
 8004818:	0800488f 	.word	0x0800488f
 800481c:	080048a1 	.word	0x080048a1
 8004820:	080048a1 	.word	0x080048a1
 8004824:	080048a1 	.word	0x080048a1
 8004828:	080048a1 	.word	0x080048a1
 800482c:	080048a1 	.word	0x080048a1
 8004830:	080048a1 	.word	0x080048a1
 8004834:	080048a1 	.word	0x080048a1
 8004838:	080048b5 	.word	0x080048b5
 800483c:	080048a1 	.word	0x080048a1
 8004840:	080048a1 	.word	0x080048a1
 8004844:	080048a1 	.word	0x080048a1
 8004848:	080048a1 	.word	0x080048a1
 800484c:	080048a1 	.word	0x080048a1
 8004850:	080048a1 	.word	0x080048a1
 8004854:	080048a1 	.word	0x080048a1
 8004858:	080048b5 	.word	0x080048b5
 800485c:	080048a1 	.word	0x080048a1
 8004860:	080048a1 	.word	0x080048a1
 8004864:	080048a1 	.word	0x080048a1
 8004868:	080048a1 	.word	0x080048a1
 800486c:	080048a1 	.word	0x080048a1
 8004870:	080048a1 	.word	0x080048a1
 8004874:	080048a1 	.word	0x080048a1
 8004878:	080048b5 	.word	0x080048b5
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	3304      	adds	r3, #4
 8004880:	2101      	movs	r1, #1
 8004882:	4618      	mov	r0, r3
 8004884:	f000 fdfa 	bl	800547c <RCCEx_PLL2_Config>
 8004888:	4603      	mov	r3, r0
 800488a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800488c:	e013      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3324      	adds	r3, #36	; 0x24
 8004892:	2101      	movs	r1, #1
 8004894:	4618      	mov	r0, r3
 8004896:	f000 fea3 	bl	80055e0 <RCCEx_PLL3_Config>
 800489a:	4603      	mov	r3, r0
 800489c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800489e:	e00a      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	75fb      	strb	r3, [r7, #23]
      break;
 80048a4:	e007      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80048a6:	bf00      	nop
 80048a8:	58024400 	.word	0x58024400
 80048ac:	58024800 	.word	0x58024800
 80048b0:	00ffffcf 	.word	0x00ffffcf
      break;
 80048b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048b6:	7dfb      	ldrb	r3, [r7, #23]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d109      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80048bc:	4b96      	ldr	r3, [pc, #600]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80048be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048c8:	4993      	ldr	r1, [pc, #588]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	654b      	str	r3, [r1, #84]	; 0x54
 80048ce:	e001      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d0:	7dfb      	ldrb	r3, [r7, #23]
 80048d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d038      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048e4:	2b05      	cmp	r3, #5
 80048e6:	d821      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80048e8:	a201      	add	r2, pc, #4	; (adr r2, 80048f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80048ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ee:	bf00      	nop
 80048f0:	08004933 	.word	0x08004933
 80048f4:	08004909 	.word	0x08004909
 80048f8:	0800491b 	.word	0x0800491b
 80048fc:	08004933 	.word	0x08004933
 8004900:	08004933 	.word	0x08004933
 8004904:	08004933 	.word	0x08004933
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3304      	adds	r3, #4
 800490c:	2101      	movs	r1, #1
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fdb4 	bl	800547c <RCCEx_PLL2_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004918:	e00c      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	3324      	adds	r3, #36	; 0x24
 800491e:	2101      	movs	r1, #1
 8004920:	4618      	mov	r0, r3
 8004922:	f000 fe5d 	bl	80055e0 <RCCEx_PLL3_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800492a:	e003      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	75fb      	strb	r3, [r7, #23]
      break;
 8004930:	e000      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8004932:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004934:	7dfb      	ldrb	r3, [r7, #23]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d109      	bne.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800493a:	4b77      	ldr	r3, [pc, #476]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800493c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493e:	f023 0207 	bic.w	r2, r3, #7
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004946:	4974      	ldr	r1, [pc, #464]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004948:	4313      	orrs	r3, r2
 800494a:	654b      	str	r3, [r1, #84]	; 0x54
 800494c:	e001      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800494e:	7dfb      	ldrb	r3, [r7, #23]
 8004950:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d03a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004964:	2b05      	cmp	r3, #5
 8004966:	d821      	bhi.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x938>
 8004968:	a201      	add	r2, pc, #4	; (adr r2, 8004970 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800496a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496e:	bf00      	nop
 8004970:	080049b3 	.word	0x080049b3
 8004974:	08004989 	.word	0x08004989
 8004978:	0800499b 	.word	0x0800499b
 800497c:	080049b3 	.word	0x080049b3
 8004980:	080049b3 	.word	0x080049b3
 8004984:	080049b3 	.word	0x080049b3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3304      	adds	r3, #4
 800498c:	2101      	movs	r1, #1
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fd74 	bl	800547c <RCCEx_PLL2_Config>
 8004994:	4603      	mov	r3, r0
 8004996:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004998:	e00c      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	3324      	adds	r3, #36	; 0x24
 800499e:	2101      	movs	r1, #1
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fe1d 	bl	80055e0 <RCCEx_PLL3_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80049aa:	e003      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	75fb      	strb	r3, [r7, #23]
      break;
 80049b0:	e000      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80049b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049b4:	7dfb      	ldrb	r3, [r7, #23]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10a      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049ba:	4b57      	ldr	r3, [pc, #348]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80049bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049be:	f023 0207 	bic.w	r2, r3, #7
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c8:	4953      	ldr	r1, [pc, #332]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	658b      	str	r3, [r1, #88]	; 0x58
 80049ce:	e001      	b.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d0:	7dfb      	ldrb	r3, [r7, #23]
 80049d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0320 	and.w	r3, r3, #32
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d04b      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049ea:	d02e      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80049ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049f0:	d828      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f6:	d02a      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80049f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049fc:	d822      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80049fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004a02:	d026      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004a04:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004a08:	d81c      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004a0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a0e:	d010      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8004a10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a14:	d816      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d01d      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8004a1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a1e:	d111      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3304      	adds	r3, #4
 8004a24:	2100      	movs	r1, #0
 8004a26:	4618      	mov	r0, r3
 8004a28:	f000 fd28 	bl	800547c <RCCEx_PLL2_Config>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004a30:	e012      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3324      	adds	r3, #36	; 0x24
 8004a36:	2102      	movs	r1, #2
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 fdd1 	bl	80055e0 <RCCEx_PLL3_Config>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004a42:	e009      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	75fb      	strb	r3, [r7, #23]
      break;
 8004a48:	e006      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004a4a:	bf00      	nop
 8004a4c:	e004      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004a4e:	bf00      	nop
 8004a50:	e002      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004a52:	bf00      	nop
 8004a54:	e000      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004a56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a58:	7dfb      	ldrb	r3, [r7, #23]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10a      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a5e:	4b2e      	ldr	r3, [pc, #184]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a62:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a6c:	492a      	ldr	r1, [pc, #168]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	654b      	str	r3, [r1, #84]	; 0x54
 8004a72:	e001      	b.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a74:	7dfb      	ldrb	r3, [r7, #23]
 8004a76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d04d      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a8a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004a8e:	d02e      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8004a90:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004a94:	d828      	bhi.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9a:	d02a      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8004a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa0:	d822      	bhi.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004aa2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004aa6:	d026      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8004aa8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004aac:	d81c      	bhi.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004aae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ab2:	d010      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8004ab4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ab8:	d816      	bhi.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d01d      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8004abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac2:	d111      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	2100      	movs	r1, #0
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fcd6 	bl	800547c <RCCEx_PLL2_Config>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004ad4:	e012      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3324      	adds	r3, #36	; 0x24
 8004ada:	2102      	movs	r1, #2
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 fd7f 	bl	80055e0 <RCCEx_PLL3_Config>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004ae6:	e009      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	75fb      	strb	r3, [r7, #23]
      break;
 8004aec:	e006      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004aee:	bf00      	nop
 8004af0:	e004      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004af2:	bf00      	nop
 8004af4:	e002      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004af6:	bf00      	nop
 8004af8:	e000      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004afa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004afc:	7dfb      	ldrb	r3, [r7, #23]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b06:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b10:	4901      	ldr	r1, [pc, #4]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	658b      	str	r3, [r1, #88]	; 0x58
 8004b16:	e003      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8004b18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1c:	7dfb      	ldrb	r3, [r7, #23]
 8004b1e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d04b      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b32:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004b36:	d02e      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004b38:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004b3c:	d828      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b42:	d02a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8004b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b48:	d822      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004b4a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004b4e:	d026      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8004b50:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004b54:	d81c      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004b56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b5a:	d010      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8004b5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b60:	d816      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d01d      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8004b66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b6a:	d111      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	2100      	movs	r1, #0
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fc82 	bl	800547c <RCCEx_PLL2_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004b7c:	e012      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3324      	adds	r3, #36	; 0x24
 8004b82:	2102      	movs	r1, #2
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 fd2b 	bl	80055e0 <RCCEx_PLL3_Config>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004b8e:	e009      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	75fb      	strb	r3, [r7, #23]
      break;
 8004b94:	e006      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8004b96:	bf00      	nop
 8004b98:	e004      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8004b9a:	bf00      	nop
 8004b9c:	e002      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8004b9e:	bf00      	nop
 8004ba0:	e000      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8004ba2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ba4:	7dfb      	ldrb	r3, [r7, #23]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10a      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004baa:	4b9d      	ldr	r3, [pc, #628]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bb8:	4999      	ldr	r1, [pc, #612]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	658b      	str	r3, [r1, #88]	; 0x58
 8004bbe:	e001      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc0:	7dfb      	ldrb	r3, [r7, #23]
 8004bc2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d01a      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bda:	d10a      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	3324      	adds	r3, #36	; 0x24
 8004be0:	2102      	movs	r1, #2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fcfc 	bl	80055e0 <RCCEx_PLL3_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004bf2:	4b8b      	ldr	r3, [pc, #556]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c00:	4987      	ldr	r1, [pc, #540]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d01a      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c1c:	d10a      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	3324      	adds	r3, #36	; 0x24
 8004c22:	2102      	movs	r1, #2
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 fcdb 	bl	80055e0 <RCCEx_PLL3_Config>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c34:	4b7a      	ldr	r3, [pc, #488]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c42:	4977      	ldr	r1, [pc, #476]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d034      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004c5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c5e:	d01d      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004c60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c64:	d817      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8004c6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c6e:	d009      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8004c70:	e011      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	3304      	adds	r3, #4
 8004c76:	2100      	movs	r1, #0
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 fbff 	bl	800547c <RCCEx_PLL2_Config>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004c82:	e00c      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3324      	adds	r3, #36	; 0x24
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fca8 	bl	80055e0 <RCCEx_PLL3_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004c94:	e003      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
      break;
 8004c9a:	e000      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8004c9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c9e:	7dfb      	ldrb	r3, [r7, #23]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10a      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ca4:	4b5e      	ldr	r3, [pc, #376]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004cb2:	495b      	ldr	r1, [pc, #364]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	658b      	str	r3, [r1, #88]	; 0x58
 8004cb8:	e001      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cba:	7dfb      	ldrb	r3, [r7, #23]
 8004cbc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d033      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cd0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004cd4:	d01c      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8004cd6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004cda:	d816      	bhi.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8004cdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ce0:	d003      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8004ce2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ce6:	d007      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8004ce8:	e00f      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cea:	4b4d      	ldr	r3, [pc, #308]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cee:	4a4c      	ldr	r2, [pc, #304]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cf4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004cf6:	e00c      	b.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3324      	adds	r3, #36	; 0x24
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fc6e 	bl	80055e0 <RCCEx_PLL3_Config>
 8004d04:	4603      	mov	r3, r0
 8004d06:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004d08:	e003      	b.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	75fb      	strb	r3, [r7, #23]
      break;
 8004d0e:	e000      	b.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8004d10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d12:	7dfb      	ldrb	r3, [r7, #23]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10a      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d18:	4b41      	ldr	r3, [pc, #260]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d26:	493e      	ldr	r1, [pc, #248]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	654b      	str	r3, [r1, #84]	; 0x54
 8004d2c:	e001      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2e:	7dfb      	ldrb	r3, [r7, #23]
 8004d30:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d029      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8004d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d4a:	d007      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8004d4c:	e00f      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d4e:	4b34      	ldr	r3, [pc, #208]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d52:	4a33      	ldr	r2, [pc, #204]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004d5a:	e00b      	b.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	2102      	movs	r1, #2
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 fb8a 	bl	800547c <RCCEx_PLL2_Config>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004d6c:	e002      	b.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	75fb      	strb	r3, [r7, #23]
      break;
 8004d72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d74:	7dfb      	ldrb	r3, [r7, #23]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004d7a:	4b29      	ldr	r3, [pc, #164]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d86:	4926      	ldr	r1, [pc, #152]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004d8c:	e001      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8e:	7dfb      	ldrb	r3, [r7, #23]
 8004d90:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	3324      	adds	r3, #36	; 0x24
 8004da2:	2102      	movs	r1, #2
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fc1b 	bl	80055e0 <RCCEx_PLL3_Config>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d033      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dc8:	d017      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8004dca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dce:	d811      	bhi.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004dd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dd4:	d013      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8004dd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dda:	d80b      	bhi.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d010      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8004de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004de4:	d106      	bne.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004de6:	4b0e      	ldr	r3, [pc, #56]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dea:	4a0d      	ldr	r2, [pc, #52]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004df0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004df2:	e007      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	75fb      	strb	r3, [r7, #23]
      break;
 8004df8:	e004      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004dfa:	bf00      	nop
 8004dfc:	e002      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e000      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004e02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e04:	7dfb      	ldrb	r3, [r7, #23]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10c      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e0a:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e16:	4902      	ldr	r1, [pc, #8]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	654b      	str	r3, [r1, #84]	; 0x54
 8004e1c:	e004      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8004e1e:	bf00      	nop
 8004e20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	7dfb      	ldrb	r3, [r7, #23]
 8004e26:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d008      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e34:	4b31      	ldr	r3, [pc, #196]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e40:	492e      	ldr	r1, [pc, #184]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d009      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004e52:	4b2a      	ldr	r3, [pc, #168]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004e60:	4926      	ldr	r1, [pc, #152]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d008      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e72:	4b22      	ldr	r3, [pc, #136]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e76:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e7e:	491f      	ldr	r1, [pc, #124]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00d      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e90:	4b1a      	ldr	r3, [pc, #104]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	4a19      	ldr	r2, [pc, #100]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004e9a:	6113      	str	r3, [r2, #16]
 8004e9c:	4b17      	ldr	r3, [pc, #92]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004ea6:	4915      	ldr	r1, [pc, #84]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	da08      	bge.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004eb4:	4b11      	ldr	r3, [pc, #68]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eb8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ec0:	490e      	ldr	r1, [pc, #56]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d009      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ed2:	4b0a      	ldr	r3, [pc, #40]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee0:	4906      	ldr	r1, [pc, #24]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004ee6:	7dbb      	ldrb	r3, [r7, #22]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	e000      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	58024400 	.word	0x58024400

08004f00 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004f04:	f7ff f85a 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	091b      	lsrs	r3, r3, #4
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	4904      	ldr	r1, [pc, #16]	; (8004f28 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004f16:	5ccb      	ldrb	r3, [r1, r3]
 8004f18:	f003 031f 	and.w	r3, r3, #31
 8004f1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	58024400 	.word	0x58024400
 8004f28:	080078f0 	.word	0x080078f0

08004f2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b089      	sub	sp, #36	; 0x24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f34:	4ba1      	ldr	r3, [pc, #644]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f38:	f003 0303 	and.w	r3, r3, #3
 8004f3c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004f3e:	4b9f      	ldr	r3, [pc, #636]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f42:	0b1b      	lsrs	r3, r3, #12
 8004f44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f48:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004f4a:	4b9c      	ldr	r3, [pc, #624]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4e:	091b      	lsrs	r3, r3, #4
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004f56:	4b99      	ldr	r3, [pc, #612]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5a:	08db      	lsrs	r3, r3, #3
 8004f5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	fb02 f303 	mul.w	r3, r2, r3
 8004f66:	ee07 3a90 	vmov	s15, r3
 8004f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f000 8111 	beq.w	800519c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	f000 8083 	beq.w	8005088 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	f200 80a1 	bhi.w	80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d056      	beq.n	8005044 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004f96:	e099      	b.n	80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f98:	4b88      	ldr	r3, [pc, #544]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d02d      	beq.n	8005000 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004fa4:	4b85      	ldr	r3, [pc, #532]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	08db      	lsrs	r3, r3, #3
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	4a84      	ldr	r2, [pc, #528]	; (80051c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	ee07 3a90 	vmov	s15, r3
 8004fbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	ee07 3a90 	vmov	s15, r3
 8004fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fce:	4b7b      	ldr	r3, [pc, #492]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd6:	ee07 3a90 	vmov	s15, r3
 8004fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fde:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fe2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004ffe:	e087      	b.n	8005110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	ee07 3a90 	vmov	s15, r3
 8005006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800500a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80051c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800500e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005012:	4b6a      	ldr	r3, [pc, #424]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800501a:	ee07 3a90 	vmov	s15, r3
 800501e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005022:	ed97 6a03 	vldr	s12, [r7, #12]
 8005026:	eddf 5a67 	vldr	s11, [pc, #412]	; 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800502a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800502e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005032:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800503a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800503e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005042:	e065      	b.n	8005110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	ee07 3a90 	vmov	s15, r3
 800504a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800504e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80051cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005056:	4b59      	ldr	r3, [pc, #356]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800505e:	ee07 3a90 	vmov	s15, r3
 8005062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005066:	ed97 6a03 	vldr	s12, [r7, #12]
 800506a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800506e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005076:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800507a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800507e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005082:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005086:	e043      	b.n	8005110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	ee07 3a90 	vmov	s15, r3
 800508e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005092:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80051d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800509a:	4b48      	ldr	r3, [pc, #288]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800509c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a2:	ee07 3a90 	vmov	s15, r3
 80050a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ae:	eddf 5a45 	vldr	s11, [pc, #276]	; 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80050ca:	e021      	b.n	8005110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	ee07 3a90 	vmov	s15, r3
 80050d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050d6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80051cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80050da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050de:	4b37      	ldr	r3, [pc, #220]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050e6:	ee07 3a90 	vmov	s15, r3
 80050ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80050f2:	eddf 5a34 	vldr	s11, [pc, #208]	; 80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800510a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800510e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005110:	4b2a      	ldr	r3, [pc, #168]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005114:	0a5b      	lsrs	r3, r3, #9
 8005116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800511a:	ee07 3a90 	vmov	s15, r3
 800511e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005122:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800512a:	edd7 6a07 	vldr	s13, [r7, #28]
 800512e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005136:	ee17 2a90 	vmov	r2, s15
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800513e:	4b1f      	ldr	r3, [pc, #124]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	0c1b      	lsrs	r3, r3, #16
 8005144:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005148:	ee07 3a90 	vmov	s15, r3
 800514c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005150:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005154:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005158:	edd7 6a07 	vldr	s13, [r7, #28]
 800515c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005160:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005164:	ee17 2a90 	vmov	r2, s15
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800516c:	4b13      	ldr	r3, [pc, #76]	; (80051bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800516e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005170:	0e1b      	lsrs	r3, r3, #24
 8005172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005182:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005186:	edd7 6a07 	vldr	s13, [r7, #28]
 800518a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800518e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005192:	ee17 2a90 	vmov	r2, s15
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800519a:	e008      	b.n	80051ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	609a      	str	r2, [r3, #8]
}
 80051ae:	bf00      	nop
 80051b0:	3724      	adds	r7, #36	; 0x24
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	58024400 	.word	0x58024400
 80051c0:	03d09000 	.word	0x03d09000
 80051c4:	46000000 	.word	0x46000000
 80051c8:	4c742400 	.word	0x4c742400
 80051cc:	4a742400 	.word	0x4a742400
 80051d0:	4af42400 	.word	0x4af42400

080051d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b089      	sub	sp, #36	; 0x24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80051dc:	4ba1      	ldr	r3, [pc, #644]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	f003 0303 	and.w	r3, r3, #3
 80051e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80051e6:	4b9f      	ldr	r3, [pc, #636]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ea:	0d1b      	lsrs	r3, r3, #20
 80051ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80051f2:	4b9c      	ldr	r3, [pc, #624]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	0a1b      	lsrs	r3, r3, #8
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80051fe:	4b99      	ldr	r3, [pc, #612]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	08db      	lsrs	r3, r3, #3
 8005204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	fb02 f303 	mul.w	r3, r2, r3
 800520e:	ee07 3a90 	vmov	s15, r3
 8005212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005216:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b00      	cmp	r3, #0
 800521e:	f000 8111 	beq.w	8005444 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	2b02      	cmp	r3, #2
 8005226:	f000 8083 	beq.w	8005330 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	2b02      	cmp	r3, #2
 800522e:	f200 80a1 	bhi.w	8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d003      	beq.n	8005240 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d056      	beq.n	80052ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800523e:	e099      	b.n	8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005240:	4b88      	ldr	r3, [pc, #544]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d02d      	beq.n	80052a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800524c:	4b85      	ldr	r3, [pc, #532]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	08db      	lsrs	r3, r3, #3
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	4a84      	ldr	r2, [pc, #528]	; (8005468 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005258:	fa22 f303 	lsr.w	r3, r2, r3
 800525c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	ee07 3a90 	vmov	s15, r3
 8005264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	ee07 3a90 	vmov	s15, r3
 800526e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005276:	4b7b      	ldr	r3, [pc, #492]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800527e:	ee07 3a90 	vmov	s15, r3
 8005282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005286:	ed97 6a03 	vldr	s12, [r7, #12]
 800528a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800528e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800529a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800529e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80052a6:	e087      	b.n	80053b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	ee07 3a90 	vmov	s15, r3
 80052ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005470 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80052b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052ba:	4b6a      	ldr	r3, [pc, #424]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052c2:	ee07 3a90 	vmov	s15, r3
 80052c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80052ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80052de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80052ea:	e065      	b.n	80053b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	ee07 3a90 	vmov	s15, r3
 80052f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005474 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80052fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052fe:	4b59      	ldr	r3, [pc, #356]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005306:	ee07 3a90 	vmov	s15, r3
 800530a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800530e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005312:	eddf 5a56 	vldr	s11, [pc, #344]	; 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800531a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800531e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800532a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800532e:	e043      	b.n	80053b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	ee07 3a90 	vmov	s15, r3
 8005336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800533a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005478 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800533e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005342:	4b48      	ldr	r3, [pc, #288]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800534a:	ee07 3a90 	vmov	s15, r3
 800534e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005352:	ed97 6a03 	vldr	s12, [r7, #12]
 8005356:	eddf 5a45 	vldr	s11, [pc, #276]	; 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800535a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800535e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005362:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800536a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800536e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005372:	e021      	b.n	80053b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	ee07 3a90 	vmov	s15, r3
 800537a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800537e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005474 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005386:	4b37      	ldr	r3, [pc, #220]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800538e:	ee07 3a90 	vmov	s15, r3
 8005392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005396:	ed97 6a03 	vldr	s12, [r7, #12]
 800539a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800546c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800539e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80053aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80053b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80053b8:	4b2a      	ldr	r3, [pc, #168]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	0a5b      	lsrs	r3, r3, #9
 80053be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053c2:	ee07 3a90 	vmov	s15, r3
 80053c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80053ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80053d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80053d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053de:	ee17 2a90 	vmov	r2, s15
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80053e6:	4b1f      	ldr	r3, [pc, #124]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	0c1b      	lsrs	r3, r3, #16
 80053ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053f0:	ee07 3a90 	vmov	s15, r3
 80053f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80053fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005400:	edd7 6a07 	vldr	s13, [r7, #28]
 8005404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800540c:	ee17 2a90 	vmov	r2, s15
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005414:	4b13      	ldr	r3, [pc, #76]	; (8005464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	0e1b      	lsrs	r3, r3, #24
 800541a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800541e:	ee07 3a90 	vmov	s15, r3
 8005422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005426:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800542a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800542e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800543a:	ee17 2a90 	vmov	r2, s15
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005442:	e008      	b.n	8005456 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	609a      	str	r2, [r3, #8]
}
 8005456:	bf00      	nop
 8005458:	3724      	adds	r7, #36	; 0x24
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	58024400 	.word	0x58024400
 8005468:	03d09000 	.word	0x03d09000
 800546c:	46000000 	.word	0x46000000
 8005470:	4c742400 	.word	0x4c742400
 8005474:	4a742400 	.word	0x4a742400
 8005478:	4af42400 	.word	0x4af42400

0800547c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005486:	2300      	movs	r3, #0
 8005488:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800548a:	4b53      	ldr	r3, [pc, #332]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800548c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	2b03      	cmp	r3, #3
 8005494:	d101      	bne.n	800549a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e099      	b.n	80055ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800549a:	4b4f      	ldr	r3, [pc, #316]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a4e      	ldr	r2, [pc, #312]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80054a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80054a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a6:	f7fb ffed 	bl	8001484 <HAL_GetTick>
 80054aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054ac:	e008      	b.n	80054c0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80054ae:	f7fb ffe9 	bl	8001484 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d901      	bls.n	80054c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e086      	b.n	80055ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054c0:	4b45      	ldr	r3, [pc, #276]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1f0      	bne.n	80054ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80054cc:	4b42      	ldr	r3, [pc, #264]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80054ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	031b      	lsls	r3, r3, #12
 80054da:	493f      	ldr	r1, [pc, #252]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	628b      	str	r3, [r1, #40]	; 0x28
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	3b01      	subs	r3, #1
 80054e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	3b01      	subs	r3, #1
 80054f0:	025b      	lsls	r3, r3, #9
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	431a      	orrs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	041b      	lsls	r3, r3, #16
 80054fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005502:	431a      	orrs	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	3b01      	subs	r3, #1
 800550a:	061b      	lsls	r3, r3, #24
 800550c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005510:	4931      	ldr	r1, [pc, #196]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005512:	4313      	orrs	r3, r2
 8005514:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005516:	4b30      	ldr	r3, [pc, #192]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	492d      	ldr	r1, [pc, #180]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005524:	4313      	orrs	r3, r2
 8005526:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005528:	4b2b      	ldr	r3, [pc, #172]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800552a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552c:	f023 0220 	bic.w	r2, r3, #32
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	4928      	ldr	r1, [pc, #160]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005536:	4313      	orrs	r3, r2
 8005538:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800553a:	4b27      	ldr	r3, [pc, #156]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	4a26      	ldr	r2, [pc, #152]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005540:	f023 0310 	bic.w	r3, r3, #16
 8005544:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005546:	4b24      	ldr	r3, [pc, #144]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005548:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800554a:	4b24      	ldr	r3, [pc, #144]	; (80055dc <RCCEx_PLL2_Config+0x160>)
 800554c:	4013      	ands	r3, r2
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	69d2      	ldr	r2, [r2, #28]
 8005552:	00d2      	lsls	r2, r2, #3
 8005554:	4920      	ldr	r1, [pc, #128]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005556:	4313      	orrs	r3, r2
 8005558:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800555a:	4b1f      	ldr	r3, [pc, #124]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800555c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555e:	4a1e      	ldr	r2, [pc, #120]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005560:	f043 0310 	orr.w	r3, r3, #16
 8005564:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800556c:	4b1a      	ldr	r3, [pc, #104]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	4a19      	ldr	r2, [pc, #100]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005572:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005576:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005578:	e00f      	b.n	800559a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d106      	bne.n	800558e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005580:	4b15      	ldr	r3, [pc, #84]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005584:	4a14      	ldr	r2, [pc, #80]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005586:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800558a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800558c:	e005      	b.n	800559a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800558e:	4b12      	ldr	r3, [pc, #72]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	4a11      	ldr	r2, [pc, #68]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 8005594:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005598:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800559a:	4b0f      	ldr	r3, [pc, #60]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a0e      	ldr	r2, [pc, #56]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80055a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a6:	f7fb ff6d 	bl	8001484 <HAL_GetTick>
 80055aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055ac:	e008      	b.n	80055c0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80055ae:	f7fb ff69 	bl	8001484 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d901      	bls.n	80055c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e006      	b.n	80055ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055c0:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <RCCEx_PLL2_Config+0x15c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0f0      	beq.n	80055ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	58024400 	.word	0x58024400
 80055dc:	ffff0007 	.word	0xffff0007

080055e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055ee:	4b53      	ldr	r3, [pc, #332]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	2b03      	cmp	r3, #3
 80055f8:	d101      	bne.n	80055fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e099      	b.n	8005732 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80055fe:	4b4f      	ldr	r3, [pc, #316]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a4e      	ldr	r2, [pc, #312]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005604:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005608:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800560a:	f7fb ff3b 	bl	8001484 <HAL_GetTick>
 800560e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005610:	e008      	b.n	8005624 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005612:	f7fb ff37 	bl	8001484 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d901      	bls.n	8005624 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e086      	b.n	8005732 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005624:	4b45      	ldr	r3, [pc, #276]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1f0      	bne.n	8005612 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005630:	4b42      	ldr	r3, [pc, #264]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005634:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	051b      	lsls	r3, r3, #20
 800563e:	493f      	ldr	r1, [pc, #252]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005640:	4313      	orrs	r3, r2
 8005642:	628b      	str	r3, [r1, #40]	; 0x28
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	3b01      	subs	r3, #1
 800564a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	3b01      	subs	r3, #1
 8005654:	025b      	lsls	r3, r3, #9
 8005656:	b29b      	uxth	r3, r3
 8005658:	431a      	orrs	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	3b01      	subs	r3, #1
 8005660:	041b      	lsls	r3, r3, #16
 8005662:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005666:	431a      	orrs	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	3b01      	subs	r3, #1
 800566e:	061b      	lsls	r3, r3, #24
 8005670:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005674:	4931      	ldr	r1, [pc, #196]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005676:	4313      	orrs	r3, r2
 8005678:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800567a:	4b30      	ldr	r3, [pc, #192]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	492d      	ldr	r1, [pc, #180]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005688:	4313      	orrs	r3, r2
 800568a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800568c:	4b2b      	ldr	r3, [pc, #172]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 800568e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005690:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	4928      	ldr	r1, [pc, #160]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 800569a:	4313      	orrs	r3, r2
 800569c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800569e:	4b27      	ldr	r3, [pc, #156]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a2:	4a26      	ldr	r2, [pc, #152]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80056aa:	4b24      	ldr	r3, [pc, #144]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056ae:	4b24      	ldr	r3, [pc, #144]	; (8005740 <RCCEx_PLL3_Config+0x160>)
 80056b0:	4013      	ands	r3, r2
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	69d2      	ldr	r2, [r2, #28]
 80056b6:	00d2      	lsls	r2, r2, #3
 80056b8:	4920      	ldr	r1, [pc, #128]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80056be:	4b1f      	ldr	r3, [pc, #124]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c2:	4a1e      	ldr	r2, [pc, #120]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d106      	bne.n	80056de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80056d0:	4b1a      	ldr	r3, [pc, #104]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d4:	4a19      	ldr	r2, [pc, #100]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80056da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80056dc:	e00f      	b.n	80056fe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d106      	bne.n	80056f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80056e4:	4b15      	ldr	r3, [pc, #84]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	4a14      	ldr	r2, [pc, #80]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80056ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80056f0:	e005      	b.n	80056fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80056f2:	4b12      	ldr	r3, [pc, #72]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f6:	4a11      	ldr	r2, [pc, #68]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 80056f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80056fe:	4b0f      	ldr	r3, [pc, #60]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a0e      	ldr	r2, [pc, #56]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800570a:	f7fb febb 	bl	8001484 <HAL_GetTick>
 800570e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005710:	e008      	b.n	8005724 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005712:	f7fb feb7 	bl	8001484 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d901      	bls.n	8005724 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e006      	b.n	8005732 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005724:	4b05      	ldr	r3, [pc, #20]	; (800573c <RCCEx_PLL3_Config+0x15c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d0f0      	beq.n	8005712 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005730:	7bfb      	ldrb	r3, [r7, #15]
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	58024400 	.word	0x58024400
 8005740:	ffff0007 	.word	0xffff0007

08005744 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e042      	b.n	80057dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800575c:	2b00      	cmp	r3, #0
 800575e:	d106      	bne.n	800576e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fb fc13 	bl	8000f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2224      	movs	r2, #36	; 0x24
 8005772:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0201 	bic.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f8c2 	bl	8005910 <UART_SetConfig>
 800578c:	4603      	mov	r3, r0
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e022      	b.n	80057dc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579a:	2b00      	cmp	r3, #0
 800579c:	d002      	beq.n	80057a4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 fe1e 	bl	80063e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689a      	ldr	r2, [r3, #8]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 fea5 	bl	8006524 <UART_CheckIdleState>
 80057da:	4603      	mov	r3, r0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3708      	adds	r7, #8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af02      	add	r7, sp, #8
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	f040 8083 	bne.w	8005906 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_UART_Transmit+0x28>
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e07b      	b.n	8005908 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005816:	2b01      	cmp	r3, #1
 8005818:	d101      	bne.n	800581e <HAL_UART_Transmit+0x3a>
 800581a:	2302      	movs	r3, #2
 800581c:	e074      	b.n	8005908 <HAL_UART_Transmit+0x124>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2221      	movs	r2, #33	; 0x21
 8005832:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005836:	f7fb fe25 	bl	8001484 <HAL_GetTick>
 800583a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	88fa      	ldrh	r2, [r7, #6]
 8005840:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005854:	d108      	bne.n	8005868 <HAL_UART_Transmit+0x84>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d104      	bne.n	8005868 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800585e:	2300      	movs	r3, #0
 8005860:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	61bb      	str	r3, [r7, #24]
 8005866:	e003      	b.n	8005870 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800586c:	2300      	movs	r3, #0
 800586e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005878:	e02c      	b.n	80058d4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2200      	movs	r2, #0
 8005882:	2180      	movs	r1, #128	; 0x80
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 fe98 	bl	80065ba <UART_WaitOnFlagUntilTimeout>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e039      	b.n	8005908 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	3302      	adds	r3, #2
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	e007      	b.n	80058c2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	781a      	ldrb	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	3301      	adds	r3, #1
 80058c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	3b01      	subs	r3, #1
 80058cc:	b29a      	uxth	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80058da:	b29b      	uxth	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1cc      	bne.n	800587a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	2200      	movs	r2, #0
 80058e8:	2140      	movs	r1, #64	; 0x40
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 fe65 	bl	80065ba <UART_WaitOnFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e006      	b.n	8005908 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	e000      	b.n	8005908 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005906:	2302      	movs	r3, #2
  }
}
 8005908:	4618      	mov	r0, r3
 800590a:	3720      	adds	r7, #32
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005914:	b092      	sub	sp, #72	; 0x48
 8005916:	af00      	add	r7, sp, #0
 8005918:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800591a:	2300      	movs	r3, #0
 800591c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	689a      	ldr	r2, [r3, #8]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	431a      	orrs	r2, r3
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	431a      	orrs	r2, r3
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	4313      	orrs	r3, r2
 8005936:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	4bbe      	ldr	r3, [pc, #760]	; (8005c38 <UART_SetConfig+0x328>)
 8005940:	4013      	ands	r3, r2
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	6812      	ldr	r2, [r2, #0]
 8005946:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005948:	430b      	orrs	r3, r1
 800594a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4ab3      	ldr	r2, [pc, #716]	; (8005c3c <UART_SetConfig+0x32c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d004      	beq.n	800597c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005978:	4313      	orrs	r3, r2
 800597a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	4baf      	ldr	r3, [pc, #700]	; (8005c40 <UART_SetConfig+0x330>)
 8005984:	4013      	ands	r3, r2
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	6812      	ldr	r2, [r2, #0]
 800598a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800598c:	430b      	orrs	r3, r1
 800598e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005996:	f023 010f 	bic.w	r1, r3, #15
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4aa6      	ldr	r2, [pc, #664]	; (8005c44 <UART_SetConfig+0x334>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d177      	bne.n	8005aa0 <UART_SetConfig+0x190>
 80059b0:	4ba5      	ldr	r3, [pc, #660]	; (8005c48 <UART_SetConfig+0x338>)
 80059b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059b8:	2b28      	cmp	r3, #40	; 0x28
 80059ba:	d86d      	bhi.n	8005a98 <UART_SetConfig+0x188>
 80059bc:	a201      	add	r2, pc, #4	; (adr r2, 80059c4 <UART_SetConfig+0xb4>)
 80059be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c2:	bf00      	nop
 80059c4:	08005a69 	.word	0x08005a69
 80059c8:	08005a99 	.word	0x08005a99
 80059cc:	08005a99 	.word	0x08005a99
 80059d0:	08005a99 	.word	0x08005a99
 80059d4:	08005a99 	.word	0x08005a99
 80059d8:	08005a99 	.word	0x08005a99
 80059dc:	08005a99 	.word	0x08005a99
 80059e0:	08005a99 	.word	0x08005a99
 80059e4:	08005a71 	.word	0x08005a71
 80059e8:	08005a99 	.word	0x08005a99
 80059ec:	08005a99 	.word	0x08005a99
 80059f0:	08005a99 	.word	0x08005a99
 80059f4:	08005a99 	.word	0x08005a99
 80059f8:	08005a99 	.word	0x08005a99
 80059fc:	08005a99 	.word	0x08005a99
 8005a00:	08005a99 	.word	0x08005a99
 8005a04:	08005a79 	.word	0x08005a79
 8005a08:	08005a99 	.word	0x08005a99
 8005a0c:	08005a99 	.word	0x08005a99
 8005a10:	08005a99 	.word	0x08005a99
 8005a14:	08005a99 	.word	0x08005a99
 8005a18:	08005a99 	.word	0x08005a99
 8005a1c:	08005a99 	.word	0x08005a99
 8005a20:	08005a99 	.word	0x08005a99
 8005a24:	08005a81 	.word	0x08005a81
 8005a28:	08005a99 	.word	0x08005a99
 8005a2c:	08005a99 	.word	0x08005a99
 8005a30:	08005a99 	.word	0x08005a99
 8005a34:	08005a99 	.word	0x08005a99
 8005a38:	08005a99 	.word	0x08005a99
 8005a3c:	08005a99 	.word	0x08005a99
 8005a40:	08005a99 	.word	0x08005a99
 8005a44:	08005a89 	.word	0x08005a89
 8005a48:	08005a99 	.word	0x08005a99
 8005a4c:	08005a99 	.word	0x08005a99
 8005a50:	08005a99 	.word	0x08005a99
 8005a54:	08005a99 	.word	0x08005a99
 8005a58:	08005a99 	.word	0x08005a99
 8005a5c:	08005a99 	.word	0x08005a99
 8005a60:	08005a99 	.word	0x08005a99
 8005a64:	08005a91 	.word	0x08005a91
 8005a68:	2301      	movs	r3, #1
 8005a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a6e:	e222      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a70:	2304      	movs	r3, #4
 8005a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a76:	e21e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a78:	2308      	movs	r3, #8
 8005a7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a7e:	e21a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a80:	2310      	movs	r3, #16
 8005a82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a86:	e216      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a88:	2320      	movs	r3, #32
 8005a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a8e:	e212      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a90:	2340      	movs	r3, #64	; 0x40
 8005a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a96:	e20e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005a98:	2380      	movs	r3, #128	; 0x80
 8005a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a9e:	e20a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a69      	ldr	r2, [pc, #420]	; (8005c4c <UART_SetConfig+0x33c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d130      	bne.n	8005b0c <UART_SetConfig+0x1fc>
 8005aaa:	4b67      	ldr	r3, [pc, #412]	; (8005c48 <UART_SetConfig+0x338>)
 8005aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aae:	f003 0307 	and.w	r3, r3, #7
 8005ab2:	2b05      	cmp	r3, #5
 8005ab4:	d826      	bhi.n	8005b04 <UART_SetConfig+0x1f4>
 8005ab6:	a201      	add	r2, pc, #4	; (adr r2, 8005abc <UART_SetConfig+0x1ac>)
 8005ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005abc:	08005ad5 	.word	0x08005ad5
 8005ac0:	08005add 	.word	0x08005add
 8005ac4:	08005ae5 	.word	0x08005ae5
 8005ac8:	08005aed 	.word	0x08005aed
 8005acc:	08005af5 	.word	0x08005af5
 8005ad0:	08005afd 	.word	0x08005afd
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ada:	e1ec      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005adc:	2304      	movs	r3, #4
 8005ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ae2:	e1e8      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005ae4:	2308      	movs	r3, #8
 8005ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aea:	e1e4      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005aec:	2310      	movs	r3, #16
 8005aee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005af2:	e1e0      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005af4:	2320      	movs	r3, #32
 8005af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005afa:	e1dc      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005afc:	2340      	movs	r3, #64	; 0x40
 8005afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b02:	e1d8      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b04:	2380      	movs	r3, #128	; 0x80
 8005b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b0a:	e1d4      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a4f      	ldr	r2, [pc, #316]	; (8005c50 <UART_SetConfig+0x340>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d130      	bne.n	8005b78 <UART_SetConfig+0x268>
 8005b16:	4b4c      	ldr	r3, [pc, #304]	; (8005c48 <UART_SetConfig+0x338>)
 8005b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1a:	f003 0307 	and.w	r3, r3, #7
 8005b1e:	2b05      	cmp	r3, #5
 8005b20:	d826      	bhi.n	8005b70 <UART_SetConfig+0x260>
 8005b22:	a201      	add	r2, pc, #4	; (adr r2, 8005b28 <UART_SetConfig+0x218>)
 8005b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b28:	08005b41 	.word	0x08005b41
 8005b2c:	08005b49 	.word	0x08005b49
 8005b30:	08005b51 	.word	0x08005b51
 8005b34:	08005b59 	.word	0x08005b59
 8005b38:	08005b61 	.word	0x08005b61
 8005b3c:	08005b69 	.word	0x08005b69
 8005b40:	2300      	movs	r3, #0
 8005b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b46:	e1b6      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b48:	2304      	movs	r3, #4
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b4e:	e1b2      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b50:	2308      	movs	r3, #8
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b56:	e1ae      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b58:	2310      	movs	r3, #16
 8005b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b5e:	e1aa      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b60:	2320      	movs	r3, #32
 8005b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b66:	e1a6      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b68:	2340      	movs	r3, #64	; 0x40
 8005b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b6e:	e1a2      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b70:	2380      	movs	r3, #128	; 0x80
 8005b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b76:	e19e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a35      	ldr	r2, [pc, #212]	; (8005c54 <UART_SetConfig+0x344>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d130      	bne.n	8005be4 <UART_SetConfig+0x2d4>
 8005b82:	4b31      	ldr	r3, [pc, #196]	; (8005c48 <UART_SetConfig+0x338>)
 8005b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	2b05      	cmp	r3, #5
 8005b8c:	d826      	bhi.n	8005bdc <UART_SetConfig+0x2cc>
 8005b8e:	a201      	add	r2, pc, #4	; (adr r2, 8005b94 <UART_SetConfig+0x284>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005bad 	.word	0x08005bad
 8005b98:	08005bb5 	.word	0x08005bb5
 8005b9c:	08005bbd 	.word	0x08005bbd
 8005ba0:	08005bc5 	.word	0x08005bc5
 8005ba4:	08005bcd 	.word	0x08005bcd
 8005ba8:	08005bd5 	.word	0x08005bd5
 8005bac:	2300      	movs	r3, #0
 8005bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bb2:	e180      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bb4:	2304      	movs	r3, #4
 8005bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bba:	e17c      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bbc:	2308      	movs	r3, #8
 8005bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bc2:	e178      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bc4:	2310      	movs	r3, #16
 8005bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bca:	e174      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bcc:	2320      	movs	r3, #32
 8005bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bd2:	e170      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bd4:	2340      	movs	r3, #64	; 0x40
 8005bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bda:	e16c      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005bdc:	2380      	movs	r3, #128	; 0x80
 8005bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005be2:	e168      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1b      	ldr	r2, [pc, #108]	; (8005c58 <UART_SetConfig+0x348>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d142      	bne.n	8005c74 <UART_SetConfig+0x364>
 8005bee:	4b16      	ldr	r3, [pc, #88]	; (8005c48 <UART_SetConfig+0x338>)
 8005bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf2:	f003 0307 	and.w	r3, r3, #7
 8005bf6:	2b05      	cmp	r3, #5
 8005bf8:	d838      	bhi.n	8005c6c <UART_SetConfig+0x35c>
 8005bfa:	a201      	add	r2, pc, #4	; (adr r2, 8005c00 <UART_SetConfig+0x2f0>)
 8005bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c00:	08005c19 	.word	0x08005c19
 8005c04:	08005c21 	.word	0x08005c21
 8005c08:	08005c29 	.word	0x08005c29
 8005c0c:	08005c31 	.word	0x08005c31
 8005c10:	08005c5d 	.word	0x08005c5d
 8005c14:	08005c65 	.word	0x08005c65
 8005c18:	2300      	movs	r3, #0
 8005c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c1e:	e14a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c20:	2304      	movs	r3, #4
 8005c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c26:	e146      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c28:	2308      	movs	r3, #8
 8005c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c2e:	e142      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c30:	2310      	movs	r3, #16
 8005c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c36:	e13e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c38:	cfff69f3 	.word	0xcfff69f3
 8005c3c:	58000c00 	.word	0x58000c00
 8005c40:	11fff4ff 	.word	0x11fff4ff
 8005c44:	40011000 	.word	0x40011000
 8005c48:	58024400 	.word	0x58024400
 8005c4c:	40004400 	.word	0x40004400
 8005c50:	40004800 	.word	0x40004800
 8005c54:	40004c00 	.word	0x40004c00
 8005c58:	40005000 	.word	0x40005000
 8005c5c:	2320      	movs	r3, #32
 8005c5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c62:	e128      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c64:	2340      	movs	r3, #64	; 0x40
 8005c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c6a:	e124      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c6c:	2380      	movs	r3, #128	; 0x80
 8005c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c72:	e120      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4acb      	ldr	r2, [pc, #812]	; (8005fa8 <UART_SetConfig+0x698>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d176      	bne.n	8005d6c <UART_SetConfig+0x45c>
 8005c7e:	4bcb      	ldr	r3, [pc, #812]	; (8005fac <UART_SetConfig+0x69c>)
 8005c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c86:	2b28      	cmp	r3, #40	; 0x28
 8005c88:	d86c      	bhi.n	8005d64 <UART_SetConfig+0x454>
 8005c8a:	a201      	add	r2, pc, #4	; (adr r2, 8005c90 <UART_SetConfig+0x380>)
 8005c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c90:	08005d35 	.word	0x08005d35
 8005c94:	08005d65 	.word	0x08005d65
 8005c98:	08005d65 	.word	0x08005d65
 8005c9c:	08005d65 	.word	0x08005d65
 8005ca0:	08005d65 	.word	0x08005d65
 8005ca4:	08005d65 	.word	0x08005d65
 8005ca8:	08005d65 	.word	0x08005d65
 8005cac:	08005d65 	.word	0x08005d65
 8005cb0:	08005d3d 	.word	0x08005d3d
 8005cb4:	08005d65 	.word	0x08005d65
 8005cb8:	08005d65 	.word	0x08005d65
 8005cbc:	08005d65 	.word	0x08005d65
 8005cc0:	08005d65 	.word	0x08005d65
 8005cc4:	08005d65 	.word	0x08005d65
 8005cc8:	08005d65 	.word	0x08005d65
 8005ccc:	08005d65 	.word	0x08005d65
 8005cd0:	08005d45 	.word	0x08005d45
 8005cd4:	08005d65 	.word	0x08005d65
 8005cd8:	08005d65 	.word	0x08005d65
 8005cdc:	08005d65 	.word	0x08005d65
 8005ce0:	08005d65 	.word	0x08005d65
 8005ce4:	08005d65 	.word	0x08005d65
 8005ce8:	08005d65 	.word	0x08005d65
 8005cec:	08005d65 	.word	0x08005d65
 8005cf0:	08005d4d 	.word	0x08005d4d
 8005cf4:	08005d65 	.word	0x08005d65
 8005cf8:	08005d65 	.word	0x08005d65
 8005cfc:	08005d65 	.word	0x08005d65
 8005d00:	08005d65 	.word	0x08005d65
 8005d04:	08005d65 	.word	0x08005d65
 8005d08:	08005d65 	.word	0x08005d65
 8005d0c:	08005d65 	.word	0x08005d65
 8005d10:	08005d55 	.word	0x08005d55
 8005d14:	08005d65 	.word	0x08005d65
 8005d18:	08005d65 	.word	0x08005d65
 8005d1c:	08005d65 	.word	0x08005d65
 8005d20:	08005d65 	.word	0x08005d65
 8005d24:	08005d65 	.word	0x08005d65
 8005d28:	08005d65 	.word	0x08005d65
 8005d2c:	08005d65 	.word	0x08005d65
 8005d30:	08005d5d 	.word	0x08005d5d
 8005d34:	2301      	movs	r3, #1
 8005d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d3a:	e0bc      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d42:	e0b8      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d44:	2308      	movs	r3, #8
 8005d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d4a:	e0b4      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d4c:	2310      	movs	r3, #16
 8005d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d52:	e0b0      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d54:	2320      	movs	r3, #32
 8005d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d5a:	e0ac      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d5c:	2340      	movs	r3, #64	; 0x40
 8005d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d62:	e0a8      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d64:	2380      	movs	r3, #128	; 0x80
 8005d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d6a:	e0a4      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a8f      	ldr	r2, [pc, #572]	; (8005fb0 <UART_SetConfig+0x6a0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d130      	bne.n	8005dd8 <UART_SetConfig+0x4c8>
 8005d76:	4b8d      	ldr	r3, [pc, #564]	; (8005fac <UART_SetConfig+0x69c>)
 8005d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	2b05      	cmp	r3, #5
 8005d80:	d826      	bhi.n	8005dd0 <UART_SetConfig+0x4c0>
 8005d82:	a201      	add	r2, pc, #4	; (adr r2, 8005d88 <UART_SetConfig+0x478>)
 8005d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d88:	08005da1 	.word	0x08005da1
 8005d8c:	08005da9 	.word	0x08005da9
 8005d90:	08005db1 	.word	0x08005db1
 8005d94:	08005db9 	.word	0x08005db9
 8005d98:	08005dc1 	.word	0x08005dc1
 8005d9c:	08005dc9 	.word	0x08005dc9
 8005da0:	2300      	movs	r3, #0
 8005da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005da6:	e086      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005da8:	2304      	movs	r3, #4
 8005daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dae:	e082      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005db0:	2308      	movs	r3, #8
 8005db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005db6:	e07e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005db8:	2310      	movs	r3, #16
 8005dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dbe:	e07a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005dc0:	2320      	movs	r3, #32
 8005dc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dc6:	e076      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005dc8:	2340      	movs	r3, #64	; 0x40
 8005dca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dce:	e072      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005dd0:	2380      	movs	r3, #128	; 0x80
 8005dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dd6:	e06e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a75      	ldr	r2, [pc, #468]	; (8005fb4 <UART_SetConfig+0x6a4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d130      	bne.n	8005e44 <UART_SetConfig+0x534>
 8005de2:	4b72      	ldr	r3, [pc, #456]	; (8005fac <UART_SetConfig+0x69c>)
 8005de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	2b05      	cmp	r3, #5
 8005dec:	d826      	bhi.n	8005e3c <UART_SetConfig+0x52c>
 8005dee:	a201      	add	r2, pc, #4	; (adr r2, 8005df4 <UART_SetConfig+0x4e4>)
 8005df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df4:	08005e0d 	.word	0x08005e0d
 8005df8:	08005e15 	.word	0x08005e15
 8005dfc:	08005e1d 	.word	0x08005e1d
 8005e00:	08005e25 	.word	0x08005e25
 8005e04:	08005e2d 	.word	0x08005e2d
 8005e08:	08005e35 	.word	0x08005e35
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e12:	e050      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e14:	2304      	movs	r3, #4
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e1a:	e04c      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e1c:	2308      	movs	r3, #8
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e22:	e048      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e24:	2310      	movs	r3, #16
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e2a:	e044      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e2c:	2320      	movs	r3, #32
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e32:	e040      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e34:	2340      	movs	r3, #64	; 0x40
 8005e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e3a:	e03c      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e3c:	2380      	movs	r3, #128	; 0x80
 8005e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e42:	e038      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a5b      	ldr	r2, [pc, #364]	; (8005fb8 <UART_SetConfig+0x6a8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d130      	bne.n	8005eb0 <UART_SetConfig+0x5a0>
 8005e4e:	4b57      	ldr	r3, [pc, #348]	; (8005fac <UART_SetConfig+0x69c>)
 8005e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e52:	f003 0307 	and.w	r3, r3, #7
 8005e56:	2b05      	cmp	r3, #5
 8005e58:	d826      	bhi.n	8005ea8 <UART_SetConfig+0x598>
 8005e5a:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <UART_SetConfig+0x550>)
 8005e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e60:	08005e79 	.word	0x08005e79
 8005e64:	08005e81 	.word	0x08005e81
 8005e68:	08005e89 	.word	0x08005e89
 8005e6c:	08005e91 	.word	0x08005e91
 8005e70:	08005e99 	.word	0x08005e99
 8005e74:	08005ea1 	.word	0x08005ea1
 8005e78:	2302      	movs	r3, #2
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e7e:	e01a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e80:	2304      	movs	r3, #4
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e86:	e016      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e88:	2308      	movs	r3, #8
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e8e:	e012      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e90:	2310      	movs	r3, #16
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e96:	e00e      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005e98:	2320      	movs	r3, #32
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e9e:	e00a      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005ea0:	2340      	movs	r3, #64	; 0x40
 8005ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ea6:	e006      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005ea8:	2380      	movs	r3, #128	; 0x80
 8005eaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eae:	e002      	b.n	8005eb6 <UART_SetConfig+0x5a6>
 8005eb0:	2380      	movs	r3, #128	; 0x80
 8005eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3f      	ldr	r2, [pc, #252]	; (8005fb8 <UART_SetConfig+0x6a8>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	f040 80f8 	bne.w	80060b2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ec2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005ec6:	2b20      	cmp	r3, #32
 8005ec8:	dc46      	bgt.n	8005f58 <UART_SetConfig+0x648>
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	f2c0 8082 	blt.w	8005fd4 <UART_SetConfig+0x6c4>
 8005ed0:	3b02      	subs	r3, #2
 8005ed2:	2b1e      	cmp	r3, #30
 8005ed4:	d87e      	bhi.n	8005fd4 <UART_SetConfig+0x6c4>
 8005ed6:	a201      	add	r2, pc, #4	; (adr r2, 8005edc <UART_SetConfig+0x5cc>)
 8005ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005edc:	08005f5f 	.word	0x08005f5f
 8005ee0:	08005fd5 	.word	0x08005fd5
 8005ee4:	08005f67 	.word	0x08005f67
 8005ee8:	08005fd5 	.word	0x08005fd5
 8005eec:	08005fd5 	.word	0x08005fd5
 8005ef0:	08005fd5 	.word	0x08005fd5
 8005ef4:	08005f77 	.word	0x08005f77
 8005ef8:	08005fd5 	.word	0x08005fd5
 8005efc:	08005fd5 	.word	0x08005fd5
 8005f00:	08005fd5 	.word	0x08005fd5
 8005f04:	08005fd5 	.word	0x08005fd5
 8005f08:	08005fd5 	.word	0x08005fd5
 8005f0c:	08005fd5 	.word	0x08005fd5
 8005f10:	08005fd5 	.word	0x08005fd5
 8005f14:	08005f87 	.word	0x08005f87
 8005f18:	08005fd5 	.word	0x08005fd5
 8005f1c:	08005fd5 	.word	0x08005fd5
 8005f20:	08005fd5 	.word	0x08005fd5
 8005f24:	08005fd5 	.word	0x08005fd5
 8005f28:	08005fd5 	.word	0x08005fd5
 8005f2c:	08005fd5 	.word	0x08005fd5
 8005f30:	08005fd5 	.word	0x08005fd5
 8005f34:	08005fd5 	.word	0x08005fd5
 8005f38:	08005fd5 	.word	0x08005fd5
 8005f3c:	08005fd5 	.word	0x08005fd5
 8005f40:	08005fd5 	.word	0x08005fd5
 8005f44:	08005fd5 	.word	0x08005fd5
 8005f48:	08005fd5 	.word	0x08005fd5
 8005f4c:	08005fd5 	.word	0x08005fd5
 8005f50:	08005fd5 	.word	0x08005fd5
 8005f54:	08005fc7 	.word	0x08005fc7
 8005f58:	2b40      	cmp	r3, #64	; 0x40
 8005f5a:	d037      	beq.n	8005fcc <UART_SetConfig+0x6bc>
 8005f5c:	e03a      	b.n	8005fd4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005f5e:	f7fe ffcf 	bl	8004f00 <HAL_RCCEx_GetD3PCLK1Freq>
 8005f62:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005f64:	e03c      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe ffde 	bl	8004f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005f74:	e034      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f76:	f107 0318 	add.w	r3, r7, #24
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff f92a 	bl	80051d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005f84:	e02c      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f86:	4b09      	ldr	r3, [pc, #36]	; (8005fac <UART_SetConfig+0x69c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0320 	and.w	r3, r3, #32
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d016      	beq.n	8005fc0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005f92:	4b06      	ldr	r3, [pc, #24]	; (8005fac <UART_SetConfig+0x69c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	08db      	lsrs	r3, r3, #3
 8005f98:	f003 0303 	and.w	r3, r3, #3
 8005f9c:	4a07      	ldr	r2, [pc, #28]	; (8005fbc <UART_SetConfig+0x6ac>)
 8005f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8005fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005fa4:	e01c      	b.n	8005fe0 <UART_SetConfig+0x6d0>
 8005fa6:	bf00      	nop
 8005fa8:	40011400 	.word	0x40011400
 8005fac:	58024400 	.word	0x58024400
 8005fb0:	40007800 	.word	0x40007800
 8005fb4:	40007c00 	.word	0x40007c00
 8005fb8:	58000c00 	.word	0x58000c00
 8005fbc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005fc0:	4b9d      	ldr	r3, [pc, #628]	; (8006238 <UART_SetConfig+0x928>)
 8005fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005fc4:	e00c      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005fc6:	4b9d      	ldr	r3, [pc, #628]	; (800623c <UART_SetConfig+0x92c>)
 8005fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005fca:	e009      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005fd2:	e005      	b.n	8005fe0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005fde:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	f000 81de 	beq.w	80063a4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	4a94      	ldr	r2, [pc, #592]	; (8006240 <UART_SetConfig+0x930>)
 8005fee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ff6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ffa:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	4413      	add	r3, r2
 8006006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006008:	429a      	cmp	r2, r3
 800600a:	d305      	bcc.n	8006018 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006014:	429a      	cmp	r2, r3
 8006016:	d903      	bls.n	8006020 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800601e:	e1c1      	b.n	80063a4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006022:	2200      	movs	r2, #0
 8006024:	60bb      	str	r3, [r7, #8]
 8006026:	60fa      	str	r2, [r7, #12]
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	4a84      	ldr	r2, [pc, #528]	; (8006240 <UART_SetConfig+0x930>)
 800602e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006032:	b29b      	uxth	r3, r3
 8006034:	2200      	movs	r2, #0
 8006036:	603b      	str	r3, [r7, #0]
 8006038:	607a      	str	r2, [r7, #4]
 800603a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800603e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006042:	f7fa f9a5 	bl	8000390 <__aeabi_uldivmod>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4610      	mov	r0, r2
 800604c:	4619      	mov	r1, r3
 800604e:	f04f 0200 	mov.w	r2, #0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	020b      	lsls	r3, r1, #8
 8006058:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800605c:	0202      	lsls	r2, r0, #8
 800605e:	6979      	ldr	r1, [r7, #20]
 8006060:	6849      	ldr	r1, [r1, #4]
 8006062:	0849      	lsrs	r1, r1, #1
 8006064:	2000      	movs	r0, #0
 8006066:	460c      	mov	r4, r1
 8006068:	4605      	mov	r5, r0
 800606a:	eb12 0804 	adds.w	r8, r2, r4
 800606e:	eb43 0905 	adc.w	r9, r3, r5
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	469a      	mov	sl, r3
 800607a:	4693      	mov	fp, r2
 800607c:	4652      	mov	r2, sl
 800607e:	465b      	mov	r3, fp
 8006080:	4640      	mov	r0, r8
 8006082:	4649      	mov	r1, r9
 8006084:	f7fa f984 	bl	8000390 <__aeabi_uldivmod>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4613      	mov	r3, r2
 800608e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006096:	d308      	bcc.n	80060aa <UART_SetConfig+0x79a>
 8006098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800609a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800609e:	d204      	bcs.n	80060aa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060a6:	60da      	str	r2, [r3, #12]
 80060a8:	e17c      	b.n	80063a4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80060b0:	e178      	b.n	80063a4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	69db      	ldr	r3, [r3, #28]
 80060b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060ba:	f040 80c5 	bne.w	8006248 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80060be:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80060c2:	2b20      	cmp	r3, #32
 80060c4:	dc48      	bgt.n	8006158 <UART_SetConfig+0x848>
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	db7b      	blt.n	80061c2 <UART_SetConfig+0x8b2>
 80060ca:	2b20      	cmp	r3, #32
 80060cc:	d879      	bhi.n	80061c2 <UART_SetConfig+0x8b2>
 80060ce:	a201      	add	r2, pc, #4	; (adr r2, 80060d4 <UART_SetConfig+0x7c4>)
 80060d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d4:	0800615f 	.word	0x0800615f
 80060d8:	08006167 	.word	0x08006167
 80060dc:	080061c3 	.word	0x080061c3
 80060e0:	080061c3 	.word	0x080061c3
 80060e4:	0800616f 	.word	0x0800616f
 80060e8:	080061c3 	.word	0x080061c3
 80060ec:	080061c3 	.word	0x080061c3
 80060f0:	080061c3 	.word	0x080061c3
 80060f4:	0800617f 	.word	0x0800617f
 80060f8:	080061c3 	.word	0x080061c3
 80060fc:	080061c3 	.word	0x080061c3
 8006100:	080061c3 	.word	0x080061c3
 8006104:	080061c3 	.word	0x080061c3
 8006108:	080061c3 	.word	0x080061c3
 800610c:	080061c3 	.word	0x080061c3
 8006110:	080061c3 	.word	0x080061c3
 8006114:	0800618f 	.word	0x0800618f
 8006118:	080061c3 	.word	0x080061c3
 800611c:	080061c3 	.word	0x080061c3
 8006120:	080061c3 	.word	0x080061c3
 8006124:	080061c3 	.word	0x080061c3
 8006128:	080061c3 	.word	0x080061c3
 800612c:	080061c3 	.word	0x080061c3
 8006130:	080061c3 	.word	0x080061c3
 8006134:	080061c3 	.word	0x080061c3
 8006138:	080061c3 	.word	0x080061c3
 800613c:	080061c3 	.word	0x080061c3
 8006140:	080061c3 	.word	0x080061c3
 8006144:	080061c3 	.word	0x080061c3
 8006148:	080061c3 	.word	0x080061c3
 800614c:	080061c3 	.word	0x080061c3
 8006150:	080061c3 	.word	0x080061c3
 8006154:	080061b5 	.word	0x080061b5
 8006158:	2b40      	cmp	r3, #64	; 0x40
 800615a:	d02e      	beq.n	80061ba <UART_SetConfig+0x8aa>
 800615c:	e031      	b.n	80061c2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800615e:	f7fd ff5d 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8006162:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006164:	e033      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006166:	f7fd ff6f 	bl	8004048 <HAL_RCC_GetPCLK2Freq>
 800616a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800616c:	e02f      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800616e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006172:	4618      	mov	r0, r3
 8006174:	f7fe feda 	bl	8004f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800617c:	e027      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800617e:	f107 0318 	add.w	r3, r7, #24
 8006182:	4618      	mov	r0, r3
 8006184:	f7ff f826 	bl	80051d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800618c:	e01f      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800618e:	4b2d      	ldr	r3, [pc, #180]	; (8006244 <UART_SetConfig+0x934>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d009      	beq.n	80061ae <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800619a:	4b2a      	ldr	r3, [pc, #168]	; (8006244 <UART_SetConfig+0x934>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	08db      	lsrs	r3, r3, #3
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	4a24      	ldr	r2, [pc, #144]	; (8006238 <UART_SetConfig+0x928>)
 80061a6:	fa22 f303 	lsr.w	r3, r2, r3
 80061aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80061ac:	e00f      	b.n	80061ce <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80061ae:	4b22      	ldr	r3, [pc, #136]	; (8006238 <UART_SetConfig+0x928>)
 80061b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80061b2:	e00c      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80061b4:	4b21      	ldr	r3, [pc, #132]	; (800623c <UART_SetConfig+0x92c>)
 80061b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80061b8:	e009      	b.n	80061ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80061c0:	e005      	b.n	80061ce <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80061cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 80e7 	beq.w	80063a4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	4a19      	ldr	r2, [pc, #100]	; (8006240 <UART_SetConfig+0x930>)
 80061dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061e0:	461a      	mov	r2, r3
 80061e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80061e8:	005a      	lsls	r2, r3, #1
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	085b      	lsrs	r3, r3, #1
 80061f0:	441a      	add	r2, r3
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	2b0f      	cmp	r3, #15
 8006200:	d916      	bls.n	8006230 <UART_SetConfig+0x920>
 8006202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006208:	d212      	bcs.n	8006230 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800620a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620c:	b29b      	uxth	r3, r3
 800620e:	f023 030f 	bic.w	r3, r3, #15
 8006212:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006216:	085b      	lsrs	r3, r3, #1
 8006218:	b29b      	uxth	r3, r3
 800621a:	f003 0307 	and.w	r3, r3, #7
 800621e:	b29a      	uxth	r2, r3
 8006220:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006222:	4313      	orrs	r3, r2
 8006224:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800622c:	60da      	str	r2, [r3, #12]
 800622e:	e0b9      	b.n	80063a4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006236:	e0b5      	b.n	80063a4 <UART_SetConfig+0xa94>
 8006238:	03d09000 	.word	0x03d09000
 800623c:	003d0900 	.word	0x003d0900
 8006240:	08007900 	.word	0x08007900
 8006244:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006248:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800624c:	2b20      	cmp	r3, #32
 800624e:	dc49      	bgt.n	80062e4 <UART_SetConfig+0x9d4>
 8006250:	2b00      	cmp	r3, #0
 8006252:	db7c      	blt.n	800634e <UART_SetConfig+0xa3e>
 8006254:	2b20      	cmp	r3, #32
 8006256:	d87a      	bhi.n	800634e <UART_SetConfig+0xa3e>
 8006258:	a201      	add	r2, pc, #4	; (adr r2, 8006260 <UART_SetConfig+0x950>)
 800625a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625e:	bf00      	nop
 8006260:	080062eb 	.word	0x080062eb
 8006264:	080062f3 	.word	0x080062f3
 8006268:	0800634f 	.word	0x0800634f
 800626c:	0800634f 	.word	0x0800634f
 8006270:	080062fb 	.word	0x080062fb
 8006274:	0800634f 	.word	0x0800634f
 8006278:	0800634f 	.word	0x0800634f
 800627c:	0800634f 	.word	0x0800634f
 8006280:	0800630b 	.word	0x0800630b
 8006284:	0800634f 	.word	0x0800634f
 8006288:	0800634f 	.word	0x0800634f
 800628c:	0800634f 	.word	0x0800634f
 8006290:	0800634f 	.word	0x0800634f
 8006294:	0800634f 	.word	0x0800634f
 8006298:	0800634f 	.word	0x0800634f
 800629c:	0800634f 	.word	0x0800634f
 80062a0:	0800631b 	.word	0x0800631b
 80062a4:	0800634f 	.word	0x0800634f
 80062a8:	0800634f 	.word	0x0800634f
 80062ac:	0800634f 	.word	0x0800634f
 80062b0:	0800634f 	.word	0x0800634f
 80062b4:	0800634f 	.word	0x0800634f
 80062b8:	0800634f 	.word	0x0800634f
 80062bc:	0800634f 	.word	0x0800634f
 80062c0:	0800634f 	.word	0x0800634f
 80062c4:	0800634f 	.word	0x0800634f
 80062c8:	0800634f 	.word	0x0800634f
 80062cc:	0800634f 	.word	0x0800634f
 80062d0:	0800634f 	.word	0x0800634f
 80062d4:	0800634f 	.word	0x0800634f
 80062d8:	0800634f 	.word	0x0800634f
 80062dc:	0800634f 	.word	0x0800634f
 80062e0:	08006341 	.word	0x08006341
 80062e4:	2b40      	cmp	r3, #64	; 0x40
 80062e6:	d02e      	beq.n	8006346 <UART_SetConfig+0xa36>
 80062e8:	e031      	b.n	800634e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ea:	f7fd fe97 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 80062ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80062f0:	e033      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062f2:	f7fd fea9 	bl	8004048 <HAL_RCC_GetPCLK2Freq>
 80062f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80062f8:	e02f      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fe fe14 	bl	8004f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006306:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006308:	e027      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800630a:	f107 0318 	add.w	r3, r7, #24
 800630e:	4618      	mov	r0, r3
 8006310:	f7fe ff60 	bl	80051d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006318:	e01f      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800631a:	4b2d      	ldr	r3, [pc, #180]	; (80063d0 <UART_SetConfig+0xac0>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d009      	beq.n	800633a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006326:	4b2a      	ldr	r3, [pc, #168]	; (80063d0 <UART_SetConfig+0xac0>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	08db      	lsrs	r3, r3, #3
 800632c:	f003 0303 	and.w	r3, r3, #3
 8006330:	4a28      	ldr	r2, [pc, #160]	; (80063d4 <UART_SetConfig+0xac4>)
 8006332:	fa22 f303 	lsr.w	r3, r2, r3
 8006336:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006338:	e00f      	b.n	800635a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800633a:	4b26      	ldr	r3, [pc, #152]	; (80063d4 <UART_SetConfig+0xac4>)
 800633c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800633e:	e00c      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006340:	4b25      	ldr	r3, [pc, #148]	; (80063d8 <UART_SetConfig+0xac8>)
 8006342:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006344:	e009      	b.n	800635a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800634a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800634c:	e005      	b.n	800635a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800634e:	2300      	movs	r3, #0
 8006350:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006358:	bf00      	nop
    }

    if (pclk != 0U)
 800635a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800635c:	2b00      	cmp	r3, #0
 800635e:	d021      	beq.n	80063a4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006364:	4a1d      	ldr	r2, [pc, #116]	; (80063dc <UART_SetConfig+0xacc>)
 8006366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800636a:	461a      	mov	r2, r3
 800636c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800636e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	085b      	lsrs	r3, r3, #1
 8006378:	441a      	add	r2, r3
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006382:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006386:	2b0f      	cmp	r3, #15
 8006388:	d909      	bls.n	800639e <UART_SetConfig+0xa8e>
 800638a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006390:	d205      	bcs.n	800639e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006394:	b29a      	uxth	r2, r3
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	60da      	str	r2, [r3, #12]
 800639c:	e002      	b.n	80063a4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	2200      	movs	r2, #0
 80063b8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	2200      	movs	r2, #0
 80063be:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80063c0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3748      	adds	r7, #72	; 0x48
 80063c8:	46bd      	mov	sp, r7
 80063ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063ce:	bf00      	nop
 80063d0:	58024400 	.word	0x58024400
 80063d4:	03d09000 	.word	0x03d09000
 80063d8:	003d0900 	.word	0x003d0900
 80063dc:	08007900 	.word	0x08007900

080063e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ec:	f003 0301 	and.w	r3, r3, #1
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00a      	beq.n	800640a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	430a      	orrs	r2, r1
 8006408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00a      	beq.n	800642c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006430:	f003 0304 	and.w	r3, r3, #4
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00a      	beq.n	800644e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006452:	f003 0308 	and.w	r3, r3, #8
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00a      	beq.n	8006470 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	430a      	orrs	r2, r1
 800646e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006474:	f003 0310 	and.w	r3, r3, #16
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00a      	beq.n	80064b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	430a      	orrs	r2, r1
 80064b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01a      	beq.n	80064f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064de:	d10a      	bne.n	80064f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00a      	beq.n	8006518 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	605a      	str	r2, [r3, #4]
  }
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af02      	add	r7, sp, #8
 800652a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006534:	f7fa ffa6 	bl	8001484 <HAL_GetTick>
 8006538:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0308 	and.w	r3, r3, #8
 8006544:	2b08      	cmp	r3, #8
 8006546:	d10e      	bne.n	8006566 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006548:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f82f 	bl	80065ba <UART_WaitOnFlagUntilTimeout>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e025      	b.n	80065b2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b04      	cmp	r3, #4
 8006572:	d10e      	bne.n	8006592 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006574:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f819 	bl	80065ba <UART_WaitOnFlagUntilTimeout>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e00f      	b.n	80065b2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2220      	movs	r2, #32
 8006596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b09c      	sub	sp, #112	; 0x70
 80065be:	af00      	add	r7, sp, #0
 80065c0:	60f8      	str	r0, [r7, #12]
 80065c2:	60b9      	str	r1, [r7, #8]
 80065c4:	603b      	str	r3, [r7, #0]
 80065c6:	4613      	mov	r3, r2
 80065c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ca:	e0a9      	b.n	8006720 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d2:	f000 80a5 	beq.w	8006720 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065d6:	f7fa ff55 	bl	8001484 <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d302      	bcc.n	80065ec <UART_WaitOnFlagUntilTimeout+0x32>
 80065e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d140      	bne.n	800666e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80065fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006600:	667b      	str	r3, [r7, #100]	; 0x64
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	461a      	mov	r2, r3
 8006608:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800660a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800660c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006610:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006618:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e6      	bne.n	80065ec <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	3308      	adds	r3, #8
 8006624:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800662e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006630:	f023 0301 	bic.w	r3, r3, #1
 8006634:	663b      	str	r3, [r7, #96]	; 0x60
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	3308      	adds	r3, #8
 800663c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800663e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006640:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006644:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800664c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e5      	bne.n	800661e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2220      	movs	r2, #32
 8006656:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2220      	movs	r2, #32
 800665e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e069      	b.n	8006742 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0304 	and.w	r3, r3, #4
 8006678:	2b00      	cmp	r3, #0
 800667a:	d051      	beq.n	8006720 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006686:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800668a:	d149      	bne.n	8006720 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006694:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669e:	e853 3f00 	ldrex	r3, [r3]
 80066a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	461a      	mov	r2, r3
 80066b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b4:	637b      	str	r3, [r7, #52]	; 0x34
 80066b6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066bc:	e841 2300 	strex	r3, r2, [r1]
 80066c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1e6      	bne.n	8006696 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3308      	adds	r3, #8
 80066ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	613b      	str	r3, [r7, #16]
   return(result);
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	66bb      	str	r3, [r7, #104]	; 0x68
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3308      	adds	r3, #8
 80066e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80066e8:	623a      	str	r2, [r7, #32]
 80066ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ec:	69f9      	ldr	r1, [r7, #28]
 80066ee:	6a3a      	ldr	r2, [r7, #32]
 80066f0:	e841 2300 	strex	r3, r2, [r1]
 80066f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1e5      	bne.n	80066c8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2220      	movs	r2, #32
 8006700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2220      	movs	r2, #32
 8006708:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2220      	movs	r2, #32
 8006710:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e010      	b.n	8006742 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69da      	ldr	r2, [r3, #28]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	4013      	ands	r3, r2
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	429a      	cmp	r2, r3
 800672e:	bf0c      	ite	eq
 8006730:	2301      	moveq	r3, #1
 8006732:	2300      	movne	r3, #0
 8006734:	b2db      	uxtb	r3, r3
 8006736:	461a      	mov	r2, r3
 8006738:	79fb      	ldrb	r3, [r7, #7]
 800673a:	429a      	cmp	r2, r3
 800673c:	f43f af46 	beq.w	80065cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3770      	adds	r7, #112	; 0x70
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800674a:	b480      	push	{r7}
 800674c:	b085      	sub	sp, #20
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006758:	2b01      	cmp	r3, #1
 800675a:	d101      	bne.n	8006760 <HAL_UARTEx_DisableFifoMode+0x16>
 800675c:	2302      	movs	r3, #2
 800675e:	e027      	b.n	80067b0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2224      	movs	r2, #36	; 0x24
 800676c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0201 	bic.w	r2, r2, #1
 8006786:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800678e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2220      	movs	r2, #32
 80067a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d101      	bne.n	80067d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80067d0:	2302      	movs	r3, #2
 80067d2:	e02d      	b.n	8006830 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2224      	movs	r2, #36	; 0x24
 80067e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f022 0201 	bic.w	r2, r2, #1
 80067fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	683a      	ldr	r2, [r7, #0]
 800680c:	430a      	orrs	r2, r1
 800680e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f84f 	bl	80068b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2220      	movs	r2, #32
 8006822:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006848:	2b01      	cmp	r3, #1
 800684a:	d101      	bne.n	8006850 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800684c:	2302      	movs	r3, #2
 800684e:	e02d      	b.n	80068ac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2224      	movs	r2, #36	; 0x24
 800685c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f022 0201 	bic.w	r2, r2, #1
 8006876:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f811 	bl	80068b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2220      	movs	r2, #32
 800689e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b085      	sub	sp, #20
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d108      	bne.n	80068d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80068d4:	e031      	b.n	800693a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80068d6:	2310      	movs	r3, #16
 80068d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80068da:	2310      	movs	r3, #16
 80068dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	0e5b      	lsrs	r3, r3, #25
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	f003 0307 	and.w	r3, r3, #7
 80068ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	0f5b      	lsrs	r3, r3, #29
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	7b3a      	ldrb	r2, [r7, #12]
 8006902:	4911      	ldr	r1, [pc, #68]	; (8006948 <UARTEx_SetNbDataToProcess+0x94>)
 8006904:	5c8a      	ldrb	r2, [r1, r2]
 8006906:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800690a:	7b3a      	ldrb	r2, [r7, #12]
 800690c:	490f      	ldr	r1, [pc, #60]	; (800694c <UARTEx_SetNbDataToProcess+0x98>)
 800690e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006910:	fb93 f3f2 	sdiv	r3, r3, r2
 8006914:	b29a      	uxth	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800691c:	7bfb      	ldrb	r3, [r7, #15]
 800691e:	7b7a      	ldrb	r2, [r7, #13]
 8006920:	4909      	ldr	r1, [pc, #36]	; (8006948 <UARTEx_SetNbDataToProcess+0x94>)
 8006922:	5c8a      	ldrb	r2, [r1, r2]
 8006924:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006928:	7b7a      	ldrb	r2, [r7, #13]
 800692a:	4908      	ldr	r1, [pc, #32]	; (800694c <UARTEx_SetNbDataToProcess+0x98>)
 800692c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800692e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006932:	b29a      	uxth	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800693a:	bf00      	nop
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	08007918 	.word	0x08007918
 800694c:	08007920 	.word	0x08007920

08006950 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006950:	b084      	sub	sp, #16
 8006952:	b580      	push	{r7, lr}
 8006954:	b084      	sub	sp, #16
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	f107 001c 	add.w	r0, r7, #28
 800695e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006964:	2b01      	cmp	r3, #1
 8006966:	d120      	bne.n	80069aa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	4b2a      	ldr	r3, [pc, #168]	; (8006a24 <USB_CoreInit+0xd4>)
 800697a:	4013      	ands	r3, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800698c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698e:	2b01      	cmp	r3, #1
 8006990:	d105      	bne.n	800699e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 faac 	bl	8006efc <USB_CoreReset>
 80069a4:	4603      	mov	r3, r0
 80069a6:	73fb      	strb	r3, [r7, #15]
 80069a8:	e01a      	b.n	80069e0 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 faa0 	bl	8006efc <USB_CoreReset>
 80069bc:	4603      	mov	r3, r0
 80069be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80069c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d106      	bne.n	80069d4 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	639a      	str	r2, [r3, #56]	; 0x38
 80069d2:	e005      	b.n	80069e0 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80069e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d116      	bne.n	8006a14 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80069f4:	4b0c      	ldr	r3, [pc, #48]	; (8006a28 <USB_CoreInit+0xd8>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	f043 0206 	orr.w	r2, r3, #6
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f043 0220 	orr.w	r2, r3, #32
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a20:	b004      	add	sp, #16
 8006a22:	4770      	bx	lr
 8006a24:	ffbdffbf 	.word	0xffbdffbf
 8006a28:	03ee0000 	.word	0x03ee0000

08006a2c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f023 0201 	bic.w	r2, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a4e:	b580      	push	{r7, lr}
 8006a50:	b084      	sub	sp, #16
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
 8006a56:	460b      	mov	r3, r1
 8006a58:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a6a:	78fb      	ldrb	r3, [r7, #3]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d115      	bne.n	8006a9c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006a7c:	2001      	movs	r0, #1
 8006a7e:	f7fa fd0d 	bl	800149c <HAL_Delay>
      ms++;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	3301      	adds	r3, #1
 8006a86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fa29 	bl	8006ee0 <USB_GetMode>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d01e      	beq.n	8006ad2 <USB_SetCurrentMode+0x84>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2b31      	cmp	r3, #49	; 0x31
 8006a98:	d9f0      	bls.n	8006a7c <USB_SetCurrentMode+0x2e>
 8006a9a:	e01a      	b.n	8006ad2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a9c:	78fb      	ldrb	r3, [r7, #3]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d115      	bne.n	8006ace <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006aae:	2001      	movs	r0, #1
 8006ab0:	f7fa fcf4 	bl	800149c <HAL_Delay>
      ms++;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fa10 	bl	8006ee0 <USB_GetMode>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d005      	beq.n	8006ad2 <USB_SetCurrentMode+0x84>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2b31      	cmp	r3, #49	; 0x31
 8006aca:	d9f0      	bls.n	8006aae <USB_SetCurrentMode+0x60>
 8006acc:	e001      	b.n	8006ad2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e005      	b.n	8006ade <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2b32      	cmp	r3, #50	; 0x32
 8006ad6:	d101      	bne.n	8006adc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e000      	b.n	8006ade <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ae8:	b084      	sub	sp, #16
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b086      	sub	sp, #24
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
 8006af2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006af6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b02:	2300      	movs	r3, #0
 8006b04:	613b      	str	r3, [r7, #16]
 8006b06:	e009      	b.n	8006b1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	3340      	adds	r3, #64	; 0x40
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	4413      	add	r3, r2
 8006b12:	2200      	movs	r2, #0
 8006b14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	613b      	str	r3, [r7, #16]
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	2b0e      	cmp	r3, #14
 8006b20:	d9f2      	bls.n	8006b08 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d11c      	bne.n	8006b62 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b36:	f043 0302 	orr.w	r3, r3, #2
 8006b3a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b40:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	601a      	str	r2, [r3, #0]
 8006b60:	e005      	b.n	8006b6e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b66:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b74:	461a      	mov	r2, r3
 8006b76:	2300      	movs	r3, #0
 8006b78:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b80:	4619      	mov	r1, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b88:	461a      	mov	r2, r3
 8006b8a:	680b      	ldr	r3, [r1, #0]
 8006b8c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d10c      	bne.n	8006bae <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d104      	bne.n	8006ba4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f000 f965 	bl	8006e6c <USB_SetDevSpeed>
 8006ba2:	e008      	b.n	8006bb6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f960 	bl	8006e6c <USB_SetDevSpeed>
 8006bac:	e003      	b.n	8006bb6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006bae:	2103      	movs	r1, #3
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f95b 	bl	8006e6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006bb6:	2110      	movs	r1, #16
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f8f3 	bl	8006da4 <USB_FlushTxFifo>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f91f 	bl	8006e0c <USB_FlushRxFifo>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bde:	461a      	mov	r2, r3
 8006be0:	2300      	movs	r3, #0
 8006be2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bea:	461a      	mov	r2, r3
 8006bec:	2300      	movs	r3, #0
 8006bee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	613b      	str	r3, [r7, #16]
 8006c00:	e043      	b.n	8006c8a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	015a      	lsls	r2, r3, #5
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c18:	d118      	bne.n	8006c4c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10a      	bne.n	8006c36 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	015a      	lsls	r2, r3, #5
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	4413      	add	r3, r2
 8006c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c32:	6013      	str	r3, [r2, #0]
 8006c34:	e013      	b.n	8006c5e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	015a      	lsls	r2, r3, #5
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c42:	461a      	mov	r2, r3
 8006c44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	e008      	b.n	8006c5e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	015a      	lsls	r2, r3, #5
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4413      	add	r3, r2
 8006c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c58:	461a      	mov	r2, r3
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	015a      	lsls	r2, r3, #5
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	4413      	add	r3, r2
 8006c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	3301      	adds	r3, #1
 8006c88:	613b      	str	r3, [r7, #16]
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d3b7      	bcc.n	8006c02 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c92:	2300      	movs	r3, #0
 8006c94:	613b      	str	r3, [r7, #16]
 8006c96:	e043      	b.n	8006d20 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	015a      	lsls	r2, r3, #5
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006caa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cae:	d118      	bne.n	8006ce2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10a      	bne.n	8006ccc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	015a      	lsls	r2, r3, #5
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	4413      	add	r3, r2
 8006cbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	e013      	b.n	8006cf4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006cde:	6013      	str	r3, [r2, #0]
 8006ce0:	e008      	b.n	8006cf4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	015a      	lsls	r2, r3, #5
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	4413      	add	r3, r2
 8006cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cee:	461a      	mov	r2, r3
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	015a      	lsls	r2, r3, #5
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d00:	461a      	mov	r2, r3
 8006d02:	2300      	movs	r3, #0
 8006d04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	015a      	lsls	r2, r3, #5
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d12:	461a      	mov	r2, r3
 8006d14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	613b      	str	r3, [r7, #16]
 8006d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d3b7      	bcc.n	8006c98 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d3a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006d48:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d105      	bne.n	8006d5c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	f043 0210 	orr.w	r2, r3, #16
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	699a      	ldr	r2, [r3, #24]
 8006d60:	4b0e      	ldr	r3, [pc, #56]	; (8006d9c <USB_DevInit+0x2b4>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d005      	beq.n	8006d7a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	f043 0208 	orr.w	r2, r3, #8
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d105      	bne.n	8006d8c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	699a      	ldr	r2, [r3, #24]
 8006d84:	4b06      	ldr	r3, [pc, #24]	; (8006da0 <USB_DevInit+0x2b8>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3718      	adds	r7, #24
 8006d92:	46bd      	mov	sp, r7
 8006d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d98:	b004      	add	sp, #16
 8006d9a:	4770      	bx	lr
 8006d9c:	803c3800 	.word	0x803c3800
 8006da0:	40000004 	.word	0x40000004

08006da4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3301      	adds	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4a13      	ldr	r2, [pc, #76]	; (8006e08 <USB_FlushTxFifo+0x64>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d901      	bls.n	8006dc4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e01b      	b.n	8006dfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	daf2      	bge.n	8006db2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	019b      	lsls	r3, r3, #6
 8006dd4:	f043 0220 	orr.w	r2, r3, #32
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	3301      	adds	r3, #1
 8006de0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4a08      	ldr	r2, [pc, #32]	; (8006e08 <USB_FlushTxFifo+0x64>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d901      	bls.n	8006dee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e006      	b.n	8006dfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b20      	cmp	r3, #32
 8006df8:	d0f0      	beq.n	8006ddc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006dfa:	2300      	movs	r3, #0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3714      	adds	r7, #20
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	00030d40 	.word	0x00030d40

08006e0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	4a11      	ldr	r2, [pc, #68]	; (8006e68 <USB_FlushRxFifo+0x5c>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d901      	bls.n	8006e2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e018      	b.n	8006e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	daf2      	bge.n	8006e18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e32:	2300      	movs	r3, #0
 8006e34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2210      	movs	r2, #16
 8006e3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a08      	ldr	r2, [pc, #32]	; (8006e68 <USB_FlushRxFifo+0x5c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d901      	bls.n	8006e4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e006      	b.n	8006e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	f003 0310 	and.w	r3, r3, #16
 8006e56:	2b10      	cmp	r3, #16
 8006e58:	d0f0      	beq.n	8006e3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	00030d40 	.word	0x00030d40

08006e6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	78fb      	ldrb	r3, [r7, #3]
 8006e86:	68f9      	ldr	r1, [r7, #12]
 8006e88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3714      	adds	r7, #20
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b085      	sub	sp, #20
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006eb8:	f023 0303 	bic.w	r3, r3, #3
 8006ebc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ecc:	f043 0302 	orr.w	r3, r3, #2
 8006ed0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3714      	adds	r7, #20
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	f003 0301 	and.w	r3, r3, #1
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	4a13      	ldr	r2, [pc, #76]	; (8006f60 <USB_CoreReset+0x64>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d901      	bls.n	8006f1a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e01b      	b.n	8006f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	daf2      	bge.n	8006f08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006f22:	2300      	movs	r3, #0
 8006f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f043 0201 	orr.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	3301      	adds	r3, #1
 8006f36:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	4a09      	ldr	r2, [pc, #36]	; (8006f60 <USB_CoreReset+0x64>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d901      	bls.n	8006f44 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e006      	b.n	8006f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d0f0      	beq.n	8006f32 <USB_CoreReset+0x36>

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3714      	adds	r7, #20
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	00030d40 	.word	0x00030d40

08006f64 <__errno>:
 8006f64:	4b01      	ldr	r3, [pc, #4]	; (8006f6c <__errno+0x8>)
 8006f66:	6818      	ldr	r0, [r3, #0]
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	24000010 	.word	0x24000010

08006f70 <__libc_init_array>:
 8006f70:	b570      	push	{r4, r5, r6, lr}
 8006f72:	4d0d      	ldr	r5, [pc, #52]	; (8006fa8 <__libc_init_array+0x38>)
 8006f74:	4c0d      	ldr	r4, [pc, #52]	; (8006fac <__libc_init_array+0x3c>)
 8006f76:	1b64      	subs	r4, r4, r5
 8006f78:	10a4      	asrs	r4, r4, #2
 8006f7a:	2600      	movs	r6, #0
 8006f7c:	42a6      	cmp	r6, r4
 8006f7e:	d109      	bne.n	8006f94 <__libc_init_array+0x24>
 8006f80:	4d0b      	ldr	r5, [pc, #44]	; (8006fb0 <__libc_init_array+0x40>)
 8006f82:	4c0c      	ldr	r4, [pc, #48]	; (8006fb4 <__libc_init_array+0x44>)
 8006f84:	f000 fc8e 	bl	80078a4 <_init>
 8006f88:	1b64      	subs	r4, r4, r5
 8006f8a:	10a4      	asrs	r4, r4, #2
 8006f8c:	2600      	movs	r6, #0
 8006f8e:	42a6      	cmp	r6, r4
 8006f90:	d105      	bne.n	8006f9e <__libc_init_array+0x2e>
 8006f92:	bd70      	pop	{r4, r5, r6, pc}
 8006f94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f98:	4798      	blx	r3
 8006f9a:	3601      	adds	r6, #1
 8006f9c:	e7ee      	b.n	8006f7c <__libc_init_array+0xc>
 8006f9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fa2:	4798      	blx	r3
 8006fa4:	3601      	adds	r6, #1
 8006fa6:	e7f2      	b.n	8006f8e <__libc_init_array+0x1e>
 8006fa8:	08007964 	.word	0x08007964
 8006fac:	08007964 	.word	0x08007964
 8006fb0:	08007964 	.word	0x08007964
 8006fb4:	08007968 	.word	0x08007968

08006fb8 <memset>:
 8006fb8:	4402      	add	r2, r0
 8006fba:	4603      	mov	r3, r0
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d100      	bne.n	8006fc2 <memset+0xa>
 8006fc0:	4770      	bx	lr
 8006fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8006fc6:	e7f9      	b.n	8006fbc <memset+0x4>

08006fc8 <siprintf>:
 8006fc8:	b40e      	push	{r1, r2, r3}
 8006fca:	b500      	push	{lr}
 8006fcc:	b09c      	sub	sp, #112	; 0x70
 8006fce:	ab1d      	add	r3, sp, #116	; 0x74
 8006fd0:	9002      	str	r0, [sp, #8]
 8006fd2:	9006      	str	r0, [sp, #24]
 8006fd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006fd8:	4809      	ldr	r0, [pc, #36]	; (8007000 <siprintf+0x38>)
 8006fda:	9107      	str	r1, [sp, #28]
 8006fdc:	9104      	str	r1, [sp, #16]
 8006fde:	4909      	ldr	r1, [pc, #36]	; (8007004 <siprintf+0x3c>)
 8006fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fe4:	9105      	str	r1, [sp, #20]
 8006fe6:	6800      	ldr	r0, [r0, #0]
 8006fe8:	9301      	str	r3, [sp, #4]
 8006fea:	a902      	add	r1, sp, #8
 8006fec:	f000 f868 	bl	80070c0 <_svfiprintf_r>
 8006ff0:	9b02      	ldr	r3, [sp, #8]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	b01c      	add	sp, #112	; 0x70
 8006ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ffc:	b003      	add	sp, #12
 8006ffe:	4770      	bx	lr
 8007000:	24000010 	.word	0x24000010
 8007004:	ffff0208 	.word	0xffff0208

08007008 <__ssputs_r>:
 8007008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800700c:	688e      	ldr	r6, [r1, #8]
 800700e:	429e      	cmp	r6, r3
 8007010:	4682      	mov	sl, r0
 8007012:	460c      	mov	r4, r1
 8007014:	4690      	mov	r8, r2
 8007016:	461f      	mov	r7, r3
 8007018:	d838      	bhi.n	800708c <__ssputs_r+0x84>
 800701a:	898a      	ldrh	r2, [r1, #12]
 800701c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007020:	d032      	beq.n	8007088 <__ssputs_r+0x80>
 8007022:	6825      	ldr	r5, [r4, #0]
 8007024:	6909      	ldr	r1, [r1, #16]
 8007026:	eba5 0901 	sub.w	r9, r5, r1
 800702a:	6965      	ldr	r5, [r4, #20]
 800702c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007030:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007034:	3301      	adds	r3, #1
 8007036:	444b      	add	r3, r9
 8007038:	106d      	asrs	r5, r5, #1
 800703a:	429d      	cmp	r5, r3
 800703c:	bf38      	it	cc
 800703e:	461d      	movcc	r5, r3
 8007040:	0553      	lsls	r3, r2, #21
 8007042:	d531      	bpl.n	80070a8 <__ssputs_r+0xa0>
 8007044:	4629      	mov	r1, r5
 8007046:	f000 fb63 	bl	8007710 <_malloc_r>
 800704a:	4606      	mov	r6, r0
 800704c:	b950      	cbnz	r0, 8007064 <__ssputs_r+0x5c>
 800704e:	230c      	movs	r3, #12
 8007050:	f8ca 3000 	str.w	r3, [sl]
 8007054:	89a3      	ldrh	r3, [r4, #12]
 8007056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800705a:	81a3      	strh	r3, [r4, #12]
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007064:	6921      	ldr	r1, [r4, #16]
 8007066:	464a      	mov	r2, r9
 8007068:	f000 fabe 	bl	80075e8 <memcpy>
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007076:	81a3      	strh	r3, [r4, #12]
 8007078:	6126      	str	r6, [r4, #16]
 800707a:	6165      	str	r5, [r4, #20]
 800707c:	444e      	add	r6, r9
 800707e:	eba5 0509 	sub.w	r5, r5, r9
 8007082:	6026      	str	r6, [r4, #0]
 8007084:	60a5      	str	r5, [r4, #8]
 8007086:	463e      	mov	r6, r7
 8007088:	42be      	cmp	r6, r7
 800708a:	d900      	bls.n	800708e <__ssputs_r+0x86>
 800708c:	463e      	mov	r6, r7
 800708e:	6820      	ldr	r0, [r4, #0]
 8007090:	4632      	mov	r2, r6
 8007092:	4641      	mov	r1, r8
 8007094:	f000 fab6 	bl	8007604 <memmove>
 8007098:	68a3      	ldr	r3, [r4, #8]
 800709a:	1b9b      	subs	r3, r3, r6
 800709c:	60a3      	str	r3, [r4, #8]
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	4433      	add	r3, r6
 80070a2:	6023      	str	r3, [r4, #0]
 80070a4:	2000      	movs	r0, #0
 80070a6:	e7db      	b.n	8007060 <__ssputs_r+0x58>
 80070a8:	462a      	mov	r2, r5
 80070aa:	f000 fba5 	bl	80077f8 <_realloc_r>
 80070ae:	4606      	mov	r6, r0
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d1e1      	bne.n	8007078 <__ssputs_r+0x70>
 80070b4:	6921      	ldr	r1, [r4, #16]
 80070b6:	4650      	mov	r0, sl
 80070b8:	f000 fabe 	bl	8007638 <_free_r>
 80070bc:	e7c7      	b.n	800704e <__ssputs_r+0x46>
	...

080070c0 <_svfiprintf_r>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	4698      	mov	r8, r3
 80070c6:	898b      	ldrh	r3, [r1, #12]
 80070c8:	061b      	lsls	r3, r3, #24
 80070ca:	b09d      	sub	sp, #116	; 0x74
 80070cc:	4607      	mov	r7, r0
 80070ce:	460d      	mov	r5, r1
 80070d0:	4614      	mov	r4, r2
 80070d2:	d50e      	bpl.n	80070f2 <_svfiprintf_r+0x32>
 80070d4:	690b      	ldr	r3, [r1, #16]
 80070d6:	b963      	cbnz	r3, 80070f2 <_svfiprintf_r+0x32>
 80070d8:	2140      	movs	r1, #64	; 0x40
 80070da:	f000 fb19 	bl	8007710 <_malloc_r>
 80070de:	6028      	str	r0, [r5, #0]
 80070e0:	6128      	str	r0, [r5, #16]
 80070e2:	b920      	cbnz	r0, 80070ee <_svfiprintf_r+0x2e>
 80070e4:	230c      	movs	r3, #12
 80070e6:	603b      	str	r3, [r7, #0]
 80070e8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ec:	e0d1      	b.n	8007292 <_svfiprintf_r+0x1d2>
 80070ee:	2340      	movs	r3, #64	; 0x40
 80070f0:	616b      	str	r3, [r5, #20]
 80070f2:	2300      	movs	r3, #0
 80070f4:	9309      	str	r3, [sp, #36]	; 0x24
 80070f6:	2320      	movs	r3, #32
 80070f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007100:	2330      	movs	r3, #48	; 0x30
 8007102:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80072ac <_svfiprintf_r+0x1ec>
 8007106:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800710a:	f04f 0901 	mov.w	r9, #1
 800710e:	4623      	mov	r3, r4
 8007110:	469a      	mov	sl, r3
 8007112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007116:	b10a      	cbz	r2, 800711c <_svfiprintf_r+0x5c>
 8007118:	2a25      	cmp	r2, #37	; 0x25
 800711a:	d1f9      	bne.n	8007110 <_svfiprintf_r+0x50>
 800711c:	ebba 0b04 	subs.w	fp, sl, r4
 8007120:	d00b      	beq.n	800713a <_svfiprintf_r+0x7a>
 8007122:	465b      	mov	r3, fp
 8007124:	4622      	mov	r2, r4
 8007126:	4629      	mov	r1, r5
 8007128:	4638      	mov	r0, r7
 800712a:	f7ff ff6d 	bl	8007008 <__ssputs_r>
 800712e:	3001      	adds	r0, #1
 8007130:	f000 80aa 	beq.w	8007288 <_svfiprintf_r+0x1c8>
 8007134:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007136:	445a      	add	r2, fp
 8007138:	9209      	str	r2, [sp, #36]	; 0x24
 800713a:	f89a 3000 	ldrb.w	r3, [sl]
 800713e:	2b00      	cmp	r3, #0
 8007140:	f000 80a2 	beq.w	8007288 <_svfiprintf_r+0x1c8>
 8007144:	2300      	movs	r3, #0
 8007146:	f04f 32ff 	mov.w	r2, #4294967295
 800714a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800714e:	f10a 0a01 	add.w	sl, sl, #1
 8007152:	9304      	str	r3, [sp, #16]
 8007154:	9307      	str	r3, [sp, #28]
 8007156:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800715a:	931a      	str	r3, [sp, #104]	; 0x68
 800715c:	4654      	mov	r4, sl
 800715e:	2205      	movs	r2, #5
 8007160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007164:	4851      	ldr	r0, [pc, #324]	; (80072ac <_svfiprintf_r+0x1ec>)
 8007166:	f7f9 f8c3 	bl	80002f0 <memchr>
 800716a:	9a04      	ldr	r2, [sp, #16]
 800716c:	b9d8      	cbnz	r0, 80071a6 <_svfiprintf_r+0xe6>
 800716e:	06d0      	lsls	r0, r2, #27
 8007170:	bf44      	itt	mi
 8007172:	2320      	movmi	r3, #32
 8007174:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007178:	0711      	lsls	r1, r2, #28
 800717a:	bf44      	itt	mi
 800717c:	232b      	movmi	r3, #43	; 0x2b
 800717e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007182:	f89a 3000 	ldrb.w	r3, [sl]
 8007186:	2b2a      	cmp	r3, #42	; 0x2a
 8007188:	d015      	beq.n	80071b6 <_svfiprintf_r+0xf6>
 800718a:	9a07      	ldr	r2, [sp, #28]
 800718c:	4654      	mov	r4, sl
 800718e:	2000      	movs	r0, #0
 8007190:	f04f 0c0a 	mov.w	ip, #10
 8007194:	4621      	mov	r1, r4
 8007196:	f811 3b01 	ldrb.w	r3, [r1], #1
 800719a:	3b30      	subs	r3, #48	; 0x30
 800719c:	2b09      	cmp	r3, #9
 800719e:	d94e      	bls.n	800723e <_svfiprintf_r+0x17e>
 80071a0:	b1b0      	cbz	r0, 80071d0 <_svfiprintf_r+0x110>
 80071a2:	9207      	str	r2, [sp, #28]
 80071a4:	e014      	b.n	80071d0 <_svfiprintf_r+0x110>
 80071a6:	eba0 0308 	sub.w	r3, r0, r8
 80071aa:	fa09 f303 	lsl.w	r3, r9, r3
 80071ae:	4313      	orrs	r3, r2
 80071b0:	9304      	str	r3, [sp, #16]
 80071b2:	46a2      	mov	sl, r4
 80071b4:	e7d2      	b.n	800715c <_svfiprintf_r+0x9c>
 80071b6:	9b03      	ldr	r3, [sp, #12]
 80071b8:	1d19      	adds	r1, r3, #4
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	9103      	str	r1, [sp, #12]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	bfbb      	ittet	lt
 80071c2:	425b      	neglt	r3, r3
 80071c4:	f042 0202 	orrlt.w	r2, r2, #2
 80071c8:	9307      	strge	r3, [sp, #28]
 80071ca:	9307      	strlt	r3, [sp, #28]
 80071cc:	bfb8      	it	lt
 80071ce:	9204      	strlt	r2, [sp, #16]
 80071d0:	7823      	ldrb	r3, [r4, #0]
 80071d2:	2b2e      	cmp	r3, #46	; 0x2e
 80071d4:	d10c      	bne.n	80071f0 <_svfiprintf_r+0x130>
 80071d6:	7863      	ldrb	r3, [r4, #1]
 80071d8:	2b2a      	cmp	r3, #42	; 0x2a
 80071da:	d135      	bne.n	8007248 <_svfiprintf_r+0x188>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	1d1a      	adds	r2, r3, #4
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	9203      	str	r2, [sp, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	bfb8      	it	lt
 80071e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80071ec:	3402      	adds	r4, #2
 80071ee:	9305      	str	r3, [sp, #20]
 80071f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80072bc <_svfiprintf_r+0x1fc>
 80071f4:	7821      	ldrb	r1, [r4, #0]
 80071f6:	2203      	movs	r2, #3
 80071f8:	4650      	mov	r0, sl
 80071fa:	f7f9 f879 	bl	80002f0 <memchr>
 80071fe:	b140      	cbz	r0, 8007212 <_svfiprintf_r+0x152>
 8007200:	2340      	movs	r3, #64	; 0x40
 8007202:	eba0 000a 	sub.w	r0, r0, sl
 8007206:	fa03 f000 	lsl.w	r0, r3, r0
 800720a:	9b04      	ldr	r3, [sp, #16]
 800720c:	4303      	orrs	r3, r0
 800720e:	3401      	adds	r4, #1
 8007210:	9304      	str	r3, [sp, #16]
 8007212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007216:	4826      	ldr	r0, [pc, #152]	; (80072b0 <_svfiprintf_r+0x1f0>)
 8007218:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800721c:	2206      	movs	r2, #6
 800721e:	f7f9 f867 	bl	80002f0 <memchr>
 8007222:	2800      	cmp	r0, #0
 8007224:	d038      	beq.n	8007298 <_svfiprintf_r+0x1d8>
 8007226:	4b23      	ldr	r3, [pc, #140]	; (80072b4 <_svfiprintf_r+0x1f4>)
 8007228:	bb1b      	cbnz	r3, 8007272 <_svfiprintf_r+0x1b2>
 800722a:	9b03      	ldr	r3, [sp, #12]
 800722c:	3307      	adds	r3, #7
 800722e:	f023 0307 	bic.w	r3, r3, #7
 8007232:	3308      	adds	r3, #8
 8007234:	9303      	str	r3, [sp, #12]
 8007236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007238:	4433      	add	r3, r6
 800723a:	9309      	str	r3, [sp, #36]	; 0x24
 800723c:	e767      	b.n	800710e <_svfiprintf_r+0x4e>
 800723e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007242:	460c      	mov	r4, r1
 8007244:	2001      	movs	r0, #1
 8007246:	e7a5      	b.n	8007194 <_svfiprintf_r+0xd4>
 8007248:	2300      	movs	r3, #0
 800724a:	3401      	adds	r4, #1
 800724c:	9305      	str	r3, [sp, #20]
 800724e:	4619      	mov	r1, r3
 8007250:	f04f 0c0a 	mov.w	ip, #10
 8007254:	4620      	mov	r0, r4
 8007256:	f810 2b01 	ldrb.w	r2, [r0], #1
 800725a:	3a30      	subs	r2, #48	; 0x30
 800725c:	2a09      	cmp	r2, #9
 800725e:	d903      	bls.n	8007268 <_svfiprintf_r+0x1a8>
 8007260:	2b00      	cmp	r3, #0
 8007262:	d0c5      	beq.n	80071f0 <_svfiprintf_r+0x130>
 8007264:	9105      	str	r1, [sp, #20]
 8007266:	e7c3      	b.n	80071f0 <_svfiprintf_r+0x130>
 8007268:	fb0c 2101 	mla	r1, ip, r1, r2
 800726c:	4604      	mov	r4, r0
 800726e:	2301      	movs	r3, #1
 8007270:	e7f0      	b.n	8007254 <_svfiprintf_r+0x194>
 8007272:	ab03      	add	r3, sp, #12
 8007274:	9300      	str	r3, [sp, #0]
 8007276:	462a      	mov	r2, r5
 8007278:	4b0f      	ldr	r3, [pc, #60]	; (80072b8 <_svfiprintf_r+0x1f8>)
 800727a:	a904      	add	r1, sp, #16
 800727c:	4638      	mov	r0, r7
 800727e:	f3af 8000 	nop.w
 8007282:	1c42      	adds	r2, r0, #1
 8007284:	4606      	mov	r6, r0
 8007286:	d1d6      	bne.n	8007236 <_svfiprintf_r+0x176>
 8007288:	89ab      	ldrh	r3, [r5, #12]
 800728a:	065b      	lsls	r3, r3, #25
 800728c:	f53f af2c 	bmi.w	80070e8 <_svfiprintf_r+0x28>
 8007290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007292:	b01d      	add	sp, #116	; 0x74
 8007294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007298:	ab03      	add	r3, sp, #12
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	462a      	mov	r2, r5
 800729e:	4b06      	ldr	r3, [pc, #24]	; (80072b8 <_svfiprintf_r+0x1f8>)
 80072a0:	a904      	add	r1, sp, #16
 80072a2:	4638      	mov	r0, r7
 80072a4:	f000 f87a 	bl	800739c <_printf_i>
 80072a8:	e7eb      	b.n	8007282 <_svfiprintf_r+0x1c2>
 80072aa:	bf00      	nop
 80072ac:	08007928 	.word	0x08007928
 80072b0:	08007932 	.word	0x08007932
 80072b4:	00000000 	.word	0x00000000
 80072b8:	08007009 	.word	0x08007009
 80072bc:	0800792e 	.word	0x0800792e

080072c0 <_printf_common>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	4616      	mov	r6, r2
 80072c6:	4699      	mov	r9, r3
 80072c8:	688a      	ldr	r2, [r1, #8]
 80072ca:	690b      	ldr	r3, [r1, #16]
 80072cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072d0:	4293      	cmp	r3, r2
 80072d2:	bfb8      	it	lt
 80072d4:	4613      	movlt	r3, r2
 80072d6:	6033      	str	r3, [r6, #0]
 80072d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072dc:	4607      	mov	r7, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	b10a      	cbz	r2, 80072e6 <_printf_common+0x26>
 80072e2:	3301      	adds	r3, #1
 80072e4:	6033      	str	r3, [r6, #0]
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	0699      	lsls	r1, r3, #26
 80072ea:	bf42      	ittt	mi
 80072ec:	6833      	ldrmi	r3, [r6, #0]
 80072ee:	3302      	addmi	r3, #2
 80072f0:	6033      	strmi	r3, [r6, #0]
 80072f2:	6825      	ldr	r5, [r4, #0]
 80072f4:	f015 0506 	ands.w	r5, r5, #6
 80072f8:	d106      	bne.n	8007308 <_printf_common+0x48>
 80072fa:	f104 0a19 	add.w	sl, r4, #25
 80072fe:	68e3      	ldr	r3, [r4, #12]
 8007300:	6832      	ldr	r2, [r6, #0]
 8007302:	1a9b      	subs	r3, r3, r2
 8007304:	42ab      	cmp	r3, r5
 8007306:	dc26      	bgt.n	8007356 <_printf_common+0x96>
 8007308:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800730c:	1e13      	subs	r3, r2, #0
 800730e:	6822      	ldr	r2, [r4, #0]
 8007310:	bf18      	it	ne
 8007312:	2301      	movne	r3, #1
 8007314:	0692      	lsls	r2, r2, #26
 8007316:	d42b      	bmi.n	8007370 <_printf_common+0xb0>
 8007318:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800731c:	4649      	mov	r1, r9
 800731e:	4638      	mov	r0, r7
 8007320:	47c0      	blx	r8
 8007322:	3001      	adds	r0, #1
 8007324:	d01e      	beq.n	8007364 <_printf_common+0xa4>
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	68e5      	ldr	r5, [r4, #12]
 800732a:	6832      	ldr	r2, [r6, #0]
 800732c:	f003 0306 	and.w	r3, r3, #6
 8007330:	2b04      	cmp	r3, #4
 8007332:	bf08      	it	eq
 8007334:	1aad      	subeq	r5, r5, r2
 8007336:	68a3      	ldr	r3, [r4, #8]
 8007338:	6922      	ldr	r2, [r4, #16]
 800733a:	bf0c      	ite	eq
 800733c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007340:	2500      	movne	r5, #0
 8007342:	4293      	cmp	r3, r2
 8007344:	bfc4      	itt	gt
 8007346:	1a9b      	subgt	r3, r3, r2
 8007348:	18ed      	addgt	r5, r5, r3
 800734a:	2600      	movs	r6, #0
 800734c:	341a      	adds	r4, #26
 800734e:	42b5      	cmp	r5, r6
 8007350:	d11a      	bne.n	8007388 <_printf_common+0xc8>
 8007352:	2000      	movs	r0, #0
 8007354:	e008      	b.n	8007368 <_printf_common+0xa8>
 8007356:	2301      	movs	r3, #1
 8007358:	4652      	mov	r2, sl
 800735a:	4649      	mov	r1, r9
 800735c:	4638      	mov	r0, r7
 800735e:	47c0      	blx	r8
 8007360:	3001      	adds	r0, #1
 8007362:	d103      	bne.n	800736c <_printf_common+0xac>
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800736c:	3501      	adds	r5, #1
 800736e:	e7c6      	b.n	80072fe <_printf_common+0x3e>
 8007370:	18e1      	adds	r1, r4, r3
 8007372:	1c5a      	adds	r2, r3, #1
 8007374:	2030      	movs	r0, #48	; 0x30
 8007376:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800737a:	4422      	add	r2, r4
 800737c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007380:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007384:	3302      	adds	r3, #2
 8007386:	e7c7      	b.n	8007318 <_printf_common+0x58>
 8007388:	2301      	movs	r3, #1
 800738a:	4622      	mov	r2, r4
 800738c:	4649      	mov	r1, r9
 800738e:	4638      	mov	r0, r7
 8007390:	47c0      	blx	r8
 8007392:	3001      	adds	r0, #1
 8007394:	d0e6      	beq.n	8007364 <_printf_common+0xa4>
 8007396:	3601      	adds	r6, #1
 8007398:	e7d9      	b.n	800734e <_printf_common+0x8e>
	...

0800739c <_printf_i>:
 800739c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073a0:	7e0f      	ldrb	r7, [r1, #24]
 80073a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073a4:	2f78      	cmp	r7, #120	; 0x78
 80073a6:	4691      	mov	r9, r2
 80073a8:	4680      	mov	r8, r0
 80073aa:	460c      	mov	r4, r1
 80073ac:	469a      	mov	sl, r3
 80073ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073b2:	d807      	bhi.n	80073c4 <_printf_i+0x28>
 80073b4:	2f62      	cmp	r7, #98	; 0x62
 80073b6:	d80a      	bhi.n	80073ce <_printf_i+0x32>
 80073b8:	2f00      	cmp	r7, #0
 80073ba:	f000 80d8 	beq.w	800756e <_printf_i+0x1d2>
 80073be:	2f58      	cmp	r7, #88	; 0x58
 80073c0:	f000 80a3 	beq.w	800750a <_printf_i+0x16e>
 80073c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073cc:	e03a      	b.n	8007444 <_printf_i+0xa8>
 80073ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073d2:	2b15      	cmp	r3, #21
 80073d4:	d8f6      	bhi.n	80073c4 <_printf_i+0x28>
 80073d6:	a101      	add	r1, pc, #4	; (adr r1, 80073dc <_printf_i+0x40>)
 80073d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073dc:	08007435 	.word	0x08007435
 80073e0:	08007449 	.word	0x08007449
 80073e4:	080073c5 	.word	0x080073c5
 80073e8:	080073c5 	.word	0x080073c5
 80073ec:	080073c5 	.word	0x080073c5
 80073f0:	080073c5 	.word	0x080073c5
 80073f4:	08007449 	.word	0x08007449
 80073f8:	080073c5 	.word	0x080073c5
 80073fc:	080073c5 	.word	0x080073c5
 8007400:	080073c5 	.word	0x080073c5
 8007404:	080073c5 	.word	0x080073c5
 8007408:	08007555 	.word	0x08007555
 800740c:	08007479 	.word	0x08007479
 8007410:	08007537 	.word	0x08007537
 8007414:	080073c5 	.word	0x080073c5
 8007418:	080073c5 	.word	0x080073c5
 800741c:	08007577 	.word	0x08007577
 8007420:	080073c5 	.word	0x080073c5
 8007424:	08007479 	.word	0x08007479
 8007428:	080073c5 	.word	0x080073c5
 800742c:	080073c5 	.word	0x080073c5
 8007430:	0800753f 	.word	0x0800753f
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	1d1a      	adds	r2, r3, #4
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	602a      	str	r2, [r5, #0]
 800743c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007440:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007444:	2301      	movs	r3, #1
 8007446:	e0a3      	b.n	8007590 <_printf_i+0x1f4>
 8007448:	6820      	ldr	r0, [r4, #0]
 800744a:	6829      	ldr	r1, [r5, #0]
 800744c:	0606      	lsls	r6, r0, #24
 800744e:	f101 0304 	add.w	r3, r1, #4
 8007452:	d50a      	bpl.n	800746a <_printf_i+0xce>
 8007454:	680e      	ldr	r6, [r1, #0]
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	2e00      	cmp	r6, #0
 800745a:	da03      	bge.n	8007464 <_printf_i+0xc8>
 800745c:	232d      	movs	r3, #45	; 0x2d
 800745e:	4276      	negs	r6, r6
 8007460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007464:	485e      	ldr	r0, [pc, #376]	; (80075e0 <_printf_i+0x244>)
 8007466:	230a      	movs	r3, #10
 8007468:	e019      	b.n	800749e <_printf_i+0x102>
 800746a:	680e      	ldr	r6, [r1, #0]
 800746c:	602b      	str	r3, [r5, #0]
 800746e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007472:	bf18      	it	ne
 8007474:	b236      	sxthne	r6, r6
 8007476:	e7ef      	b.n	8007458 <_printf_i+0xbc>
 8007478:	682b      	ldr	r3, [r5, #0]
 800747a:	6820      	ldr	r0, [r4, #0]
 800747c:	1d19      	adds	r1, r3, #4
 800747e:	6029      	str	r1, [r5, #0]
 8007480:	0601      	lsls	r1, r0, #24
 8007482:	d501      	bpl.n	8007488 <_printf_i+0xec>
 8007484:	681e      	ldr	r6, [r3, #0]
 8007486:	e002      	b.n	800748e <_printf_i+0xf2>
 8007488:	0646      	lsls	r6, r0, #25
 800748a:	d5fb      	bpl.n	8007484 <_printf_i+0xe8>
 800748c:	881e      	ldrh	r6, [r3, #0]
 800748e:	4854      	ldr	r0, [pc, #336]	; (80075e0 <_printf_i+0x244>)
 8007490:	2f6f      	cmp	r7, #111	; 0x6f
 8007492:	bf0c      	ite	eq
 8007494:	2308      	moveq	r3, #8
 8007496:	230a      	movne	r3, #10
 8007498:	2100      	movs	r1, #0
 800749a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800749e:	6865      	ldr	r5, [r4, #4]
 80074a0:	60a5      	str	r5, [r4, #8]
 80074a2:	2d00      	cmp	r5, #0
 80074a4:	bfa2      	ittt	ge
 80074a6:	6821      	ldrge	r1, [r4, #0]
 80074a8:	f021 0104 	bicge.w	r1, r1, #4
 80074ac:	6021      	strge	r1, [r4, #0]
 80074ae:	b90e      	cbnz	r6, 80074b4 <_printf_i+0x118>
 80074b0:	2d00      	cmp	r5, #0
 80074b2:	d04d      	beq.n	8007550 <_printf_i+0x1b4>
 80074b4:	4615      	mov	r5, r2
 80074b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80074ba:	fb03 6711 	mls	r7, r3, r1, r6
 80074be:	5dc7      	ldrb	r7, [r0, r7]
 80074c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80074c4:	4637      	mov	r7, r6
 80074c6:	42bb      	cmp	r3, r7
 80074c8:	460e      	mov	r6, r1
 80074ca:	d9f4      	bls.n	80074b6 <_printf_i+0x11a>
 80074cc:	2b08      	cmp	r3, #8
 80074ce:	d10b      	bne.n	80074e8 <_printf_i+0x14c>
 80074d0:	6823      	ldr	r3, [r4, #0]
 80074d2:	07de      	lsls	r6, r3, #31
 80074d4:	d508      	bpl.n	80074e8 <_printf_i+0x14c>
 80074d6:	6923      	ldr	r3, [r4, #16]
 80074d8:	6861      	ldr	r1, [r4, #4]
 80074da:	4299      	cmp	r1, r3
 80074dc:	bfde      	ittt	le
 80074de:	2330      	movle	r3, #48	; 0x30
 80074e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80074e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80074e8:	1b52      	subs	r2, r2, r5
 80074ea:	6122      	str	r2, [r4, #16]
 80074ec:	f8cd a000 	str.w	sl, [sp]
 80074f0:	464b      	mov	r3, r9
 80074f2:	aa03      	add	r2, sp, #12
 80074f4:	4621      	mov	r1, r4
 80074f6:	4640      	mov	r0, r8
 80074f8:	f7ff fee2 	bl	80072c0 <_printf_common>
 80074fc:	3001      	adds	r0, #1
 80074fe:	d14c      	bne.n	800759a <_printf_i+0x1fe>
 8007500:	f04f 30ff 	mov.w	r0, #4294967295
 8007504:	b004      	add	sp, #16
 8007506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800750a:	4835      	ldr	r0, [pc, #212]	; (80075e0 <_printf_i+0x244>)
 800750c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007510:	6829      	ldr	r1, [r5, #0]
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	f851 6b04 	ldr.w	r6, [r1], #4
 8007518:	6029      	str	r1, [r5, #0]
 800751a:	061d      	lsls	r5, r3, #24
 800751c:	d514      	bpl.n	8007548 <_printf_i+0x1ac>
 800751e:	07df      	lsls	r7, r3, #31
 8007520:	bf44      	itt	mi
 8007522:	f043 0320 	orrmi.w	r3, r3, #32
 8007526:	6023      	strmi	r3, [r4, #0]
 8007528:	b91e      	cbnz	r6, 8007532 <_printf_i+0x196>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	f023 0320 	bic.w	r3, r3, #32
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	2310      	movs	r3, #16
 8007534:	e7b0      	b.n	8007498 <_printf_i+0xfc>
 8007536:	6823      	ldr	r3, [r4, #0]
 8007538:	f043 0320 	orr.w	r3, r3, #32
 800753c:	6023      	str	r3, [r4, #0]
 800753e:	2378      	movs	r3, #120	; 0x78
 8007540:	4828      	ldr	r0, [pc, #160]	; (80075e4 <_printf_i+0x248>)
 8007542:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007546:	e7e3      	b.n	8007510 <_printf_i+0x174>
 8007548:	0659      	lsls	r1, r3, #25
 800754a:	bf48      	it	mi
 800754c:	b2b6      	uxthmi	r6, r6
 800754e:	e7e6      	b.n	800751e <_printf_i+0x182>
 8007550:	4615      	mov	r5, r2
 8007552:	e7bb      	b.n	80074cc <_printf_i+0x130>
 8007554:	682b      	ldr	r3, [r5, #0]
 8007556:	6826      	ldr	r6, [r4, #0]
 8007558:	6961      	ldr	r1, [r4, #20]
 800755a:	1d18      	adds	r0, r3, #4
 800755c:	6028      	str	r0, [r5, #0]
 800755e:	0635      	lsls	r5, r6, #24
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	d501      	bpl.n	8007568 <_printf_i+0x1cc>
 8007564:	6019      	str	r1, [r3, #0]
 8007566:	e002      	b.n	800756e <_printf_i+0x1d2>
 8007568:	0670      	lsls	r0, r6, #25
 800756a:	d5fb      	bpl.n	8007564 <_printf_i+0x1c8>
 800756c:	8019      	strh	r1, [r3, #0]
 800756e:	2300      	movs	r3, #0
 8007570:	6123      	str	r3, [r4, #16]
 8007572:	4615      	mov	r5, r2
 8007574:	e7ba      	b.n	80074ec <_printf_i+0x150>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	1d1a      	adds	r2, r3, #4
 800757a:	602a      	str	r2, [r5, #0]
 800757c:	681d      	ldr	r5, [r3, #0]
 800757e:	6862      	ldr	r2, [r4, #4]
 8007580:	2100      	movs	r1, #0
 8007582:	4628      	mov	r0, r5
 8007584:	f7f8 feb4 	bl	80002f0 <memchr>
 8007588:	b108      	cbz	r0, 800758e <_printf_i+0x1f2>
 800758a:	1b40      	subs	r0, r0, r5
 800758c:	6060      	str	r0, [r4, #4]
 800758e:	6863      	ldr	r3, [r4, #4]
 8007590:	6123      	str	r3, [r4, #16]
 8007592:	2300      	movs	r3, #0
 8007594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007598:	e7a8      	b.n	80074ec <_printf_i+0x150>
 800759a:	6923      	ldr	r3, [r4, #16]
 800759c:	462a      	mov	r2, r5
 800759e:	4649      	mov	r1, r9
 80075a0:	4640      	mov	r0, r8
 80075a2:	47d0      	blx	sl
 80075a4:	3001      	adds	r0, #1
 80075a6:	d0ab      	beq.n	8007500 <_printf_i+0x164>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	079b      	lsls	r3, r3, #30
 80075ac:	d413      	bmi.n	80075d6 <_printf_i+0x23a>
 80075ae:	68e0      	ldr	r0, [r4, #12]
 80075b0:	9b03      	ldr	r3, [sp, #12]
 80075b2:	4298      	cmp	r0, r3
 80075b4:	bfb8      	it	lt
 80075b6:	4618      	movlt	r0, r3
 80075b8:	e7a4      	b.n	8007504 <_printf_i+0x168>
 80075ba:	2301      	movs	r3, #1
 80075bc:	4632      	mov	r2, r6
 80075be:	4649      	mov	r1, r9
 80075c0:	4640      	mov	r0, r8
 80075c2:	47d0      	blx	sl
 80075c4:	3001      	adds	r0, #1
 80075c6:	d09b      	beq.n	8007500 <_printf_i+0x164>
 80075c8:	3501      	adds	r5, #1
 80075ca:	68e3      	ldr	r3, [r4, #12]
 80075cc:	9903      	ldr	r1, [sp, #12]
 80075ce:	1a5b      	subs	r3, r3, r1
 80075d0:	42ab      	cmp	r3, r5
 80075d2:	dcf2      	bgt.n	80075ba <_printf_i+0x21e>
 80075d4:	e7eb      	b.n	80075ae <_printf_i+0x212>
 80075d6:	2500      	movs	r5, #0
 80075d8:	f104 0619 	add.w	r6, r4, #25
 80075dc:	e7f5      	b.n	80075ca <_printf_i+0x22e>
 80075de:	bf00      	nop
 80075e0:	08007939 	.word	0x08007939
 80075e4:	0800794a 	.word	0x0800794a

080075e8 <memcpy>:
 80075e8:	440a      	add	r2, r1
 80075ea:	4291      	cmp	r1, r2
 80075ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80075f0:	d100      	bne.n	80075f4 <memcpy+0xc>
 80075f2:	4770      	bx	lr
 80075f4:	b510      	push	{r4, lr}
 80075f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075fe:	4291      	cmp	r1, r2
 8007600:	d1f9      	bne.n	80075f6 <memcpy+0xe>
 8007602:	bd10      	pop	{r4, pc}

08007604 <memmove>:
 8007604:	4288      	cmp	r0, r1
 8007606:	b510      	push	{r4, lr}
 8007608:	eb01 0402 	add.w	r4, r1, r2
 800760c:	d902      	bls.n	8007614 <memmove+0x10>
 800760e:	4284      	cmp	r4, r0
 8007610:	4623      	mov	r3, r4
 8007612:	d807      	bhi.n	8007624 <memmove+0x20>
 8007614:	1e43      	subs	r3, r0, #1
 8007616:	42a1      	cmp	r1, r4
 8007618:	d008      	beq.n	800762c <memmove+0x28>
 800761a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800761e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007622:	e7f8      	b.n	8007616 <memmove+0x12>
 8007624:	4402      	add	r2, r0
 8007626:	4601      	mov	r1, r0
 8007628:	428a      	cmp	r2, r1
 800762a:	d100      	bne.n	800762e <memmove+0x2a>
 800762c:	bd10      	pop	{r4, pc}
 800762e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007636:	e7f7      	b.n	8007628 <memmove+0x24>

08007638 <_free_r>:
 8007638:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800763a:	2900      	cmp	r1, #0
 800763c:	d044      	beq.n	80076c8 <_free_r+0x90>
 800763e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007642:	9001      	str	r0, [sp, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	f1a1 0404 	sub.w	r4, r1, #4
 800764a:	bfb8      	it	lt
 800764c:	18e4      	addlt	r4, r4, r3
 800764e:	f000 f913 	bl	8007878 <__malloc_lock>
 8007652:	4a1e      	ldr	r2, [pc, #120]	; (80076cc <_free_r+0x94>)
 8007654:	9801      	ldr	r0, [sp, #4]
 8007656:	6813      	ldr	r3, [r2, #0]
 8007658:	b933      	cbnz	r3, 8007668 <_free_r+0x30>
 800765a:	6063      	str	r3, [r4, #4]
 800765c:	6014      	str	r4, [r2, #0]
 800765e:	b003      	add	sp, #12
 8007660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007664:	f000 b90e 	b.w	8007884 <__malloc_unlock>
 8007668:	42a3      	cmp	r3, r4
 800766a:	d908      	bls.n	800767e <_free_r+0x46>
 800766c:	6825      	ldr	r5, [r4, #0]
 800766e:	1961      	adds	r1, r4, r5
 8007670:	428b      	cmp	r3, r1
 8007672:	bf01      	itttt	eq
 8007674:	6819      	ldreq	r1, [r3, #0]
 8007676:	685b      	ldreq	r3, [r3, #4]
 8007678:	1949      	addeq	r1, r1, r5
 800767a:	6021      	streq	r1, [r4, #0]
 800767c:	e7ed      	b.n	800765a <_free_r+0x22>
 800767e:	461a      	mov	r2, r3
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	b10b      	cbz	r3, 8007688 <_free_r+0x50>
 8007684:	42a3      	cmp	r3, r4
 8007686:	d9fa      	bls.n	800767e <_free_r+0x46>
 8007688:	6811      	ldr	r1, [r2, #0]
 800768a:	1855      	adds	r5, r2, r1
 800768c:	42a5      	cmp	r5, r4
 800768e:	d10b      	bne.n	80076a8 <_free_r+0x70>
 8007690:	6824      	ldr	r4, [r4, #0]
 8007692:	4421      	add	r1, r4
 8007694:	1854      	adds	r4, r2, r1
 8007696:	42a3      	cmp	r3, r4
 8007698:	6011      	str	r1, [r2, #0]
 800769a:	d1e0      	bne.n	800765e <_free_r+0x26>
 800769c:	681c      	ldr	r4, [r3, #0]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	6053      	str	r3, [r2, #4]
 80076a2:	4421      	add	r1, r4
 80076a4:	6011      	str	r1, [r2, #0]
 80076a6:	e7da      	b.n	800765e <_free_r+0x26>
 80076a8:	d902      	bls.n	80076b0 <_free_r+0x78>
 80076aa:	230c      	movs	r3, #12
 80076ac:	6003      	str	r3, [r0, #0]
 80076ae:	e7d6      	b.n	800765e <_free_r+0x26>
 80076b0:	6825      	ldr	r5, [r4, #0]
 80076b2:	1961      	adds	r1, r4, r5
 80076b4:	428b      	cmp	r3, r1
 80076b6:	bf04      	itt	eq
 80076b8:	6819      	ldreq	r1, [r3, #0]
 80076ba:	685b      	ldreq	r3, [r3, #4]
 80076bc:	6063      	str	r3, [r4, #4]
 80076be:	bf04      	itt	eq
 80076c0:	1949      	addeq	r1, r1, r5
 80076c2:	6021      	streq	r1, [r4, #0]
 80076c4:	6054      	str	r4, [r2, #4]
 80076c6:	e7ca      	b.n	800765e <_free_r+0x26>
 80076c8:	b003      	add	sp, #12
 80076ca:	bd30      	pop	{r4, r5, pc}
 80076cc:	24000830 	.word	0x24000830

080076d0 <sbrk_aligned>:
 80076d0:	b570      	push	{r4, r5, r6, lr}
 80076d2:	4e0e      	ldr	r6, [pc, #56]	; (800770c <sbrk_aligned+0x3c>)
 80076d4:	460c      	mov	r4, r1
 80076d6:	6831      	ldr	r1, [r6, #0]
 80076d8:	4605      	mov	r5, r0
 80076da:	b911      	cbnz	r1, 80076e2 <sbrk_aligned+0x12>
 80076dc:	f000 f8bc 	bl	8007858 <_sbrk_r>
 80076e0:	6030      	str	r0, [r6, #0]
 80076e2:	4621      	mov	r1, r4
 80076e4:	4628      	mov	r0, r5
 80076e6:	f000 f8b7 	bl	8007858 <_sbrk_r>
 80076ea:	1c43      	adds	r3, r0, #1
 80076ec:	d00a      	beq.n	8007704 <sbrk_aligned+0x34>
 80076ee:	1cc4      	adds	r4, r0, #3
 80076f0:	f024 0403 	bic.w	r4, r4, #3
 80076f4:	42a0      	cmp	r0, r4
 80076f6:	d007      	beq.n	8007708 <sbrk_aligned+0x38>
 80076f8:	1a21      	subs	r1, r4, r0
 80076fa:	4628      	mov	r0, r5
 80076fc:	f000 f8ac 	bl	8007858 <_sbrk_r>
 8007700:	3001      	adds	r0, #1
 8007702:	d101      	bne.n	8007708 <sbrk_aligned+0x38>
 8007704:	f04f 34ff 	mov.w	r4, #4294967295
 8007708:	4620      	mov	r0, r4
 800770a:	bd70      	pop	{r4, r5, r6, pc}
 800770c:	24000834 	.word	0x24000834

08007710 <_malloc_r>:
 8007710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007714:	1ccd      	adds	r5, r1, #3
 8007716:	f025 0503 	bic.w	r5, r5, #3
 800771a:	3508      	adds	r5, #8
 800771c:	2d0c      	cmp	r5, #12
 800771e:	bf38      	it	cc
 8007720:	250c      	movcc	r5, #12
 8007722:	2d00      	cmp	r5, #0
 8007724:	4607      	mov	r7, r0
 8007726:	db01      	blt.n	800772c <_malloc_r+0x1c>
 8007728:	42a9      	cmp	r1, r5
 800772a:	d905      	bls.n	8007738 <_malloc_r+0x28>
 800772c:	230c      	movs	r3, #12
 800772e:	603b      	str	r3, [r7, #0]
 8007730:	2600      	movs	r6, #0
 8007732:	4630      	mov	r0, r6
 8007734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007738:	4e2e      	ldr	r6, [pc, #184]	; (80077f4 <_malloc_r+0xe4>)
 800773a:	f000 f89d 	bl	8007878 <__malloc_lock>
 800773e:	6833      	ldr	r3, [r6, #0]
 8007740:	461c      	mov	r4, r3
 8007742:	bb34      	cbnz	r4, 8007792 <_malloc_r+0x82>
 8007744:	4629      	mov	r1, r5
 8007746:	4638      	mov	r0, r7
 8007748:	f7ff ffc2 	bl	80076d0 <sbrk_aligned>
 800774c:	1c43      	adds	r3, r0, #1
 800774e:	4604      	mov	r4, r0
 8007750:	d14d      	bne.n	80077ee <_malloc_r+0xde>
 8007752:	6834      	ldr	r4, [r6, #0]
 8007754:	4626      	mov	r6, r4
 8007756:	2e00      	cmp	r6, #0
 8007758:	d140      	bne.n	80077dc <_malloc_r+0xcc>
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	4631      	mov	r1, r6
 800775e:	4638      	mov	r0, r7
 8007760:	eb04 0803 	add.w	r8, r4, r3
 8007764:	f000 f878 	bl	8007858 <_sbrk_r>
 8007768:	4580      	cmp	r8, r0
 800776a:	d13a      	bne.n	80077e2 <_malloc_r+0xd2>
 800776c:	6821      	ldr	r1, [r4, #0]
 800776e:	3503      	adds	r5, #3
 8007770:	1a6d      	subs	r5, r5, r1
 8007772:	f025 0503 	bic.w	r5, r5, #3
 8007776:	3508      	adds	r5, #8
 8007778:	2d0c      	cmp	r5, #12
 800777a:	bf38      	it	cc
 800777c:	250c      	movcc	r5, #12
 800777e:	4629      	mov	r1, r5
 8007780:	4638      	mov	r0, r7
 8007782:	f7ff ffa5 	bl	80076d0 <sbrk_aligned>
 8007786:	3001      	adds	r0, #1
 8007788:	d02b      	beq.n	80077e2 <_malloc_r+0xd2>
 800778a:	6823      	ldr	r3, [r4, #0]
 800778c:	442b      	add	r3, r5
 800778e:	6023      	str	r3, [r4, #0]
 8007790:	e00e      	b.n	80077b0 <_malloc_r+0xa0>
 8007792:	6822      	ldr	r2, [r4, #0]
 8007794:	1b52      	subs	r2, r2, r5
 8007796:	d41e      	bmi.n	80077d6 <_malloc_r+0xc6>
 8007798:	2a0b      	cmp	r2, #11
 800779a:	d916      	bls.n	80077ca <_malloc_r+0xba>
 800779c:	1961      	adds	r1, r4, r5
 800779e:	42a3      	cmp	r3, r4
 80077a0:	6025      	str	r5, [r4, #0]
 80077a2:	bf18      	it	ne
 80077a4:	6059      	strne	r1, [r3, #4]
 80077a6:	6863      	ldr	r3, [r4, #4]
 80077a8:	bf08      	it	eq
 80077aa:	6031      	streq	r1, [r6, #0]
 80077ac:	5162      	str	r2, [r4, r5]
 80077ae:	604b      	str	r3, [r1, #4]
 80077b0:	4638      	mov	r0, r7
 80077b2:	f104 060b 	add.w	r6, r4, #11
 80077b6:	f000 f865 	bl	8007884 <__malloc_unlock>
 80077ba:	f026 0607 	bic.w	r6, r6, #7
 80077be:	1d23      	adds	r3, r4, #4
 80077c0:	1af2      	subs	r2, r6, r3
 80077c2:	d0b6      	beq.n	8007732 <_malloc_r+0x22>
 80077c4:	1b9b      	subs	r3, r3, r6
 80077c6:	50a3      	str	r3, [r4, r2]
 80077c8:	e7b3      	b.n	8007732 <_malloc_r+0x22>
 80077ca:	6862      	ldr	r2, [r4, #4]
 80077cc:	42a3      	cmp	r3, r4
 80077ce:	bf0c      	ite	eq
 80077d0:	6032      	streq	r2, [r6, #0]
 80077d2:	605a      	strne	r2, [r3, #4]
 80077d4:	e7ec      	b.n	80077b0 <_malloc_r+0xa0>
 80077d6:	4623      	mov	r3, r4
 80077d8:	6864      	ldr	r4, [r4, #4]
 80077da:	e7b2      	b.n	8007742 <_malloc_r+0x32>
 80077dc:	4634      	mov	r4, r6
 80077de:	6876      	ldr	r6, [r6, #4]
 80077e0:	e7b9      	b.n	8007756 <_malloc_r+0x46>
 80077e2:	230c      	movs	r3, #12
 80077e4:	603b      	str	r3, [r7, #0]
 80077e6:	4638      	mov	r0, r7
 80077e8:	f000 f84c 	bl	8007884 <__malloc_unlock>
 80077ec:	e7a1      	b.n	8007732 <_malloc_r+0x22>
 80077ee:	6025      	str	r5, [r4, #0]
 80077f0:	e7de      	b.n	80077b0 <_malloc_r+0xa0>
 80077f2:	bf00      	nop
 80077f4:	24000830 	.word	0x24000830

080077f8 <_realloc_r>:
 80077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fc:	4680      	mov	r8, r0
 80077fe:	4614      	mov	r4, r2
 8007800:	460e      	mov	r6, r1
 8007802:	b921      	cbnz	r1, 800780e <_realloc_r+0x16>
 8007804:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007808:	4611      	mov	r1, r2
 800780a:	f7ff bf81 	b.w	8007710 <_malloc_r>
 800780e:	b92a      	cbnz	r2, 800781c <_realloc_r+0x24>
 8007810:	f7ff ff12 	bl	8007638 <_free_r>
 8007814:	4625      	mov	r5, r4
 8007816:	4628      	mov	r0, r5
 8007818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800781c:	f000 f838 	bl	8007890 <_malloc_usable_size_r>
 8007820:	4284      	cmp	r4, r0
 8007822:	4607      	mov	r7, r0
 8007824:	d802      	bhi.n	800782c <_realloc_r+0x34>
 8007826:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800782a:	d812      	bhi.n	8007852 <_realloc_r+0x5a>
 800782c:	4621      	mov	r1, r4
 800782e:	4640      	mov	r0, r8
 8007830:	f7ff ff6e 	bl	8007710 <_malloc_r>
 8007834:	4605      	mov	r5, r0
 8007836:	2800      	cmp	r0, #0
 8007838:	d0ed      	beq.n	8007816 <_realloc_r+0x1e>
 800783a:	42bc      	cmp	r4, r7
 800783c:	4622      	mov	r2, r4
 800783e:	4631      	mov	r1, r6
 8007840:	bf28      	it	cs
 8007842:	463a      	movcs	r2, r7
 8007844:	f7ff fed0 	bl	80075e8 <memcpy>
 8007848:	4631      	mov	r1, r6
 800784a:	4640      	mov	r0, r8
 800784c:	f7ff fef4 	bl	8007638 <_free_r>
 8007850:	e7e1      	b.n	8007816 <_realloc_r+0x1e>
 8007852:	4635      	mov	r5, r6
 8007854:	e7df      	b.n	8007816 <_realloc_r+0x1e>
	...

08007858 <_sbrk_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4d06      	ldr	r5, [pc, #24]	; (8007874 <_sbrk_r+0x1c>)
 800785c:	2300      	movs	r3, #0
 800785e:	4604      	mov	r4, r0
 8007860:	4608      	mov	r0, r1
 8007862:	602b      	str	r3, [r5, #0]
 8007864:	f7f9 fca0 	bl	80011a8 <_sbrk>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_sbrk_r+0x1a>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_sbrk_r+0x1a>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	24000838 	.word	0x24000838

08007878 <__malloc_lock>:
 8007878:	4801      	ldr	r0, [pc, #4]	; (8007880 <__malloc_lock+0x8>)
 800787a:	f000 b811 	b.w	80078a0 <__retarget_lock_acquire_recursive>
 800787e:	bf00      	nop
 8007880:	2400083c 	.word	0x2400083c

08007884 <__malloc_unlock>:
 8007884:	4801      	ldr	r0, [pc, #4]	; (800788c <__malloc_unlock+0x8>)
 8007886:	f000 b80c 	b.w	80078a2 <__retarget_lock_release_recursive>
 800788a:	bf00      	nop
 800788c:	2400083c 	.word	0x2400083c

08007890 <_malloc_usable_size_r>:
 8007890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007894:	1f18      	subs	r0, r3, #4
 8007896:	2b00      	cmp	r3, #0
 8007898:	bfbc      	itt	lt
 800789a:	580b      	ldrlt	r3, [r1, r0]
 800789c:	18c0      	addlt	r0, r0, r3
 800789e:	4770      	bx	lr

080078a0 <__retarget_lock_acquire_recursive>:
 80078a0:	4770      	bx	lr

080078a2 <__retarget_lock_release_recursive>:
 80078a2:	4770      	bx	lr

080078a4 <_init>:
 80078a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a6:	bf00      	nop
 80078a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078aa:	bc08      	pop	{r3}
 80078ac:	469e      	mov	lr, r3
 80078ae:	4770      	bx	lr

080078b0 <_fini>:
 80078b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b2:	bf00      	nop
 80078b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078b6:	bc08      	pop	{r3}
 80078b8:	469e      	mov	lr, r3
 80078ba:	4770      	bx	lr
