git clone --depth 1 --no-tags https://github.com/wickerwaka/TiledOSD_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/416565854
git clone --depth 1 --no-tags https://github.com/PhilLinYang/SM3.git f:/verilog_sva_gh_scraper/data/full_repos/415767003
git clone --depth 1 --no-tags https://github.com/AJGKooK/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/415702868
git clone --depth 1 --no-tags https://github.com/e-phantom/xilinx_clocking_wizard.git f:/verilog_sva_gh_scraper/data/full_repos/417165359
git clone --depth 1 --no-tags https://github.com/HyunjoonJeon/mars_rover.git f:/verilog_sva_gh_scraper/data/full_repos/416910639
git clone --depth 1 --no-tags https://github.com/YellowFlash26/EEEPrac6.git f:/verilog_sva_gh_scraper/data/full_repos/420131332
git clone --depth 1 --no-tags https://github.com/vsingh2201/EECS2021_F21_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/420265632
git clone --depth 1 --no-tags https://github.com/JoeRock1298/SDP-laboratories.git f:/verilog_sva_gh_scraper/data/full_repos/420084008
git clone --depth 1 --no-tags https://github.com/saiharishk/4-bit-Binary-to-BCD.git f:/verilog_sva_gh_scraper/data/full_repos/414510065
git clone --depth 1 --no-tags https://github.com/saiharishk/2-digit-BCD-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/414523377
git clone --depth 1 --no-tags https://github.com/imgmz29/Project-Checkpoint3-Regfile.git f:/verilog_sva_gh_scraper/data/full_repos/414385870
git clone --depth 1 --no-tags https://github.com/Tommy-Davies/AES-128-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/413629212
git clone --depth 1 --no-tags https://github.com/NewGamezzz/VivadoLab.git f:/verilog_sva_gh_scraper/data/full_repos/414848008
git clone --depth 1 --no-tags https://github.com/bcleto/histogramming.git f:/verilog_sva_gh_scraper/data/full_repos/413809202
git clone --depth 1 --no-tags https://github.com/rupal13g/Universal-Gates-NAND-and-NOR-.git f:/verilog_sva_gh_scraper/data/full_repos/414461259
git clone --depth 1 --no-tags https://github.com/rykovv/array-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/415144914
git clone --depth 1 --no-tags https://github.com/wnmusic/Tek2445B.git f:/verilog_sva_gh_scraper/data/full_repos/415275006
git clone --depth 1 --no-tags https://github.com/CorvusPrudens/Corisc.git f:/verilog_sva_gh_scraper/data/full_repos/418284997
git clone --depth 1 --no-tags https://github.com/snmarathe/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/414603796
git clone --depth 1 --no-tags https://github.com/wonoho/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/414455496
git clone --depth 1 --no-tags https://github.com/DRbean264/ECE550-Project2.git f:/verilog_sva_gh_scraper/data/full_repos/412231794
git clone --depth 1 --no-tags https://github.com/AliothPL/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/412816066
git clone --depth 1 --no-tags https://github.com/saiharishk/Number-of-zeroes-in-8-bit-input.git f:/verilog_sva_gh_scraper/data/full_repos/414498056
git clone --depth 1 --no-tags https://github.com/amandaalvesguimaraes/StopwatchProject.git f:/verilog_sva_gh_scraper/data/full_repos/415061349
git clone --depth 1 --no-tags https://github.com/SarthakHa/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/415774199
git clone --depth 1 --no-tags https://github.com/ssysm/cmpen270_design_project_1.git f:/verilog_sva_gh_scraper/data/full_repos/415775429
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Sync-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/419963536
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-FM-Morse-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/420243895
git clone --depth 1 --no-tags https://github.com/zakirhussainvlsi/opensourceeda.git f:/verilog_sva_gh_scraper/data/full_repos/416595280
git clone --depth 1 --no-tags https://github.com/andy-yang-1/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/416288572
git clone --depth 1 --no-tags https://github.com/Mylesthemonster/ee216a.git f:/verilog_sva_gh_scraper/data/full_repos/418789016
git clone --depth 1 --no-tags https://github.com/Actual-real-final-version/FYP_code_public.git f:/verilog_sva_gh_scraper/data/full_repos/419571832
git clone --depth 1 --no-tags https://github.com/1190202002/alu.git f:/verilog_sva_gh_scraper/data/full_repos/419684473
git clone --depth 1 --no-tags https://github.com/vinodhiniceg/LVDT_project-ID-337.git f:/verilog_sva_gh_scraper/data/full_repos/420126310
git clone --depth 1 --no-tags https://github.com/umutesa/eee3096s_tut6.git f:/verilog_sva_gh_scraper/data/full_repos/420195986
git clone --depth 1 --no-tags https://github.com/stellaw1/Lab3-ipod-assembly.git f:/verilog_sva_gh_scraper/data/full_repos/420536587
git clone --depth 1 --no-tags https://github.com/memzer0x/CTF-Challenges.git f:/verilog_sva_gh_scraper/data/full_repos/415723952
git clone --depth 1 --no-tags https://github.com/akteigland/phys332_fa21.git f:/verilog_sva_gh_scraper/data/full_repos/416033679
git clone --depth 1 --no-tags https://github.com/grantnedwards/CPU_Design_Project.git f:/verilog_sva_gh_scraper/data/full_repos/416073745
git clone --depth 1 --no-tags https://github.com/KL-Huang/test.git f:/verilog_sva_gh_scraper/data/full_repos/416749097
git clone --depth 1 --no-tags https://github.com/seanchang74/Verilog_Class.git f:/verilog_sva_gh_scraper/data/full_repos/416959673
git clone --depth 1 --no-tags https://github.com/HyunjoonJeon/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/416945247
git clone --depth 1 --no-tags https://github.com/alimirsaeidy/DigitalLab.git f:/verilog_sva_gh_scraper/data/full_repos/410517928
git clone --depth 1 --no-tags https://github.com/fhideous/MIET_RISC-V_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/410349625
git clone --depth 1 --no-tags https://github.com/sarathsundarh/ddco.git f:/verilog_sva_gh_scraper/data/full_repos/409065633
git clone --depth 1 --no-tags https://github.com/adriaantaal/XEM6310Spartan6HDL.git f:/verilog_sva_gh_scraper/data/full_repos/409722760
git clone --depth 1 --no-tags https://github.com/yanaerobe/srash.git f:/verilog_sva_gh_scraper/data/full_repos/409463015
git clone --depth 1 --no-tags https://github.com/guyrupt/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410839493
git clone --depth 1 --no-tags https://github.com/ALAN-Hu-1999/ELEC402_project2.git f:/verilog_sva_gh_scraper/data/full_repos/413274522
git clone --depth 1 --no-tags https://github.com/a20815579/VSD_hw1.git f:/verilog_sva_gh_scraper/data/full_repos/414289400
git clone --depth 1 --no-tags https://github.com/Nevindu/WISC-SP13-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/409069630
git clone --depth 1 --no-tags https://github.com/VLSIlearner/UART_rx_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/409580086
git clone --depth 1 --no-tags https://github.com/jessie900309/NTUE_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/416953703
git clone --depth 1 --no-tags https://github.com/Bitil8747/MealyMachine.git f:/verilog_sva_gh_scraper/data/full_repos/408372387
git clone --depth 1 --no-tags https://github.com/Taiwanisnotchina/test.git f:/verilog_sva_gh_scraper/data/full_repos/408111407
git clone --depth 1 --no-tags https://github.com/tslotboom/cme433_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/408244554
git clone --depth 1 --no-tags https://github.com/ee-ortiz/sed.git f:/verilog_sva_gh_scraper/data/full_repos/408158589
git clone --depth 1 --no-tags https://github.com/danielhonrales/DanielsAndFriends.git f:/verilog_sva_gh_scraper/data/full_repos/415795347
git clone --depth 1 --no-tags https://github.com/yang22711/codedlock.git f:/verilog_sva_gh_scraper/data/full_repos/414480408
git clone --depth 1 --no-tags https://github.com/haiot4105/rns-verilog-generator.git f:/verilog_sva_gh_scraper/data/full_repos/416728214
git clone --depth 1 --no-tags https://github.com/Chi-you/NCKU_CA.git f:/verilog_sva_gh_scraper/data/full_repos/418514311
git clone --depth 1 --no-tags https://github.com/gracelouiseharris/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/418738386
git clone --depth 1 --no-tags https://github.com/t5pathak/Two_Stage_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/418976683
git clone --depth 1 --no-tags https://github.com/sabelosiba/EEEWorkPack6.git f:/verilog_sva_gh_scraper/data/full_repos/420032310
git clone --depth 1 --no-tags https://github.com/park-geun-hyeong/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/419202924
git clone --depth 1 --no-tags https://github.com/novaELLIAS/BitLocker.git f:/verilog_sva_gh_scraper/data/full_repos/415247480
git clone --depth 1 --no-tags https://github.com/apantelopoulos/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/415352700
git clone --depth 1 --no-tags https://github.com/markus-zzz/wrapped_sid.git f:/verilog_sva_gh_scraper/data/full_repos/415622072
git clone --depth 1 --no-tags https://github.com/mdodovic/VLSI-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/415656907
git clone --depth 1 --no-tags https://github.com/rupal13g/MUX.git f:/verilog_sva_gh_scraper/data/full_repos/415585076
git clone --depth 1 --no-tags https://github.com/rupal13g/DEMUX.git f:/verilog_sva_gh_scraper/data/full_repos/417893382
git clone --depth 1 --no-tags https://github.com/mfkiwl/DTW_co_processor_front_end.git f:/verilog_sva_gh_scraper/data/full_repos/418692101
git clone --depth 1 --no-tags https://github.com/linkingmon/MEMC.git f:/verilog_sva_gh_scraper/data/full_repos/420106197
git clone --depth 1 --no-tags https://github.com/Khaliddxx/Verilog-auto-tbgen.git f:/verilog_sva_gh_scraper/data/full_repos/413388179
git clone --depth 1 --no-tags https://github.com/MNicoleR/RISC-V-Project.git f:/verilog_sva_gh_scraper/data/full_repos/413116679
git clone --depth 1 --no-tags https://github.com/cohort-project/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/416992718
git clone --depth 1 --no-tags https://github.com/rodrigowue/macish_like.git f:/verilog_sva_gh_scraper/data/full_repos/417332748
git clone --depth 1 --no-tags https://github.com/saiharishk/Mux-using-gates.git f:/verilog_sva_gh_scraper/data/full_repos/414493704
git clone --depth 1 --no-tags https://github.com/Ranit713/Feature-Extraction-from-Trust-Hub-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/414506993
git clone --depth 1 --no-tags https://github.com/sasankauppuluri/Y-86-Processor-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/413325409
git clone --depth 1 --no-tags https://github.com/pato98115/arqui-uart.git f:/verilog_sva_gh_scraper/data/full_repos/420520456
git clone --depth 1 --no-tags https://github.com/jrmoulton/SevenSegmentImage.git f:/verilog_sva_gh_scraper/data/full_repos/409697722
git clone --depth 1 --no-tags https://github.com/ZackPu/git_temp.git f:/verilog_sva_gh_scraper/data/full_repos/409678683
git clone --depth 1 --no-tags https://github.com/Melanooma/GoWinTest.git f:/verilog_sva_gh_scraper/data/full_repos/412097540
git clone --depth 1 --no-tags https://github.com/Halmach/Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/412129070
git clone --depth 1 --no-tags https://github.com/hn957/EC605_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/412689521
git clone --depth 1 --no-tags https://github.com/marykkwon/Flappy-Bird.git f:/verilog_sva_gh_scraper/data/full_repos/412694235
git clone --depth 1 --no-tags https://github.com/ruofan-he/verilog_template.git f:/verilog_sva_gh_scraper/data/full_repos/413097737
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Sumador_ASCII.git f:/verilog_sva_gh_scraper/data/full_repos/411153776
git clone --depth 1 --no-tags https://github.com/wackozz/isa.git f:/verilog_sva_gh_scraper/data/full_repos/411196177
git clone --depth 1 --no-tags https://github.com/pojchrpol/fpga-snowball-fireball.git f:/verilog_sva_gh_scraper/data/full_repos/411589222
git clone --depth 1 --no-tags https://github.com/Yinwhe/XCPU.git f:/verilog_sva_gh_scraper/data/full_repos/411586295
git clone --depth 1 --no-tags https://github.com/MEslamM/VerilogHDL-MIPS-processor-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/410619634
git clone --depth 1 --no-tags https://github.com/Electrum9/ece154a-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/411126443
git clone --depth 1 --no-tags https://github.com/emily0622/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/410600706
git clone --depth 1 --no-tags https://github.com/juj7347/MIPS_Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/410167196
git clone --depth 1 --no-tags https://github.com/VLSIlearner/2x1-MUX_NML.git f:/verilog_sva_gh_scraper/data/full_repos/409572754
git clone --depth 1 --no-tags https://github.com/Lhtie/RISC-V_CPU-2021.git f:/verilog_sva_gh_scraper/data/full_repos/410276726
git clone --depth 1 --no-tags https://github.com/HarkonenBade/I2C-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/413833941
git clone --depth 1 --no-tags https://github.com/stopaimme/CUPEC.git f:/verilog_sva_gh_scraper/data/full_repos/408071250
