0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/22_spi/SPI.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/22_spi/SPI.srcs/sim_1/new/spi_tb.v,1689296693,verilog,,,,spi_tb,,,,,,,,
H:/FPGA/souce/22_spi/SPI.srcs/sources_1/new/spi.v,1689296014,verilog,,H:/FPGA/souce/22_spi/SPI.srcs/sim_1/new/spi_tb.v,,spi,,,,,,,,
