{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484789147343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484789147345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 03:25:47 2017 " "Processing started: Thu Jan 19 03:25:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484789147345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484789147345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off md5_decoder -c md5_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off md5_decoder -c md5_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484789147345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484789147550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md5_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md5_decoder-bhv " "Found design unit 1: md5_decoder-bhv" {  } { { "md5_decoder.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/md5_decoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147979 ""} { "Info" "ISGN_ENTITY_NAME" "1 md5_decoder " "Found entity 1: md5_decoder" {  } { { "md5_decoder.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/md5_decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484789147979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam-bhv " "Found design unit 1: cam-bhv" {  } { { "cam.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/cam.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147980 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "cam.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/cam.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484789147980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-bhv " "Found design unit 1: hex_display-bhv" {  } { { "hex_display.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/hex_display.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147981 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/hex_display.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484789147981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484789147981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "md5_decoder " "Elaborating entity \"md5_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484789148039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam cam:m " "Elaborating entity \"cam\" for hierarchy \"cam:m\"" {  } { { "md5_decoder.vhd" "m" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/md5_decoder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484789148043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:h " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:h\"" {  } { { "md5_decoder.vhd" "h" { Text "/home/theodoros/Desktop/Projects/fpga_md5_decoder/md5_decoder/md5_decoder.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484789148053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484789148583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484789148583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484789148640 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484789148640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484789148640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484789148640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484789148648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 03:25:48 2017 " "Processing ended: Thu Jan 19 03:25:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484789148648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484789148648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484789148648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484789148648 ""}
