FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * linux/include/asm-alpha/timex.h
 *
 * ALPHA architecture timex specifications
 */
#ifndef _ASMALPHA_TIMEX_H
#define _ASMALPHA_TIMEX_H

/* With only one or two oddballs, we use the RTC as the ticker, selecting
   the 32.768kHz reference clock, which nicely divides down to our HZ.  */
#define CLOCK_TICK_RATE	32768
/* bench 12266.0.0 562b719dc6c7 */
/* bench 12266.0.1 bce44a33e019 */
/* bench 12266.0.2 3c95095279b7 */
/* bench 12266.0.3 4a249b9ad2f7 */
/* bench 12266.0.4 709c82624461 */
/* bench 12266.0.5 9bf6eff7f721 */
/* bench 12266.0.6 c1556ef792ef */
/* bench 12266.0.7 dc585ce9b6df */
 * Currently only used on SMP for scheduling.
 *
 * Only the low 32 bits are available as a continuously counting entity. 
 * But this only means we'll force a reschedule every 8 seconds or so,
 * which isn't an evil thing.
 */

typedef unsigned int cycles_t;

static inline cycles_t get_cycles (void)
{
	cycles_t ret;
	__asm__ __volatile__ ("rpcc %0" : "=r"(ret));
	return ret;
}

#endif
