
COMPONENT sequence
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  QS : IN  SIGNED (15 DOWNTO 0);
  DB : IN  SIGNED (15 DOWNTO 0);
  res : OUT  SIGNED (15 DOWNTO 0)
);
END COMPONENT;

