Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto eaa6f152c7cf4a69aae289425d95ff5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Linux/smp/lab1/core_logic.v:146]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Linux/smp/lab1/core_logic.v:150]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Linux/smp/lab1/graphic_controller.v:124]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Linux/smp/lab1/graphic_controller.v:108]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
