-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity zhang_cnn is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of zhang_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "zhang_cnn,hls_ip_2017_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=178,HLS_SYN_DSP=192,HLS_SYN_FF=19522,HLS_SYN_LUT=30079}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (76 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (76 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (76 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (76 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (76 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (76 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (76 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (76 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (76 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (76 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (76 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_2A : STD_LOGIC_VECTOR (11 downto 0) := "000000101010";
    constant ap_const_lv12_FD6 : STD_LOGIC_VECTOR (11 downto 0) := "111111010110";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv48_FFFFFFFFFFFF : STD_LOGIC_VECTOR (47 downto 0) := "111111111111111111111111111111111111111111111111";
    constant ap_const_lv17_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100010";
    constant ap_const_lv17_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100011";
    constant ap_const_lv17_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000011000";
    constant ap_const_lv17_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000011001";
    constant ap_const_lv17_1B : STD_LOGIC_VECTOR (16 downto 0) := "00000000000011011";
    constant ap_const_lv17_1C : STD_LOGIC_VECTOR (16 downto 0) := "00000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal image_r : STD_LOGIC_VECTOR (31 downto 0);
    signal weights : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r : STD_LOGIC_VECTOR (31 downto 0);
    signal bias : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_in_n_layer : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_w : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_h : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_w : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_h : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_ch : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_ch : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_ker_w : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_ker_h : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_ker_ch : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_str_w : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_str_h : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_pad_w : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_pad_h : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_relu : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_has_bias : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_act_type : STD_LOGIC_VECTOR (3 downto 0);
    signal biasbuf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal biasbuf_V_ce0 : STD_LOGIC;
    signal biasbuf_V_we0 : STD_LOGIC;
    signal biasbuf_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal biasbuf_V_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_0_ce0 : STD_LOGIC;
    signal partial_outputfm_V_0_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_0_ce1 : STD_LOGIC;
    signal partial_outputfm_V_0_we1 : STD_LOGIC;
    signal partial_outputfm_V_0_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_1_ce0 : STD_LOGIC;
    signal partial_outputfm_V_1_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_1_ce1 : STD_LOGIC;
    signal partial_outputfm_V_1_we1 : STD_LOGIC;
    signal partial_outputfm_V_1_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_2_ce0 : STD_LOGIC;
    signal partial_outputfm_V_2_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_2_ce1 : STD_LOGIC;
    signal partial_outputfm_V_2_we1 : STD_LOGIC;
    signal partial_outputfm_V_2_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_3_ce0 : STD_LOGIC;
    signal partial_outputfm_V_3_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_3_ce1 : STD_LOGIC;
    signal partial_outputfm_V_3_we1 : STD_LOGIC;
    signal partial_outputfm_V_3_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_4_ce0 : STD_LOGIC;
    signal partial_outputfm_V_4_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_4_ce1 : STD_LOGIC;
    signal partial_outputfm_V_4_we1 : STD_LOGIC;
    signal partial_outputfm_V_4_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_5_ce0 : STD_LOGIC;
    signal partial_outputfm_V_5_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_5_ce1 : STD_LOGIC;
    signal partial_outputfm_V_5_we1 : STD_LOGIC;
    signal partial_outputfm_V_5_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_6_ce0 : STD_LOGIC;
    signal partial_outputfm_V_6_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_6_ce1 : STD_LOGIC;
    signal partial_outputfm_V_6_we1 : STD_LOGIC;
    signal partial_outputfm_V_6_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_7_ce0 : STD_LOGIC;
    signal partial_outputfm_V_7_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_7_ce1 : STD_LOGIC;
    signal partial_outputfm_V_7_we1 : STD_LOGIC;
    signal partial_outputfm_V_7_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_8_ce0 : STD_LOGIC;
    signal partial_outputfm_V_8_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_8_ce1 : STD_LOGIC;
    signal partial_outputfm_V_8_we1 : STD_LOGIC;
    signal partial_outputfm_V_8_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_9_ce0 : STD_LOGIC;
    signal partial_outputfm_V_9_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_9_ce1 : STD_LOGIC;
    signal partial_outputfm_V_9_we1 : STD_LOGIC;
    signal partial_outputfm_V_9_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_10_ce0 : STD_LOGIC;
    signal partial_outputfm_V_10_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_10_ce1 : STD_LOGIC;
    signal partial_outputfm_V_10_we1 : STD_LOGIC;
    signal partial_outputfm_V_10_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_11_ce0 : STD_LOGIC;
    signal partial_outputfm_V_11_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_11_ce1 : STD_LOGIC;
    signal partial_outputfm_V_11_we1 : STD_LOGIC;
    signal partial_outputfm_V_11_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_12_ce0 : STD_LOGIC;
    signal partial_outputfm_V_12_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_12_ce1 : STD_LOGIC;
    signal partial_outputfm_V_12_we1 : STD_LOGIC;
    signal partial_outputfm_V_12_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_13_ce0 : STD_LOGIC;
    signal partial_outputfm_V_13_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_13_ce1 : STD_LOGIC;
    signal partial_outputfm_V_13_we1 : STD_LOGIC;
    signal partial_outputfm_V_13_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_14_ce0 : STD_LOGIC;
    signal partial_outputfm_V_14_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_14_ce1 : STD_LOGIC;
    signal partial_outputfm_V_14_we1 : STD_LOGIC;
    signal partial_outputfm_V_14_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_15_ce0 : STD_LOGIC;
    signal partial_outputfm_V_15_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_15_ce1 : STD_LOGIC;
    signal partial_outputfm_V_15_we1 : STD_LOGIC;
    signal partial_outputfm_V_15_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_16_ce0 : STD_LOGIC;
    signal partial_outputfm_V_16_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_16_ce1 : STD_LOGIC;
    signal partial_outputfm_V_16_we1 : STD_LOGIC;
    signal partial_outputfm_V_16_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_17_ce0 : STD_LOGIC;
    signal partial_outputfm_V_17_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_17_ce1 : STD_LOGIC;
    signal partial_outputfm_V_17_we1 : STD_LOGIC;
    signal partial_outputfm_V_17_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_18_ce0 : STD_LOGIC;
    signal partial_outputfm_V_18_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_18_ce1 : STD_LOGIC;
    signal partial_outputfm_V_18_we1 : STD_LOGIC;
    signal partial_outputfm_V_18_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_19_ce0 : STD_LOGIC;
    signal partial_outputfm_V_19_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_19_ce1 : STD_LOGIC;
    signal partial_outputfm_V_19_we1 : STD_LOGIC;
    signal partial_outputfm_V_19_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_20_ce0 : STD_LOGIC;
    signal partial_outputfm_V_20_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_20_ce1 : STD_LOGIC;
    signal partial_outputfm_V_20_we1 : STD_LOGIC;
    signal partial_outputfm_V_20_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_21_ce0 : STD_LOGIC;
    signal partial_outputfm_V_21_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_21_ce1 : STD_LOGIC;
    signal partial_outputfm_V_21_we1 : STD_LOGIC;
    signal partial_outputfm_V_21_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_22_ce0 : STD_LOGIC;
    signal partial_outputfm_V_22_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_22_ce1 : STD_LOGIC;
    signal partial_outputfm_V_22_we1 : STD_LOGIC;
    signal partial_outputfm_V_22_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_23_ce0 : STD_LOGIC;
    signal partial_outputfm_V_23_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_23_ce1 : STD_LOGIC;
    signal partial_outputfm_V_23_we1 : STD_LOGIC;
    signal partial_outputfm_V_23_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_24_ce0 : STD_LOGIC;
    signal partial_outputfm_V_24_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_24_ce1 : STD_LOGIC;
    signal partial_outputfm_V_24_we1 : STD_LOGIC;
    signal partial_outputfm_V_24_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_25_ce0 : STD_LOGIC;
    signal partial_outputfm_V_25_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_25_ce1 : STD_LOGIC;
    signal partial_outputfm_V_25_we1 : STD_LOGIC;
    signal partial_outputfm_V_25_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_26_ce0 : STD_LOGIC;
    signal partial_outputfm_V_26_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_26_ce1 : STD_LOGIC;
    signal partial_outputfm_V_26_we1 : STD_LOGIC;
    signal partial_outputfm_V_26_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_27_ce0 : STD_LOGIC;
    signal partial_outputfm_V_27_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal partial_outputfm_V_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_outputfm_V_27_ce1 : STD_LOGIC;
    signal partial_outputfm_V_27_we1 : STD_LOGIC;
    signal partial_outputfm_V_27_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_5_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal tmp_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal ii_0_i_reg_615 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_pp1_iter1_ii_0_i_reg_615 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state10_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_reg_pp1_iter2_ii_0_i_reg_615 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_pp1_iter3_ii_0_i_reg_615 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_pp1_iter4_ii_0_i_reg_615 : STD_LOGIC_VECTOR (14 downto 0);
    signal curr_layer_in_has_bi_reg_1494 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_str_h_s_reg_1499 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_str_w_s_reg_1504 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_ker_h_s_reg_1509 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_ker_w_s_reg_1514 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_ch_1_reg_1519 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_ch_s_reg_1527 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_h_s_reg_1532 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_out_w_s_reg_1538 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_h_r_reg_1544 : STD_LOGIC_VECTOR (15 downto 0);
    signal curr_layer_in_in_w_r_reg_1549 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_reg_1554 : STD_LOGIC_VECTOR (31 downto 0);
    signal out5_reg_1560 : STD_LOGIC_VECTOR (29 downto 0);
    signal weights3_reg_1565 : STD_LOGIC_VECTOR (29 downto 0);
    signal image1_reg_1570 : STD_LOGIC_VECTOR (29 downto 0);
    signal ii_1_fu_1095_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sig_ioackin_gmem_ARREADY : STD_LOGIC;
    signal ap_block_state3_io : BOOLEAN;
    signal tmp_4_fu_1111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter1_tmp_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter2_tmp_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter3_tmp_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter4_tmp_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal ii_fu_1124_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ii_reg_1596 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal gmem_addr_read_reg_1601 : STD_LOGIC_VECTOR (31 downto 0);
    signal isneg_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter3_isneg_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_tmp_V_reg_1612 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_fu_1156_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_14_reg_1617 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_2_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter3_tmp_2_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_2_fu_1186_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_s_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1633 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_1217_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_1639 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1645 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1231_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_16_reg_1651 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_15_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1657 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_1378_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal newSel3_reg_1662 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_23_fu_1394_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_reg_1667 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_4_cast_fu_1406_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_cast_reg_1673 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal tmp_10_cast_fu_1409_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_cast_reg_1678 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast1_fu_1417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast1_reg_1683 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_1426_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_reg_1691 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal tmp_28_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast9_fu_1442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast9_reg_1697 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal tmp_33_fu_1451_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_reg_1705 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal tmp_32_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_1_fu_1462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_fu_1473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_reg_1716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal to_1_fu_1482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal to_1_reg_1724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal tmp_36_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_1_fu_1488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_we0 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_out_channel_1_fu_663_biasbuf_V_we1 : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_ap_done : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_ap_start : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_ap_ready : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_ap_idle : STD_LOGIC;
    signal grp_dataflow_out_channel_1_fu_663_ap_continue : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_ap_start : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_ap_done : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_ap_idle : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_ap_ready : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_ce1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_we1 : STD_LOGIC;
    signal grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ii_i_reg_604 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_i_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ii_0_i_phi_fu_619_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal row_reg_627 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_reg_639 : STD_LOGIC_VECTOR (31 downto 0);
    signal to_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready : STD_LOGIC := '0';
    signal ap_sync_grp_dataflow_out_channel_1_fu_663_ap_ready : STD_LOGIC;
    signal ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal tmp_i_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_1049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_gmem_ARREADY : STD_LOGIC := '0';
    signal bias7_fu_1039_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ii_0_i_cast_fu_1115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal d_assign_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1134_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1_fu_1169_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_s_fu_1176_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_1180_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_9_fu_1166_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1193_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_1205_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_1211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_cast_fu_1241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1249_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_19_fu_1253_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_21_fu_1269_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sel_tmp1_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_demorgan_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1273_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_20_fu_1258_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sel_tmp_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_fu_1262_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sel_tmp2_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_1337_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal newSel1_fu_1351_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal or_cond1_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_1364_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_3_cast_fu_1391_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1400_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1400_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1400_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_1412_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1431_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1431_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1431_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1437_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1456_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1456_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1456_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_1468_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1400_ap_start : STD_LOGIC;
    signal grp_fu_1400_ap_done : STD_LOGIC;
    signal grp_fu_1431_ap_start : STD_LOGIC;
    signal grp_fu_1431_ap_done : STD_LOGIC;
    signal grp_fu_1456_ap_start : STD_LOGIC;
    signal grp_fu_1456_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (76 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component dataflow_out_channel_1 IS
    port (
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_offset : IN STD_LOGIC_VECTOR (29 downto 0);
        image_offset : IN STD_LOGIC_VECTOR (29 downto 0);
        curr_layer_in_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_ch : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_ch : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_ker_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_ker_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_str_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_str_h : IN STD_LOGIC_VECTOR (15 downto 0);
        out_offset : IN STD_LOGIC_VECTOR (29 downto 0);
        to_r : IN STD_LOGIC_VECTOR (31 downto 0);
        row : IN STD_LOGIC_VECTOR (31 downto 0);
        col : IN STD_LOGIC_VECTOR (31 downto 0);
        partial_outputfm_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_0_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_V_we0 : OUT STD_LOGIC;
        partial_outputfm_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_0_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_V_we1 : OUT STD_LOGIC;
        partial_outputfm_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_1_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_V_we0 : OUT STD_LOGIC;
        partial_outputfm_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_1_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_V_we1 : OUT STD_LOGIC;
        partial_outputfm_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_2_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_V_we0 : OUT STD_LOGIC;
        partial_outputfm_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_2_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_V_we1 : OUT STD_LOGIC;
        partial_outputfm_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_3_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_V_we0 : OUT STD_LOGIC;
        partial_outputfm_3_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_3_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_V_we1 : OUT STD_LOGIC;
        partial_outputfm_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_V_we0 : OUT STD_LOGIC;
        partial_outputfm_4_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_4_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_V_we1 : OUT STD_LOGIC;
        partial_outputfm_5_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_5_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_V_we0 : OUT STD_LOGIC;
        partial_outputfm_5_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_5_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_V_we1 : OUT STD_LOGIC;
        partial_outputfm_6_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_6_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_V_we0 : OUT STD_LOGIC;
        partial_outputfm_6_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_6_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_V_we1 : OUT STD_LOGIC;
        partial_outputfm_7_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_7_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_V_we0 : OUT STD_LOGIC;
        partial_outputfm_7_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_7_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_V_we1 : OUT STD_LOGIC;
        partial_outputfm_8_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_8_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_V_we0 : OUT STD_LOGIC;
        partial_outputfm_8_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_8_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_V_we1 : OUT STD_LOGIC;
        partial_outputfm_9_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_9_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_V_we0 : OUT STD_LOGIC;
        partial_outputfm_9_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_9_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_V_we1 : OUT STD_LOGIC;
        partial_outputfm_10_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_10_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_V_we0 : OUT STD_LOGIC;
        partial_outputfm_10_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_10_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_V_we1 : OUT STD_LOGIC;
        partial_outputfm_11_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_11_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_V_we0 : OUT STD_LOGIC;
        partial_outputfm_11_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_11_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_V_we1 : OUT STD_LOGIC;
        partial_outputfm_12_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_12_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_V_we0 : OUT STD_LOGIC;
        partial_outputfm_12_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_12_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_V_we1 : OUT STD_LOGIC;
        partial_outputfm_13_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_13_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_V_we0 : OUT STD_LOGIC;
        partial_outputfm_13_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_13_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_V_we1 : OUT STD_LOGIC;
        partial_outputfm_14_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_14_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_V_we0 : OUT STD_LOGIC;
        partial_outputfm_14_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_14_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_V_we1 : OUT STD_LOGIC;
        partial_outputfm_15_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_15_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_V_we0 : OUT STD_LOGIC;
        partial_outputfm_15_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_15_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_V_we1 : OUT STD_LOGIC;
        partial_outputfm_16_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_16_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_V_we0 : OUT STD_LOGIC;
        partial_outputfm_16_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_16_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_V_we1 : OUT STD_LOGIC;
        partial_outputfm_17_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_17_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_V_we0 : OUT STD_LOGIC;
        partial_outputfm_17_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_17_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_V_we1 : OUT STD_LOGIC;
        partial_outputfm_18_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_18_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_V_we0 : OUT STD_LOGIC;
        partial_outputfm_18_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_18_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_V_we1 : OUT STD_LOGIC;
        partial_outputfm_19_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_19_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_V_we0 : OUT STD_LOGIC;
        partial_outputfm_19_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_19_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_V_we1 : OUT STD_LOGIC;
        partial_outputfm_20_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_20_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_V_we0 : OUT STD_LOGIC;
        partial_outputfm_20_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_20_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_V_we1 : OUT STD_LOGIC;
        partial_outputfm_21_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_21_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_V_we0 : OUT STD_LOGIC;
        partial_outputfm_21_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_21_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_V_we1 : OUT STD_LOGIC;
        partial_outputfm_22_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_22_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_V_we0 : OUT STD_LOGIC;
        partial_outputfm_22_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_22_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_V_we1 : OUT STD_LOGIC;
        partial_outputfm_23_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_23_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_V_we0 : OUT STD_LOGIC;
        partial_outputfm_23_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_23_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_V_we1 : OUT STD_LOGIC;
        partial_outputfm_24_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_24_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_V_we0 : OUT STD_LOGIC;
        partial_outputfm_24_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_24_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_V_we1 : OUT STD_LOGIC;
        partial_outputfm_25_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_25_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_V_we0 : OUT STD_LOGIC;
        partial_outputfm_25_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_25_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_V_we1 : OUT STD_LOGIC;
        partial_outputfm_26_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_26_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_V_we0 : OUT STD_LOGIC;
        partial_outputfm_26_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_26_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_V_we1 : OUT STD_LOGIC;
        partial_outputfm_27_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_V_ce0 : OUT STD_LOGIC;
        partial_outputfm_27_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_V_we0 : OUT STD_LOGIC;
        partial_outputfm_27_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_V_ce1 : OUT STD_LOGIC;
        partial_outputfm_27_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_V_we1 : OUT STD_LOGIC;
        biasbuf_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        biasbuf_V_ce0 : OUT STD_LOGIC;
        biasbuf_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        biasbuf_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        biasbuf_V_we0 : OUT STD_LOGIC;
        biasbuf_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        biasbuf_V_ce1 : OUT STD_LOGIC;
        biasbuf_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        biasbuf_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        biasbuf_V_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        curr_layer_in_ch_ap_vld : IN STD_LOGIC;
        weights_offset_ap_vld : IN STD_LOGIC;
        image_offset_ap_vld : IN STD_LOGIC;
        curr_layer_in_w_ap_vld : IN STD_LOGIC;
        curr_layer_in_h_ap_vld : IN STD_LOGIC;
        curr_layer_out_w_ap_vld : IN STD_LOGIC;
        curr_layer_out_h_ap_vld : IN STD_LOGIC;
        curr_layer_out_ch_ap_vld : IN STD_LOGIC;
        curr_layer_ker_w_ap_vld : IN STD_LOGIC;
        curr_layer_ker_h_ap_vld : IN STD_LOGIC;
        curr_layer_str_w_ap_vld : IN STD_LOGIC;
        curr_layer_str_h_ap_vld : IN STD_LOGIC;
        to_r_ap_vld : IN STD_LOGIC;
        row_ap_vld : IN STD_LOGIC;
        col_ap_vld : IN STD_LOGIC;
        out_offset_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component set_out_buffer_to_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        partial_outputfm_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_0_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_0_we1 : OUT STD_LOGIC;
        partial_outputfm_V_0_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_1_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_1_we1 : OUT STD_LOGIC;
        partial_outputfm_V_1_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_2_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_2_we1 : OUT STD_LOGIC;
        partial_outputfm_V_2_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_3_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_3_we1 : OUT STD_LOGIC;
        partial_outputfm_V_3_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_4_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_4_we1 : OUT STD_LOGIC;
        partial_outputfm_V_4_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_5_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_5_we1 : OUT STD_LOGIC;
        partial_outputfm_V_5_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_6_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_6_we1 : OUT STD_LOGIC;
        partial_outputfm_V_6_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_7_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_7_we1 : OUT STD_LOGIC;
        partial_outputfm_V_7_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_8_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_8_we1 : OUT STD_LOGIC;
        partial_outputfm_V_8_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_9_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_9_we1 : OUT STD_LOGIC;
        partial_outputfm_V_9_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_10_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_10_we1 : OUT STD_LOGIC;
        partial_outputfm_V_10_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_11_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_11_we1 : OUT STD_LOGIC;
        partial_outputfm_V_11_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_12_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_12_we1 : OUT STD_LOGIC;
        partial_outputfm_V_12_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_13_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_13_we1 : OUT STD_LOGIC;
        partial_outputfm_V_13_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_14_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_14_we1 : OUT STD_LOGIC;
        partial_outputfm_V_14_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_15_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_15_we1 : OUT STD_LOGIC;
        partial_outputfm_V_15_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_16_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_16_we1 : OUT STD_LOGIC;
        partial_outputfm_V_16_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_17_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_17_we1 : OUT STD_LOGIC;
        partial_outputfm_V_17_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_18_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_18_we1 : OUT STD_LOGIC;
        partial_outputfm_V_18_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_19_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_19_we1 : OUT STD_LOGIC;
        partial_outputfm_V_19_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_20_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_20_we1 : OUT STD_LOGIC;
        partial_outputfm_V_20_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_21_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_21_we1 : OUT STD_LOGIC;
        partial_outputfm_V_21_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_22_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_22_we1 : OUT STD_LOGIC;
        partial_outputfm_V_22_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_23_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_23_we1 : OUT STD_LOGIC;
        partial_outputfm_V_23_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_24_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_24_we1 : OUT STD_LOGIC;
        partial_outputfm_V_24_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_25_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_25_we1 : OUT STD_LOGIC;
        partial_outputfm_V_25_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_26_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_26_we1 : OUT STD_LOGIC;
        partial_outputfm_V_26_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_V_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_V_27_ce1 : OUT STD_LOGIC;
        partial_outputfm_V_27_we1 : OUT STD_LOGIC;
        partial_outputfm_V_27_d1 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component zhang_cnn_fpext_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component zhang_cnn_srem_17cHz IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component zhang_cnn_srem_17cIz IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component zhang_cnn_biasbuf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (47 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component zhang_cnn_partialcfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component zhang_cnn_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        image_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        bias : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_in_n_layer : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_in_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_in_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_out_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_out_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_in_ch : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_out_ch : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_ker_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_ker_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_ker_ch : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_str_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_str_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_pad_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_pad_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_relu : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_has_bias : OUT STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_act_type : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component zhang_cnn_gmem_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    biasbuf_V_U : component zhang_cnn_biasbuf_V
    generic map (
        DataWidth => 48,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => biasbuf_V_address0,
        ce0 => biasbuf_V_ce0,
        we0 => biasbuf_V_we0,
        d0 => biasbuf_V_d0,
        q0 => biasbuf_V_q0);

    partial_outputfm_V_0_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address0,
        ce0 => partial_outputfm_V_0_ce0,
        q0 => partial_outputfm_V_0_q0,
        address1 => partial_outputfm_V_0_address1,
        ce1 => partial_outputfm_V_0_ce1,
        we1 => partial_outputfm_V_0_we1,
        d1 => partial_outputfm_V_0_d1);

    partial_outputfm_V_1_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address0,
        ce0 => partial_outputfm_V_1_ce0,
        q0 => partial_outputfm_V_1_q0,
        address1 => partial_outputfm_V_1_address1,
        ce1 => partial_outputfm_V_1_ce1,
        we1 => partial_outputfm_V_1_we1,
        d1 => partial_outputfm_V_1_d1);

    partial_outputfm_V_2_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address0,
        ce0 => partial_outputfm_V_2_ce0,
        q0 => partial_outputfm_V_2_q0,
        address1 => partial_outputfm_V_2_address1,
        ce1 => partial_outputfm_V_2_ce1,
        we1 => partial_outputfm_V_2_we1,
        d1 => partial_outputfm_V_2_d1);

    partial_outputfm_V_3_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address0,
        ce0 => partial_outputfm_V_3_ce0,
        q0 => partial_outputfm_V_3_q0,
        address1 => partial_outputfm_V_3_address1,
        ce1 => partial_outputfm_V_3_ce1,
        we1 => partial_outputfm_V_3_we1,
        d1 => partial_outputfm_V_3_d1);

    partial_outputfm_V_4_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address0,
        ce0 => partial_outputfm_V_4_ce0,
        q0 => partial_outputfm_V_4_q0,
        address1 => partial_outputfm_V_4_address1,
        ce1 => partial_outputfm_V_4_ce1,
        we1 => partial_outputfm_V_4_we1,
        d1 => partial_outputfm_V_4_d1);

    partial_outputfm_V_5_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address0,
        ce0 => partial_outputfm_V_5_ce0,
        q0 => partial_outputfm_V_5_q0,
        address1 => partial_outputfm_V_5_address1,
        ce1 => partial_outputfm_V_5_ce1,
        we1 => partial_outputfm_V_5_we1,
        d1 => partial_outputfm_V_5_d1);

    partial_outputfm_V_6_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address0,
        ce0 => partial_outputfm_V_6_ce0,
        q0 => partial_outputfm_V_6_q0,
        address1 => partial_outputfm_V_6_address1,
        ce1 => partial_outputfm_V_6_ce1,
        we1 => partial_outputfm_V_6_we1,
        d1 => partial_outputfm_V_6_d1);

    partial_outputfm_V_7_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address0,
        ce0 => partial_outputfm_V_7_ce0,
        q0 => partial_outputfm_V_7_q0,
        address1 => partial_outputfm_V_7_address1,
        ce1 => partial_outputfm_V_7_ce1,
        we1 => partial_outputfm_V_7_we1,
        d1 => partial_outputfm_V_7_d1);

    partial_outputfm_V_8_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address0,
        ce0 => partial_outputfm_V_8_ce0,
        q0 => partial_outputfm_V_8_q0,
        address1 => partial_outputfm_V_8_address1,
        ce1 => partial_outputfm_V_8_ce1,
        we1 => partial_outputfm_V_8_we1,
        d1 => partial_outputfm_V_8_d1);

    partial_outputfm_V_9_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address0,
        ce0 => partial_outputfm_V_9_ce0,
        q0 => partial_outputfm_V_9_q0,
        address1 => partial_outputfm_V_9_address1,
        ce1 => partial_outputfm_V_9_ce1,
        we1 => partial_outputfm_V_9_we1,
        d1 => partial_outputfm_V_9_d1);

    partial_outputfm_V_10_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address0,
        ce0 => partial_outputfm_V_10_ce0,
        q0 => partial_outputfm_V_10_q0,
        address1 => partial_outputfm_V_10_address1,
        ce1 => partial_outputfm_V_10_ce1,
        we1 => partial_outputfm_V_10_we1,
        d1 => partial_outputfm_V_10_d1);

    partial_outputfm_V_11_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address0,
        ce0 => partial_outputfm_V_11_ce0,
        q0 => partial_outputfm_V_11_q0,
        address1 => partial_outputfm_V_11_address1,
        ce1 => partial_outputfm_V_11_ce1,
        we1 => partial_outputfm_V_11_we1,
        d1 => partial_outputfm_V_11_d1);

    partial_outputfm_V_12_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address0,
        ce0 => partial_outputfm_V_12_ce0,
        q0 => partial_outputfm_V_12_q0,
        address1 => partial_outputfm_V_12_address1,
        ce1 => partial_outputfm_V_12_ce1,
        we1 => partial_outputfm_V_12_we1,
        d1 => partial_outputfm_V_12_d1);

    partial_outputfm_V_13_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address0,
        ce0 => partial_outputfm_V_13_ce0,
        q0 => partial_outputfm_V_13_q0,
        address1 => partial_outputfm_V_13_address1,
        ce1 => partial_outputfm_V_13_ce1,
        we1 => partial_outputfm_V_13_we1,
        d1 => partial_outputfm_V_13_d1);

    partial_outputfm_V_14_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address0,
        ce0 => partial_outputfm_V_14_ce0,
        q0 => partial_outputfm_V_14_q0,
        address1 => partial_outputfm_V_14_address1,
        ce1 => partial_outputfm_V_14_ce1,
        we1 => partial_outputfm_V_14_we1,
        d1 => partial_outputfm_V_14_d1);

    partial_outputfm_V_15_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address0,
        ce0 => partial_outputfm_V_15_ce0,
        q0 => partial_outputfm_V_15_q0,
        address1 => partial_outputfm_V_15_address1,
        ce1 => partial_outputfm_V_15_ce1,
        we1 => partial_outputfm_V_15_we1,
        d1 => partial_outputfm_V_15_d1);

    partial_outputfm_V_16_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address0,
        ce0 => partial_outputfm_V_16_ce0,
        q0 => partial_outputfm_V_16_q0,
        address1 => partial_outputfm_V_16_address1,
        ce1 => partial_outputfm_V_16_ce1,
        we1 => partial_outputfm_V_16_we1,
        d1 => partial_outputfm_V_16_d1);

    partial_outputfm_V_17_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address0,
        ce0 => partial_outputfm_V_17_ce0,
        q0 => partial_outputfm_V_17_q0,
        address1 => partial_outputfm_V_17_address1,
        ce1 => partial_outputfm_V_17_ce1,
        we1 => partial_outputfm_V_17_we1,
        d1 => partial_outputfm_V_17_d1);

    partial_outputfm_V_18_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address0,
        ce0 => partial_outputfm_V_18_ce0,
        q0 => partial_outputfm_V_18_q0,
        address1 => partial_outputfm_V_18_address1,
        ce1 => partial_outputfm_V_18_ce1,
        we1 => partial_outputfm_V_18_we1,
        d1 => partial_outputfm_V_18_d1);

    partial_outputfm_V_19_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address0,
        ce0 => partial_outputfm_V_19_ce0,
        q0 => partial_outputfm_V_19_q0,
        address1 => partial_outputfm_V_19_address1,
        ce1 => partial_outputfm_V_19_ce1,
        we1 => partial_outputfm_V_19_we1,
        d1 => partial_outputfm_V_19_d1);

    partial_outputfm_V_20_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address0,
        ce0 => partial_outputfm_V_20_ce0,
        q0 => partial_outputfm_V_20_q0,
        address1 => partial_outputfm_V_20_address1,
        ce1 => partial_outputfm_V_20_ce1,
        we1 => partial_outputfm_V_20_we1,
        d1 => partial_outputfm_V_20_d1);

    partial_outputfm_V_21_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address0,
        ce0 => partial_outputfm_V_21_ce0,
        q0 => partial_outputfm_V_21_q0,
        address1 => partial_outputfm_V_21_address1,
        ce1 => partial_outputfm_V_21_ce1,
        we1 => partial_outputfm_V_21_we1,
        d1 => partial_outputfm_V_21_d1);

    partial_outputfm_V_22_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address0,
        ce0 => partial_outputfm_V_22_ce0,
        q0 => partial_outputfm_V_22_q0,
        address1 => partial_outputfm_V_22_address1,
        ce1 => partial_outputfm_V_22_ce1,
        we1 => partial_outputfm_V_22_we1,
        d1 => partial_outputfm_V_22_d1);

    partial_outputfm_V_23_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address0,
        ce0 => partial_outputfm_V_23_ce0,
        q0 => partial_outputfm_V_23_q0,
        address1 => partial_outputfm_V_23_address1,
        ce1 => partial_outputfm_V_23_ce1,
        we1 => partial_outputfm_V_23_we1,
        d1 => partial_outputfm_V_23_d1);

    partial_outputfm_V_24_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address0,
        ce0 => partial_outputfm_V_24_ce0,
        q0 => partial_outputfm_V_24_q0,
        address1 => partial_outputfm_V_24_address1,
        ce1 => partial_outputfm_V_24_ce1,
        we1 => partial_outputfm_V_24_we1,
        d1 => partial_outputfm_V_24_d1);

    partial_outputfm_V_25_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address0,
        ce0 => partial_outputfm_V_25_ce0,
        q0 => partial_outputfm_V_25_q0,
        address1 => partial_outputfm_V_25_address1,
        ce1 => partial_outputfm_V_25_ce1,
        we1 => partial_outputfm_V_25_we1,
        d1 => partial_outputfm_V_25_d1);

    partial_outputfm_V_26_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address0,
        ce0 => partial_outputfm_V_26_ce0,
        q0 => partial_outputfm_V_26_q0,
        address1 => partial_outputfm_V_26_address1,
        ce1 => partial_outputfm_V_26_ce1,
        we1 => partial_outputfm_V_26_we1,
        d1 => partial_outputfm_V_26_d1);

    partial_outputfm_V_27_U : component zhang_cnn_partialcfu
    generic map (
        DataWidth => 48,
        AddressRange => 875,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address0,
        ce0 => partial_outputfm_V_27_ce0,
        q0 => partial_outputfm_V_27_q0,
        address1 => partial_outputfm_V_27_address1,
        ce1 => partial_outputfm_V_27_ce1,
        we1 => partial_outputfm_V_27_we1,
        d1 => partial_outputfm_V_27_d1);

    zhang_cnn_control_s_axi_U : component zhang_cnn_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        image_r => image_r,
        weights => weights,
        out_r => out_r,
        bias => bias,
        curr_layer_in_n_layer => curr_layer_in_n_layer,
        curr_layer_in_in_w => curr_layer_in_in_w,
        curr_layer_in_in_h => curr_layer_in_in_h,
        curr_layer_in_out_w => curr_layer_in_out_w,
        curr_layer_in_out_h => curr_layer_in_out_h,
        curr_layer_in_in_ch => curr_layer_in_in_ch,
        curr_layer_in_out_ch => curr_layer_in_out_ch,
        curr_layer_in_ker_w => curr_layer_in_ker_w,
        curr_layer_in_ker_h => curr_layer_in_ker_h,
        curr_layer_in_ker_ch => curr_layer_in_ker_ch,
        curr_layer_in_str_w => curr_layer_in_str_w,
        curr_layer_in_str_h => curr_layer_in_str_h,
        curr_layer_in_pad_w => curr_layer_in_pad_w,
        curr_layer_in_pad_h => curr_layer_in_pad_h,
        curr_layer_in_relu => curr_layer_in_relu,
        curr_layer_in_has_bias => curr_layer_in_has_bias,
        curr_layer_in_act_type => curr_layer_in_act_type);

    zhang_cnn_gmem_m_axi_U : component zhang_cnn_gmem_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARID => gmem_ARID,
        I_ARLEN => gmem_ARLEN,
        I_ARSIZE => gmem_ARSIZE,
        I_ARLOCK => gmem_ARLOCK,
        I_ARCACHE => gmem_ARCACHE,
        I_ARQOS => gmem_ARQOS,
        I_ARPROT => gmem_ARPROT,
        I_ARUSER => gmem_ARUSER,
        I_ARBURST => gmem_ARBURST,
        I_ARREGION => gmem_ARREGION,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWADDR,
        I_AWID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWID,
        I_AWLEN => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLEN,
        I_AWSIZE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWSIZE,
        I_AWLOCK => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLOCK,
        I_AWCACHE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWCACHE,
        I_AWQOS => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWQOS,
        I_AWPROT => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWPROT,
        I_AWUSER => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWUSER,
        I_AWBURST => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWBURST,
        I_AWREGION => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWREGION,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WDATA,
        I_WID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WID,
        I_WUSER => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WUSER,
        I_WLAST => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WLAST,
        I_WSTRB => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    grp_dataflow_out_channel_1_fu_663 : component dataflow_out_channel_1
    port map (
        m_axi_weights_AWVALID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => gmem_AWREADY,
        m_axi_weights_AWADDR => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WVALID,
        m_axi_weights_WREADY => gmem_WREADY,
        m_axi_weights_WDATA => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_dataflow_out_channel_1_fu_663_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => gmem_ARREADY,
        m_axi_weights_ARADDR => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => gmem_RVALID,
        m_axi_weights_RREADY => grp_dataflow_out_channel_1_fu_663_m_axi_weights_RREADY,
        m_axi_weights_RDATA => gmem_RDATA,
        m_axi_weights_RLAST => gmem_RLAST,
        m_axi_weights_RID => gmem_RID,
        m_axi_weights_RUSER => gmem_RUSER,
        m_axi_weights_RRESP => gmem_RRESP,
        m_axi_weights_BVALID => gmem_BVALID,
        m_axi_weights_BREADY => grp_dataflow_out_channel_1_fu_663_m_axi_weights_BREADY,
        m_axi_weights_BRESP => gmem_BRESP,
        m_axi_weights_BID => gmem_BID,
        m_axi_weights_BUSER => gmem_BUSER,
        weights_offset => weights3_reg_1565,
        image_offset => image1_reg_1570,
        curr_layer_in_w => curr_layer_in_in_w_r_reg_1549,
        curr_layer_in_h => curr_layer_in_in_h_r_reg_1544,
        curr_layer_out_w => curr_layer_in_out_w_s_reg_1538,
        curr_layer_out_h => curr_layer_in_out_h_s_reg_1532,
        curr_layer_in_ch => curr_layer_in_in_ch_s_reg_1527,
        curr_layer_out_ch => curr_layer_in_out_ch_1_reg_1519,
        curr_layer_ker_w => curr_layer_in_ker_w_s_reg_1514,
        curr_layer_ker_h => curr_layer_in_ker_h_s_reg_1509,
        curr_layer_str_w => curr_layer_in_str_w_s_reg_1504,
        curr_layer_str_h => curr_layer_in_str_h_s_reg_1499,
        out_offset => out5_reg_1560,
        to_r => to_reg_651,
        row => row_reg_627,
        col => col_reg_639,
        partial_outputfm_0_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address0,
        partial_outputfm_0_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce0,
        partial_outputfm_0_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d0,
        partial_outputfm_0_V_q0 => partial_outputfm_V_0_q0,
        partial_outputfm_0_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we0,
        partial_outputfm_0_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address1,
        partial_outputfm_0_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce1,
        partial_outputfm_0_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d1,
        partial_outputfm_0_V_q1 => ap_const_lv48_0,
        partial_outputfm_0_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we1,
        partial_outputfm_1_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address0,
        partial_outputfm_1_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce0,
        partial_outputfm_1_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d0,
        partial_outputfm_1_V_q0 => partial_outputfm_V_1_q0,
        partial_outputfm_1_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we0,
        partial_outputfm_1_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address1,
        partial_outputfm_1_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce1,
        partial_outputfm_1_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d1,
        partial_outputfm_1_V_q1 => ap_const_lv48_0,
        partial_outputfm_1_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we1,
        partial_outputfm_2_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address0,
        partial_outputfm_2_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce0,
        partial_outputfm_2_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d0,
        partial_outputfm_2_V_q0 => partial_outputfm_V_2_q0,
        partial_outputfm_2_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we0,
        partial_outputfm_2_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address1,
        partial_outputfm_2_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce1,
        partial_outputfm_2_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d1,
        partial_outputfm_2_V_q1 => ap_const_lv48_0,
        partial_outputfm_2_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we1,
        partial_outputfm_3_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address0,
        partial_outputfm_3_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce0,
        partial_outputfm_3_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d0,
        partial_outputfm_3_V_q0 => partial_outputfm_V_3_q0,
        partial_outputfm_3_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we0,
        partial_outputfm_3_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address1,
        partial_outputfm_3_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce1,
        partial_outputfm_3_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d1,
        partial_outputfm_3_V_q1 => ap_const_lv48_0,
        partial_outputfm_3_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we1,
        partial_outputfm_4_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address0,
        partial_outputfm_4_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce0,
        partial_outputfm_4_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d0,
        partial_outputfm_4_V_q0 => partial_outputfm_V_4_q0,
        partial_outputfm_4_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we0,
        partial_outputfm_4_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address1,
        partial_outputfm_4_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce1,
        partial_outputfm_4_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d1,
        partial_outputfm_4_V_q1 => ap_const_lv48_0,
        partial_outputfm_4_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we1,
        partial_outputfm_5_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address0,
        partial_outputfm_5_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce0,
        partial_outputfm_5_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d0,
        partial_outputfm_5_V_q0 => partial_outputfm_V_5_q0,
        partial_outputfm_5_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we0,
        partial_outputfm_5_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address1,
        partial_outputfm_5_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce1,
        partial_outputfm_5_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d1,
        partial_outputfm_5_V_q1 => ap_const_lv48_0,
        partial_outputfm_5_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we1,
        partial_outputfm_6_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address0,
        partial_outputfm_6_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce0,
        partial_outputfm_6_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d0,
        partial_outputfm_6_V_q0 => partial_outputfm_V_6_q0,
        partial_outputfm_6_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we0,
        partial_outputfm_6_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address1,
        partial_outputfm_6_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce1,
        partial_outputfm_6_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d1,
        partial_outputfm_6_V_q1 => ap_const_lv48_0,
        partial_outputfm_6_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we1,
        partial_outputfm_7_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address0,
        partial_outputfm_7_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce0,
        partial_outputfm_7_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d0,
        partial_outputfm_7_V_q0 => partial_outputfm_V_7_q0,
        partial_outputfm_7_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we0,
        partial_outputfm_7_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address1,
        partial_outputfm_7_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce1,
        partial_outputfm_7_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d1,
        partial_outputfm_7_V_q1 => ap_const_lv48_0,
        partial_outputfm_7_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we1,
        partial_outputfm_8_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address0,
        partial_outputfm_8_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce0,
        partial_outputfm_8_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d0,
        partial_outputfm_8_V_q0 => partial_outputfm_V_8_q0,
        partial_outputfm_8_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we0,
        partial_outputfm_8_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address1,
        partial_outputfm_8_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce1,
        partial_outputfm_8_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d1,
        partial_outputfm_8_V_q1 => ap_const_lv48_0,
        partial_outputfm_8_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we1,
        partial_outputfm_9_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address0,
        partial_outputfm_9_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce0,
        partial_outputfm_9_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d0,
        partial_outputfm_9_V_q0 => partial_outputfm_V_9_q0,
        partial_outputfm_9_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we0,
        partial_outputfm_9_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address1,
        partial_outputfm_9_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce1,
        partial_outputfm_9_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d1,
        partial_outputfm_9_V_q1 => ap_const_lv48_0,
        partial_outputfm_9_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we1,
        partial_outputfm_10_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address0,
        partial_outputfm_10_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce0,
        partial_outputfm_10_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d0,
        partial_outputfm_10_V_q0 => partial_outputfm_V_10_q0,
        partial_outputfm_10_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we0,
        partial_outputfm_10_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address1,
        partial_outputfm_10_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce1,
        partial_outputfm_10_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d1,
        partial_outputfm_10_V_q1 => ap_const_lv48_0,
        partial_outputfm_10_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we1,
        partial_outputfm_11_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address0,
        partial_outputfm_11_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce0,
        partial_outputfm_11_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d0,
        partial_outputfm_11_V_q0 => partial_outputfm_V_11_q0,
        partial_outputfm_11_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we0,
        partial_outputfm_11_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address1,
        partial_outputfm_11_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce1,
        partial_outputfm_11_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d1,
        partial_outputfm_11_V_q1 => ap_const_lv48_0,
        partial_outputfm_11_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we1,
        partial_outputfm_12_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address0,
        partial_outputfm_12_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce0,
        partial_outputfm_12_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d0,
        partial_outputfm_12_V_q0 => partial_outputfm_V_12_q0,
        partial_outputfm_12_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we0,
        partial_outputfm_12_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address1,
        partial_outputfm_12_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce1,
        partial_outputfm_12_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d1,
        partial_outputfm_12_V_q1 => ap_const_lv48_0,
        partial_outputfm_12_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we1,
        partial_outputfm_13_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address0,
        partial_outputfm_13_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce0,
        partial_outputfm_13_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d0,
        partial_outputfm_13_V_q0 => partial_outputfm_V_13_q0,
        partial_outputfm_13_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we0,
        partial_outputfm_13_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address1,
        partial_outputfm_13_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce1,
        partial_outputfm_13_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d1,
        partial_outputfm_13_V_q1 => ap_const_lv48_0,
        partial_outputfm_13_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we1,
        partial_outputfm_14_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address0,
        partial_outputfm_14_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce0,
        partial_outputfm_14_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d0,
        partial_outputfm_14_V_q0 => partial_outputfm_V_14_q0,
        partial_outputfm_14_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we0,
        partial_outputfm_14_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address1,
        partial_outputfm_14_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce1,
        partial_outputfm_14_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d1,
        partial_outputfm_14_V_q1 => ap_const_lv48_0,
        partial_outputfm_14_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we1,
        partial_outputfm_15_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address0,
        partial_outputfm_15_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce0,
        partial_outputfm_15_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d0,
        partial_outputfm_15_V_q0 => partial_outputfm_V_15_q0,
        partial_outputfm_15_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we0,
        partial_outputfm_15_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address1,
        partial_outputfm_15_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce1,
        partial_outputfm_15_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d1,
        partial_outputfm_15_V_q1 => ap_const_lv48_0,
        partial_outputfm_15_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we1,
        partial_outputfm_16_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address0,
        partial_outputfm_16_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce0,
        partial_outputfm_16_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d0,
        partial_outputfm_16_V_q0 => partial_outputfm_V_16_q0,
        partial_outputfm_16_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we0,
        partial_outputfm_16_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address1,
        partial_outputfm_16_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce1,
        partial_outputfm_16_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d1,
        partial_outputfm_16_V_q1 => ap_const_lv48_0,
        partial_outputfm_16_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we1,
        partial_outputfm_17_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address0,
        partial_outputfm_17_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce0,
        partial_outputfm_17_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d0,
        partial_outputfm_17_V_q0 => partial_outputfm_V_17_q0,
        partial_outputfm_17_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we0,
        partial_outputfm_17_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address1,
        partial_outputfm_17_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce1,
        partial_outputfm_17_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d1,
        partial_outputfm_17_V_q1 => ap_const_lv48_0,
        partial_outputfm_17_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we1,
        partial_outputfm_18_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address0,
        partial_outputfm_18_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce0,
        partial_outputfm_18_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d0,
        partial_outputfm_18_V_q0 => partial_outputfm_V_18_q0,
        partial_outputfm_18_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we0,
        partial_outputfm_18_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address1,
        partial_outputfm_18_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce1,
        partial_outputfm_18_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d1,
        partial_outputfm_18_V_q1 => ap_const_lv48_0,
        partial_outputfm_18_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we1,
        partial_outputfm_19_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address0,
        partial_outputfm_19_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce0,
        partial_outputfm_19_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d0,
        partial_outputfm_19_V_q0 => partial_outputfm_V_19_q0,
        partial_outputfm_19_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we0,
        partial_outputfm_19_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address1,
        partial_outputfm_19_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce1,
        partial_outputfm_19_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d1,
        partial_outputfm_19_V_q1 => ap_const_lv48_0,
        partial_outputfm_19_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we1,
        partial_outputfm_20_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address0,
        partial_outputfm_20_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce0,
        partial_outputfm_20_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d0,
        partial_outputfm_20_V_q0 => partial_outputfm_V_20_q0,
        partial_outputfm_20_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we0,
        partial_outputfm_20_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address1,
        partial_outputfm_20_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce1,
        partial_outputfm_20_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d1,
        partial_outputfm_20_V_q1 => ap_const_lv48_0,
        partial_outputfm_20_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we1,
        partial_outputfm_21_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address0,
        partial_outputfm_21_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce0,
        partial_outputfm_21_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d0,
        partial_outputfm_21_V_q0 => partial_outputfm_V_21_q0,
        partial_outputfm_21_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we0,
        partial_outputfm_21_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address1,
        partial_outputfm_21_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce1,
        partial_outputfm_21_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d1,
        partial_outputfm_21_V_q1 => ap_const_lv48_0,
        partial_outputfm_21_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we1,
        partial_outputfm_22_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address0,
        partial_outputfm_22_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce0,
        partial_outputfm_22_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d0,
        partial_outputfm_22_V_q0 => partial_outputfm_V_22_q0,
        partial_outputfm_22_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we0,
        partial_outputfm_22_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address1,
        partial_outputfm_22_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce1,
        partial_outputfm_22_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d1,
        partial_outputfm_22_V_q1 => ap_const_lv48_0,
        partial_outputfm_22_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we1,
        partial_outputfm_23_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address0,
        partial_outputfm_23_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce0,
        partial_outputfm_23_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d0,
        partial_outputfm_23_V_q0 => partial_outputfm_V_23_q0,
        partial_outputfm_23_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we0,
        partial_outputfm_23_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address1,
        partial_outputfm_23_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce1,
        partial_outputfm_23_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d1,
        partial_outputfm_23_V_q1 => ap_const_lv48_0,
        partial_outputfm_23_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we1,
        partial_outputfm_24_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address0,
        partial_outputfm_24_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce0,
        partial_outputfm_24_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d0,
        partial_outputfm_24_V_q0 => partial_outputfm_V_24_q0,
        partial_outputfm_24_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we0,
        partial_outputfm_24_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address1,
        partial_outputfm_24_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce1,
        partial_outputfm_24_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d1,
        partial_outputfm_24_V_q1 => ap_const_lv48_0,
        partial_outputfm_24_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we1,
        partial_outputfm_25_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address0,
        partial_outputfm_25_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce0,
        partial_outputfm_25_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d0,
        partial_outputfm_25_V_q0 => partial_outputfm_V_25_q0,
        partial_outputfm_25_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we0,
        partial_outputfm_25_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address1,
        partial_outputfm_25_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce1,
        partial_outputfm_25_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d1,
        partial_outputfm_25_V_q1 => ap_const_lv48_0,
        partial_outputfm_25_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we1,
        partial_outputfm_26_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address0,
        partial_outputfm_26_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce0,
        partial_outputfm_26_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d0,
        partial_outputfm_26_V_q0 => partial_outputfm_V_26_q0,
        partial_outputfm_26_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we0,
        partial_outputfm_26_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address1,
        partial_outputfm_26_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce1,
        partial_outputfm_26_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d1,
        partial_outputfm_26_V_q1 => ap_const_lv48_0,
        partial_outputfm_26_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we1,
        partial_outputfm_27_V_address0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address0,
        partial_outputfm_27_V_ce0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce0,
        partial_outputfm_27_V_d0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d0,
        partial_outputfm_27_V_q0 => partial_outputfm_V_27_q0,
        partial_outputfm_27_V_we0 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we0,
        partial_outputfm_27_V_address1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address1,
        partial_outputfm_27_V_ce1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce1,
        partial_outputfm_27_V_d1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d1,
        partial_outputfm_27_V_q1 => ap_const_lv48_0,
        partial_outputfm_27_V_we1 => grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we1,
        biasbuf_V_address0 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_address0,
        biasbuf_V_ce0 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce0,
        biasbuf_V_d0 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_d0,
        biasbuf_V_q0 => biasbuf_V_q0,
        biasbuf_V_we0 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_we0,
        biasbuf_V_address1 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_address1,
        biasbuf_V_ce1 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce1,
        biasbuf_V_d1 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_d1,
        biasbuf_V_q1 => ap_const_lv48_0,
        biasbuf_V_we1 => grp_dataflow_out_channel_1_fu_663_biasbuf_V_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        curr_layer_in_ch_ap_vld => ap_const_logic_1,
        weights_offset_ap_vld => ap_const_logic_1,
        image_offset_ap_vld => ap_const_logic_1,
        curr_layer_in_w_ap_vld => ap_const_logic_1,
        curr_layer_in_h_ap_vld => ap_const_logic_1,
        curr_layer_out_w_ap_vld => ap_const_logic_1,
        curr_layer_out_h_ap_vld => ap_const_logic_1,
        curr_layer_out_ch_ap_vld => ap_const_logic_1,
        curr_layer_ker_w_ap_vld => ap_const_logic_1,
        curr_layer_ker_h_ap_vld => ap_const_logic_1,
        curr_layer_str_w_ap_vld => ap_const_logic_1,
        curr_layer_str_h_ap_vld => ap_const_logic_1,
        to_r_ap_vld => ap_const_logic_1,
        row_ap_vld => ap_const_logic_1,
        col_ap_vld => ap_const_logic_1,
        out_offset_ap_vld => ap_const_logic_1,
        ap_done => grp_dataflow_out_channel_1_fu_663_ap_done,
        ap_start => grp_dataflow_out_channel_1_fu_663_ap_start,
        ap_ready => grp_dataflow_out_channel_1_fu_663_ap_ready,
        ap_idle => grp_dataflow_out_channel_1_fu_663_ap_idle,
        ap_continue => grp_dataflow_out_channel_1_fu_663_ap_continue);

    grp_set_out_buffer_to_0_fu_976 : component set_out_buffer_to_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_set_out_buffer_to_0_fu_976_ap_start,
        ap_done => grp_set_out_buffer_to_0_fu_976_ap_done,
        ap_idle => grp_set_out_buffer_to_0_fu_976_ap_idle,
        ap_ready => grp_set_out_buffer_to_0_fu_976_ap_ready,
        partial_outputfm_V_0_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_address1,
        partial_outputfm_V_0_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_ce1,
        partial_outputfm_V_0_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_we1,
        partial_outputfm_V_0_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_d1,
        partial_outputfm_V_1_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_address1,
        partial_outputfm_V_1_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_ce1,
        partial_outputfm_V_1_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_we1,
        partial_outputfm_V_1_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_d1,
        partial_outputfm_V_2_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_address1,
        partial_outputfm_V_2_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_ce1,
        partial_outputfm_V_2_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_we1,
        partial_outputfm_V_2_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_d1,
        partial_outputfm_V_3_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_address1,
        partial_outputfm_V_3_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_ce1,
        partial_outputfm_V_3_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_we1,
        partial_outputfm_V_3_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_d1,
        partial_outputfm_V_4_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_address1,
        partial_outputfm_V_4_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_ce1,
        partial_outputfm_V_4_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_we1,
        partial_outputfm_V_4_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_d1,
        partial_outputfm_V_5_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_address1,
        partial_outputfm_V_5_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_ce1,
        partial_outputfm_V_5_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_we1,
        partial_outputfm_V_5_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_d1,
        partial_outputfm_V_6_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_address1,
        partial_outputfm_V_6_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_ce1,
        partial_outputfm_V_6_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_we1,
        partial_outputfm_V_6_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_d1,
        partial_outputfm_V_7_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_address1,
        partial_outputfm_V_7_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_ce1,
        partial_outputfm_V_7_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_we1,
        partial_outputfm_V_7_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_d1,
        partial_outputfm_V_8_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_address1,
        partial_outputfm_V_8_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_ce1,
        partial_outputfm_V_8_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_we1,
        partial_outputfm_V_8_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_d1,
        partial_outputfm_V_9_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_address1,
        partial_outputfm_V_9_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_ce1,
        partial_outputfm_V_9_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_we1,
        partial_outputfm_V_9_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_d1,
        partial_outputfm_V_10_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_address1,
        partial_outputfm_V_10_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_ce1,
        partial_outputfm_V_10_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_we1,
        partial_outputfm_V_10_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_d1,
        partial_outputfm_V_11_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_address1,
        partial_outputfm_V_11_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_ce1,
        partial_outputfm_V_11_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_we1,
        partial_outputfm_V_11_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_d1,
        partial_outputfm_V_12_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_address1,
        partial_outputfm_V_12_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_ce1,
        partial_outputfm_V_12_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_we1,
        partial_outputfm_V_12_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_d1,
        partial_outputfm_V_13_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_address1,
        partial_outputfm_V_13_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_ce1,
        partial_outputfm_V_13_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_we1,
        partial_outputfm_V_13_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_d1,
        partial_outputfm_V_14_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_address1,
        partial_outputfm_V_14_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_ce1,
        partial_outputfm_V_14_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_we1,
        partial_outputfm_V_14_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_d1,
        partial_outputfm_V_15_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_address1,
        partial_outputfm_V_15_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_ce1,
        partial_outputfm_V_15_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_we1,
        partial_outputfm_V_15_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_d1,
        partial_outputfm_V_16_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_address1,
        partial_outputfm_V_16_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_ce1,
        partial_outputfm_V_16_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_we1,
        partial_outputfm_V_16_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_d1,
        partial_outputfm_V_17_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_address1,
        partial_outputfm_V_17_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_ce1,
        partial_outputfm_V_17_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_we1,
        partial_outputfm_V_17_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_d1,
        partial_outputfm_V_18_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_address1,
        partial_outputfm_V_18_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_ce1,
        partial_outputfm_V_18_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_we1,
        partial_outputfm_V_18_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_d1,
        partial_outputfm_V_19_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_address1,
        partial_outputfm_V_19_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_ce1,
        partial_outputfm_V_19_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_we1,
        partial_outputfm_V_19_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_d1,
        partial_outputfm_V_20_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_address1,
        partial_outputfm_V_20_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_ce1,
        partial_outputfm_V_20_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_we1,
        partial_outputfm_V_20_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_d1,
        partial_outputfm_V_21_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_address1,
        partial_outputfm_V_21_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_ce1,
        partial_outputfm_V_21_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_we1,
        partial_outputfm_V_21_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_d1,
        partial_outputfm_V_22_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_address1,
        partial_outputfm_V_22_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_ce1,
        partial_outputfm_V_22_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_we1,
        partial_outputfm_V_22_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_d1,
        partial_outputfm_V_23_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_address1,
        partial_outputfm_V_23_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_ce1,
        partial_outputfm_V_23_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_we1,
        partial_outputfm_V_23_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_d1,
        partial_outputfm_V_24_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_address1,
        partial_outputfm_V_24_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_ce1,
        partial_outputfm_V_24_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_we1,
        partial_outputfm_V_24_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_d1,
        partial_outputfm_V_25_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_address1,
        partial_outputfm_V_25_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_ce1,
        partial_outputfm_V_25_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_we1,
        partial_outputfm_V_25_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_d1,
        partial_outputfm_V_26_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_address1,
        partial_outputfm_V_26_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_ce1,
        partial_outputfm_V_26_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_we1,
        partial_outputfm_V_26_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_d1,
        partial_outputfm_V_27_address1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_address1,
        partial_outputfm_V_27_ce1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_ce1,
        partial_outputfm_V_27_we1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_we1,
        partial_outputfm_V_27_d1 => grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_d1);

    zhang_cnn_fpext_3bkb_U803 : component zhang_cnn_fpext_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => gmem_addr_read_reg_1601,
        dout => d_assign_fu_1036_p1);

    zhang_cnn_srem_17cHz_U804 : component zhang_cnn_srem_17cHz
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 17,
        din1_WIDTH => 7,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1400_ap_start,
        done => grp_fu_1400_ap_done,
        din0 => grp_fu_1400_p0,
        din1 => grp_fu_1400_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1400_p2);

    zhang_cnn_srem_17cIz_U805 : component zhang_cnn_srem_17cIz
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 17,
        din1_WIDTH => 6,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1431_ap_start,
        done => grp_fu_1431_ap_done,
        din0 => grp_fu_1431_p0,
        din1 => grp_fu_1431_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1431_p2);

    zhang_cnn_srem_17cIz_U806 : component zhang_cnn_srem_17cIz
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 17,
        din1_WIDTH => 6,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1456_ap_start,
        done => grp_fu_1456_ap_done,
        din0 => grp_fu_1456_p0,
        din1 => grp_fu_1456_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1456_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state10 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((ap_const_logic_0 = ap_sync_grp_dataflow_out_channel_1_fu_663_ap_ready) and (ap_const_logic_1 = ap_CS_fsm_state80)))) then 
                    ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dataflow_out_channel_1_fu_663_ap_ready)) then 
                    ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                    ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_set_out_buffer_to_0_fu_976_ap_ready)) then 
                    ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
            else
                if (((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    if ((ap_block_state3_io = ap_const_boolean_0)) then 
                        ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = gmem_ARREADY)) then 
                        ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                    if ((grp_dataflow_out_channel_1_fu_663_ap_done = ap_const_logic_1)) then 
                        ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = grp_dataflow_out_channel_1_fu_663_ap_ready)) then 
                        ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    col_reg_639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                col_reg_639 <= col_1_fu_1488_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                col_reg_639 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ii_0_i_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                ii_0_i_reg_615 <= ap_const_lv15_0;
            elsif (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                ii_0_i_reg_615 <= ii_reg_1596;
            end if; 
        end if;
    end process;

    ii_i_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_i_fu_1089_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ii_i_reg_604 <= ii_1_fu_1095_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ii_i_reg_604 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    row_reg_627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = tmp_32_fu_1446_p2) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                row_reg_627 <= row_1_fu_1462_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                row_reg_627 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    to_reg_651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state82) and (grp_set_out_buffer_to_0_fu_976_ap_done = ap_const_logic_1))) then 
                to_reg_651 <= to_1_reg_1724;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                to_reg_651 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_reg_pp1_iter1_ii_0_i_reg_615 <= ii_0_i_reg_615;
                ap_reg_pp1_iter1_tmp_7_reg_1592 <= tmp_7_reg_1592;
                tmp_7_reg_1592 <= tmp_7_fu_1119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_11001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_ii_0_i_reg_615 <= ap_reg_pp1_iter1_ii_0_i_reg_615;
                ap_reg_pp1_iter2_tmp_7_reg_1592 <= ap_reg_pp1_iter1_tmp_7_reg_1592;
                ap_reg_pp1_iter3_ii_0_i_reg_615 <= ap_reg_pp1_iter2_ii_0_i_reg_615;
                ap_reg_pp1_iter3_isneg_reg_1606 <= isneg_reg_1606;
                ap_reg_pp1_iter3_tmp_2_reg_1622 <= tmp_2_reg_1622;
                ap_reg_pp1_iter3_tmp_7_reg_1592 <= ap_reg_pp1_iter2_tmp_7_reg_1592;
                ap_reg_pp1_iter4_ii_0_i_reg_615 <= ap_reg_pp1_iter3_ii_0_i_reg_615;
                ap_reg_pp1_iter4_tmp_7_reg_1592 <= ap_reg_pp1_iter3_tmp_7_reg_1592;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                curr_layer_in_has_bi_reg_1494 <= curr_layer_in_has_bias;
                curr_layer_in_in_ch_s_reg_1527 <= curr_layer_in_in_ch;
                curr_layer_in_in_h_r_reg_1544 <= curr_layer_in_in_h;
                curr_layer_in_in_w_r_reg_1549 <= curr_layer_in_in_w;
                curr_layer_in_ker_h_s_reg_1509 <= curr_layer_in_ker_h;
                curr_layer_in_ker_w_s_reg_1514 <= curr_layer_in_ker_w;
                curr_layer_in_out_ch_1_reg_1519 <= curr_layer_in_out_ch;
                curr_layer_in_out_h_s_reg_1532 <= curr_layer_in_out_h;
                curr_layer_in_out_w_s_reg_1538 <= curr_layer_in_out_w;
                curr_layer_in_str_h_s_reg_1499 <= curr_layer_in_str_h;
                curr_layer_in_str_w_s_reg_1504 <= curr_layer_in_str_w;
                    gmem_addr_reg_1554(29 downto 0) <= tmp_3_fu_1049_p1(32 - 1 downto 0)(29 downto 0);
                image1_reg_1570 <= image_r(31 downto 2);
                out5_reg_1560 <= out_r(31 downto 2);
                weights3_reg_1565 <= weights(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp1_iter1_tmp_7_reg_1592))) then
                exp_tmp_V_reg_1612 <= ireg_V_fu_1130_p1(62 downto 52);
                isneg_reg_1606 <= ireg_V_fu_1130_p1(63 downto 63);
                tmp_14_reg_1617 <= tmp_14_fu_1156_p1;
                tmp_2_reg_1622 <= tmp_2_fu_1160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                gmem_addr_read_reg_1601 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ii_reg_1596 <= ii_fu_1124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp1_iter2_tmp_7_reg_1592))) then
                man_V_2_reg_1628 <= man_V_2_fu_1186_p3;
                sh_amt_reg_1639 <= sh_amt_fu_1217_p3;
                tmp_12_reg_1645 <= tmp_12_fu_1225_p2;
                tmp_15_reg_1657 <= tmp_15_fu_1235_p2;
                tmp_16_reg_1651 <= tmp_16_fu_1231_p1;
                tmp_s_reg_1633 <= tmp_s_fu_1199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp1_iter3_tmp_7_reg_1592))) then
                newSel3_reg_1662 <= newSel3_fu_1378_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                p_cast1_reg_1683 <= p_cast1_fu_1417_p1;
                tmp_10_cast_reg_1678 <= tmp_10_cast_fu_1409_p1;
                tmp_4_cast_reg_1673 <= tmp_4_cast_fu_1406_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                p_cast9_reg_1697 <= p_cast9_fu_1442_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                p_cast_reg_1716 <= p_cast_fu_1473_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                tmp_23_reg_1667 <= tmp_23_fu_1394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_28_fu_1421_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                tmp_29_reg_1691 <= tmp_29_fu_1426_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_32_fu_1446_p2) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                tmp_33_reg_1705 <= tmp_33_fu_1451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                to_1_reg_1724 <= to_1_fu_1482_p2;
            end if;
        end if;
    end process;
    gmem_addr_reg_1554(31 downto 30) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, tmp_5_fu_1106_p2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state2, ap_block_state3_io, tmp_7_fu_1119_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state37, tmp_28_fu_1421_p2, ap_CS_fsm_state58, tmp_32_fu_1446_p2, ap_CS_fsm_state79, tmp_36_fu_1477_p2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, grp_dataflow_out_channel_1_fu_663_ap_done, grp_set_out_buffer_to_0_fu_976_ap_done, exitcond_i_fu_1089_p2, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_lv1_0 = exitcond_i_fu_1089_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_block_state3_io = ap_const_boolean_0) and (tmp_5_fu_1106_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_block_state3_io = ap_const_boolean_0) and (tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (tmp_7_fu_1119_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) and not(((ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5)) or ((ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (tmp_7_fu_1119_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_lv1_1 = tmp_28_fu_1421_p2) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((ap_const_lv1_1 = tmp_32_fu_1446_p2) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((ap_const_lv1_1 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (grp_dataflow_out_channel_1_fu_663_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state82) and (grp_set_out_buffer_to_0_fu_976_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_fu_1193_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_9_fu_1166_p1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state36 <= ap_CS_fsm(30);
    ap_CS_fsm_state37 <= ap_CS_fsm(31);
    ap_CS_fsm_state57 <= ap_CS_fsm(51);
    ap_CS_fsm_state58 <= ap_CS_fsm(52);
    ap_CS_fsm_state78 <= ap_CS_fsm(72);
    ap_CS_fsm_state79 <= ap_CS_fsm(73);
    ap_CS_fsm_state80 <= ap_CS_fsm(74);
    ap_CS_fsm_state81 <= ap_CS_fsm(75);
    ap_CS_fsm_state82 <= ap_CS_fsm(76);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, tmp_7_reg_1592, gmem_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_0 = gmem_RVALID) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, tmp_7_reg_1592, gmem_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_0 = gmem_RVALID) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1));
    end process;

        ap_block_state10_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp1_stage0_iter1_assign_proc : process(tmp_7_reg_1592, gmem_RVALID)
    begin
                ap_block_state11_pp1_stage0_iter1 <= ((ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_0 = gmem_RVALID));
    end process;

        ap_block_state12_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(tmp_5_fu_1106_p2, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state3_io <= ((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_sig_ioackin_gmem_ARREADY));
    end process;


    ap_condition_pp1_exit_iter0_state10_assign_proc : process(tmp_7_fu_1119_p2)
    begin
        if ((tmp_7_fu_1119_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state37, tmp_28_fu_1421_p2)
    begin
        if (((ap_const_lv1_1 = tmp_28_fu_1421_p2) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter5) and (ap_const_logic_0 = ap_enable_reg_pp1_iter4) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ii_0_i_phi_fu_619_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_7_reg_1592, ii_0_i_reg_615, ii_reg_1596)
    begin
        if (((ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_ii_0_i_phi_fu_619_p4 <= ii_reg_1596;
        else 
            ap_phi_mux_ii_0_i_phi_fu_619_p4 <= ii_0_i_reg_615;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state37, tmp_28_fu_1421_p2)
    begin
        if (((ap_const_lv1_1 = tmp_28_fu_1421_p2) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_gmem_ARREADY_assign_proc : process(gmem_ARREADY, ap_reg_ioackin_gmem_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY)) then 
            ap_sig_ioackin_gmem_ARREADY <= gmem_ARREADY;
        else 
            ap_sig_ioackin_gmem_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sync_grp_dataflow_out_channel_1_fu_663_ap_ready_assign_proc : process(grp_dataflow_out_channel_1_fu_663_ap_ready, ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_sync_reg_grp_dataflow_out_channel_1_fu_663_ap_ready)) then 
            ap_sync_grp_dataflow_out_channel_1_fu_663_ap_ready <= grp_dataflow_out_channel_1_fu_663_ap_ready;
        else 
            ap_sync_grp_dataflow_out_channel_1_fu_663_ap_ready <= ap_const_logic_1;
        end if; 
    end process;

    bias7_fu_1039_p4 <= bias(31 downto 2);

    biasbuf_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, ap_enable_reg_pp1_iter5, grp_dataflow_out_channel_1_fu_663_biasbuf_V_address0, ap_CS_fsm_state80, tmp_i_fu_1101_p1, tmp_8_fu_1386_p1)
    begin
        if (((ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5))) then 
            biasbuf_V_address0 <= tmp_8_fu_1386_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biasbuf_V_address0 <= tmp_i_fu_1101_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            biasbuf_V_address0 <= grp_dataflow_out_channel_1_fu_663_biasbuf_V_address0;
        else 
            biasbuf_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    biasbuf_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state2, ap_enable_reg_pp1_iter5, grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce0, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5)))) then 
            biasbuf_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            biasbuf_V_ce0 <= grp_dataflow_out_channel_1_fu_663_biasbuf_V_ce0;
        else 
            biasbuf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    biasbuf_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, newSel3_reg_1662, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5))) then 
            biasbuf_V_d0 <= newSel3_reg_1662;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biasbuf_V_d0 <= ap_const_lv48_0;
        else 
            biasbuf_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    biasbuf_V_we0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state2, ap_reg_pp1_iter4_tmp_7_reg_1592, ap_enable_reg_pp1_iter5, exitcond_i_fu_1089_p2)
    begin
        if ((((ap_const_lv1_0 = exitcond_i_fu_1089_p2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp1_iter4_tmp_7_reg_1592) and (ap_const_logic_1 = ap_enable_reg_pp1_iter5)))) then 
            biasbuf_V_we0 <= ap_const_logic_1;
        else 
            biasbuf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    col_1_fu_1488_p2 <= std_logic_vector(unsigned(col_reg_639) + unsigned(ap_const_lv32_19));
    exitcond_i_fu_1089_p2 <= "1" when (ii_i_reg_604 = ap_const_lv7_64) else "0";

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state3, tmp_5_fu_1106_p2, gmem_addr_reg_1554, ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARADDR, ap_CS_fsm_state80, ap_reg_ioackin_gmem_ARREADY)
    begin
        if (((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARADDR <= gmem_addr_reg_1554;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARADDR <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARBURST_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARBURST, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARBURST <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARBURST;
        else 
            gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARCACHE, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARCACHE <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARCACHE;
        else 
            gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARID_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARID, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARID <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARID;
        else 
            gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state3, tmp_5_fu_1106_p2, tmp_4_fu_1111_p1, ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLEN, ap_CS_fsm_state80, ap_reg_ioackin_gmem_ARREADY)
    begin
        if (((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARLEN <= tmp_4_fu_1111_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARLEN <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLOCK, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARLOCK <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARLOCK;
        else 
            gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_ARPROT_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARPROT, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARPROT <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARPROT;
        else 
            gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_ARQOS_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARQOS, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARQOS <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARQOS;
        else 
            gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARREGION_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARREGION, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARREGION <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARREGION;
        else 
            gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARSIZE, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARSIZE <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARSIZE;
        else 
            gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_ARUSER_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARUSER, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARUSER <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARUSER;
        else 
            gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state3, tmp_5_fu_1106_p2, ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARVALID, ap_CS_fsm_state80, ap_reg_ioackin_gmem_ARREADY)
    begin
        if (((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_ARVALID <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWVALID, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_AWVALID <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_BREADY, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_BREADY <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_7_reg_1592, ap_block_pp1_stage0_11001, ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_RREADY, ap_CS_fsm_state80)
    begin
        if (((ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            gmem_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_RREADY <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(ap_CS_fsm_state79, tmp_36_fu_1477_p2, grp_dataflow_out_channel_1_fu_663_m_axi_weights_WVALID, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or ((ap_const_lv1_0 = tmp_36_fu_1477_p2) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then 
            gmem_WVALID <= grp_dataflow_out_channel_1_fu_663_m_axi_weights_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3, tmp_5_fu_1106_p2)
    begin
        if (((tmp_5_fu_1106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_7_reg_1592)
    begin
        if (((ap_block_pp1_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_reg_1592) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_dataflow_out_channel_1_fu_663_ap_continue_assign_proc : process(grp_dataflow_out_channel_1_fu_663_ap_done, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) and (grp_dataflow_out_channel_1_fu_663_ap_done = ap_const_logic_1))) then 
            grp_dataflow_out_channel_1_fu_663_ap_continue <= ap_const_logic_1;
        else 
            grp_dataflow_out_channel_1_fu_663_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_dataflow_out_channel_1_fu_663_ap_start <= ap_reg_grp_dataflow_out_channel_1_fu_663_ap_start;

    grp_fu_1400_ap_start_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1400_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1400_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1400_p0 <= std_logic_vector(signed(tmp_3_cast_fu_1391_p1) + signed(ap_const_lv17_22));
    grp_fu_1400_p1 <= ap_const_lv17_23(7 - 1 downto 0);

    grp_fu_1431_ap_start_assign_proc : process(ap_CS_fsm_state37, tmp_28_fu_1421_p2)
    begin
        if (((tmp_28_fu_1421_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1431_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1431_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1431_p0 <= std_logic_vector(signed(tmp_4_cast_reg_1673) + signed(ap_const_lv17_18));
    grp_fu_1431_p1 <= ap_const_lv17_19(6 - 1 downto 0);

    grp_fu_1456_ap_start_assign_proc : process(ap_CS_fsm_state58, tmp_32_fu_1446_p2)
    begin
        if (((ap_const_lv1_0 = tmp_32_fu_1446_p2) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            grp_fu_1456_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1456_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1456_p0 <= std_logic_vector(signed(tmp_10_cast_reg_1678) + signed(ap_const_lv17_1B));
    grp_fu_1456_p1 <= ap_const_lv17_1C(6 - 1 downto 0);
    grp_set_out_buffer_to_0_fu_976_ap_start <= ap_reg_grp_set_out_buffer_to_0_fu_976_ap_start;
    ii_0_i_cast_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ii_0_i_phi_fu_619_p4),16));
    ii_1_fu_1095_p2 <= std_logic_vector(unsigned(ii_i_reg_604) + unsigned(ap_const_lv7_1));
    ii_fu_1124_p2 <= std_logic_vector(unsigned(ap_phi_mux_ii_0_i_phi_fu_619_p4) + unsigned(ap_const_lv15_1));
    ireg_V_fu_1130_p1 <= d_assign_fu_1036_p1;
    man_V_1_fu_1180_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_1176_p1));
    man_V_2_fu_1186_p3 <= 
        man_V_1_fu_1180_p2 when (isneg_reg_1606(0) = '1') else 
        p_Result_s_fu_1176_p1;
    newSel1_fu_1351_p3 <= 
        storemerge_fu_1262_p3 when (sel_tmp9_fu_1309_p2(0) = '1') else 
        tmp_16_reg_1651;
    newSel2_fu_1364_p3 <= 
        newSel_fu_1337_p3 when (or_cond_fu_1345_p2(0) = '1') else 
        newSel1_fu_1351_p3;
    newSel3_fu_1378_p3 <= 
        newSel2_fu_1364_p3 when (or_cond2_fu_1372_p2(0) = '1') else 
        ap_const_lv48_0;
    newSel_fu_1337_p3 <= 
        tmp_22_fu_1273_p2 when (sel_tmp4_fu_1332_p2(0) = '1') else 
        tmp_20_fu_1258_p1;
    or_cond1_fu_1358_p2 <= (sel_tmp9_fu_1309_p2 or sel_tmp2_fu_1283_p2);
    or_cond2_fu_1372_p2 <= (or_cond_fu_1345_p2 or or_cond1_fu_1358_p2);
    or_cond_fu_1345_p2 <= (sel_tmp_fu_1315_p2 or sel_tmp4_fu_1332_p2);
    p_Result_s_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1169_p3),54));
        p_cast1_fu_1417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_1412_p2),32));

        p_cast9_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_1437_p2),32));

        p_cast_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1468_p2),32));


    partial_outputfm_V_0_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_0_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_0_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_address1;
        else 
            partial_outputfm_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_0_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_0_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce0;
        else 
            partial_outputfm_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_0_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_0_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_0_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_ce1;
        else 
            partial_outputfm_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_0_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_0_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_0_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_d1;
        else 
            partial_outputfm_V_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_0_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_0_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_0_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we1;
        else 
            partial_outputfm_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_10_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_10_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_10_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_address1;
        else 
            partial_outputfm_V_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_10_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_10_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce0;
        else 
            partial_outputfm_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_10_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_10_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_10_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_ce1;
        else 
            partial_outputfm_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_10_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_10_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_10_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_d1;
        else 
            partial_outputfm_V_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_10_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_10_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_10_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_10_V_we1;
        else 
            partial_outputfm_V_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_11_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_11_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_11_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_address1;
        else 
            partial_outputfm_V_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_11_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_11_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce0;
        else 
            partial_outputfm_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_11_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_11_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_11_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_ce1;
        else 
            partial_outputfm_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_11_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_11_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_11_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_d1;
        else 
            partial_outputfm_V_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_11_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_11_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_11_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_11_V_we1;
        else 
            partial_outputfm_V_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_12_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_12_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_12_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_address1;
        else 
            partial_outputfm_V_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_12_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_12_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce0;
        else 
            partial_outputfm_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_12_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_12_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_12_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_ce1;
        else 
            partial_outputfm_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_12_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_12_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_12_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_d1;
        else 
            partial_outputfm_V_12_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_12_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_12_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_12_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_12_V_we1;
        else 
            partial_outputfm_V_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_13_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_13_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_13_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_address1;
        else 
            partial_outputfm_V_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_13_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_13_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce0;
        else 
            partial_outputfm_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_13_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_13_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_13_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_ce1;
        else 
            partial_outputfm_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_13_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_13_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_13_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_d1;
        else 
            partial_outputfm_V_13_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_13_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_13_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_13_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_13_V_we1;
        else 
            partial_outputfm_V_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_14_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_14_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_14_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_address1;
        else 
            partial_outputfm_V_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_14_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_14_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce0;
        else 
            partial_outputfm_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_14_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_14_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_14_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_ce1;
        else 
            partial_outputfm_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_14_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_14_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_14_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_d1;
        else 
            partial_outputfm_V_14_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_14_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_14_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_14_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_14_V_we1;
        else 
            partial_outputfm_V_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_15_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_15_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_15_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_address1;
        else 
            partial_outputfm_V_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_15_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_15_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce0;
        else 
            partial_outputfm_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_15_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_15_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_15_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_ce1;
        else 
            partial_outputfm_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_15_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_15_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_15_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_d1;
        else 
            partial_outputfm_V_15_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_15_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_15_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_15_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_15_V_we1;
        else 
            partial_outputfm_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_16_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_16_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_16_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_address1;
        else 
            partial_outputfm_V_16_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_16_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_16_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce0;
        else 
            partial_outputfm_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_16_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_16_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_16_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_ce1;
        else 
            partial_outputfm_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_16_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_16_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_16_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_d1;
        else 
            partial_outputfm_V_16_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_16_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_16_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_16_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_16_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_16_V_we1;
        else 
            partial_outputfm_V_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_17_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_17_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_17_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_address1;
        else 
            partial_outputfm_V_17_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_17_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_17_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce0;
        else 
            partial_outputfm_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_17_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_17_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_17_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_ce1;
        else 
            partial_outputfm_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_17_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_17_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_17_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_d1;
        else 
            partial_outputfm_V_17_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_17_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_17_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_17_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_17_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_17_V_we1;
        else 
            partial_outputfm_V_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_18_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_18_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_18_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_address1;
        else 
            partial_outputfm_V_18_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_18_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_18_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce0;
        else 
            partial_outputfm_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_18_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_18_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_18_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_ce1;
        else 
            partial_outputfm_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_18_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_18_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_18_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_d1;
        else 
            partial_outputfm_V_18_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_18_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_18_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_18_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_18_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_18_V_we1;
        else 
            partial_outputfm_V_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_19_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_19_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_19_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_address1;
        else 
            partial_outputfm_V_19_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_19_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_19_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce0;
        else 
            partial_outputfm_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_19_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_19_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_19_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_ce1;
        else 
            partial_outputfm_V_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_19_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_19_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_19_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_d1;
        else 
            partial_outputfm_V_19_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_19_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_19_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_19_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_19_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_19_V_we1;
        else 
            partial_outputfm_V_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_1_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_1_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_1_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_address1;
        else 
            partial_outputfm_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_1_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_1_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce0;
        else 
            partial_outputfm_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_1_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_1_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_1_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_ce1;
        else 
            partial_outputfm_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_1_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_1_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_1_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_d1;
        else 
            partial_outputfm_V_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_1_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_1_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_1_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_1_V_we1;
        else 
            partial_outputfm_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_20_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_20_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_20_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_address1;
        else 
            partial_outputfm_V_20_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_20_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_20_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce0;
        else 
            partial_outputfm_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_20_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_20_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_20_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_ce1;
        else 
            partial_outputfm_V_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_20_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_20_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_20_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_d1;
        else 
            partial_outputfm_V_20_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_20_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_20_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_20_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_20_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_20_V_we1;
        else 
            partial_outputfm_V_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_21_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_21_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_21_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_address1;
        else 
            partial_outputfm_V_21_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_21_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_21_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce0;
        else 
            partial_outputfm_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_21_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_21_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_21_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_ce1;
        else 
            partial_outputfm_V_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_21_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_21_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_21_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_d1;
        else 
            partial_outputfm_V_21_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_21_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_21_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_21_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_21_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_21_V_we1;
        else 
            partial_outputfm_V_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_22_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_22_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_22_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_address1;
        else 
            partial_outputfm_V_22_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_22_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_22_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce0;
        else 
            partial_outputfm_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_22_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_22_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_22_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_ce1;
        else 
            partial_outputfm_V_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_22_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_22_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_22_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_d1;
        else 
            partial_outputfm_V_22_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_22_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_22_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_22_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_22_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_22_V_we1;
        else 
            partial_outputfm_V_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_23_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_23_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_23_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_address1;
        else 
            partial_outputfm_V_23_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_23_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_23_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce0;
        else 
            partial_outputfm_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_23_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_23_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_23_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_ce1;
        else 
            partial_outputfm_V_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_23_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_23_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_23_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_d1;
        else 
            partial_outputfm_V_23_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_23_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_23_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_23_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_23_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_23_V_we1;
        else 
            partial_outputfm_V_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_24_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_24_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_24_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_address1;
        else 
            partial_outputfm_V_24_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_24_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_24_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce0;
        else 
            partial_outputfm_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_24_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_24_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_24_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_ce1;
        else 
            partial_outputfm_V_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_24_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_24_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_24_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_d1;
        else 
            partial_outputfm_V_24_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_24_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_24_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_24_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_24_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_24_V_we1;
        else 
            partial_outputfm_V_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_25_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_25_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_25_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_address1;
        else 
            partial_outputfm_V_25_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_25_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_25_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce0;
        else 
            partial_outputfm_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_25_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_25_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_25_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_ce1;
        else 
            partial_outputfm_V_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_25_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_25_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_25_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_d1;
        else 
            partial_outputfm_V_25_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_25_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_25_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_25_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_25_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_25_V_we1;
        else 
            partial_outputfm_V_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_26_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_26_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_26_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_address1;
        else 
            partial_outputfm_V_26_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_26_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_26_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce0;
        else 
            partial_outputfm_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_26_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_26_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_26_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_ce1;
        else 
            partial_outputfm_V_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_26_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_26_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_26_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_d1;
        else 
            partial_outputfm_V_26_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_26_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_26_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_26_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_26_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_26_V_we1;
        else 
            partial_outputfm_V_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_27_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_27_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_27_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_address1;
        else 
            partial_outputfm_V_27_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_27_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_27_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce0;
        else 
            partial_outputfm_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_27_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_27_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_27_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_ce1;
        else 
            partial_outputfm_V_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_27_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_27_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_27_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_d1;
        else 
            partial_outputfm_V_27_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_27_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_27_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_27_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_27_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_27_V_we1;
        else 
            partial_outputfm_V_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_2_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_2_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_2_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_address1;
        else 
            partial_outputfm_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_2_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_2_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce0;
        else 
            partial_outputfm_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_2_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_2_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_2_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_ce1;
        else 
            partial_outputfm_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_2_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_2_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_2_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_d1;
        else 
            partial_outputfm_V_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_2_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_2_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_2_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_2_V_we1;
        else 
            partial_outputfm_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_3_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_3_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_3_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_address1;
        else 
            partial_outputfm_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_3_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_3_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce0;
        else 
            partial_outputfm_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_3_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_3_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_3_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_ce1;
        else 
            partial_outputfm_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_3_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_3_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_3_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_d1;
        else 
            partial_outputfm_V_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_3_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_3_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_3_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_3_V_we1;
        else 
            partial_outputfm_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_4_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_4_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_4_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_address1;
        else 
            partial_outputfm_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_4_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_4_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce0;
        else 
            partial_outputfm_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_4_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_4_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_4_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_ce1;
        else 
            partial_outputfm_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_4_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_4_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_4_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_d1;
        else 
            partial_outputfm_V_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_4_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_4_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_4_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_4_V_we1;
        else 
            partial_outputfm_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_5_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_5_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_5_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_address1;
        else 
            partial_outputfm_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_5_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_5_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce0;
        else 
            partial_outputfm_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_5_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_5_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_5_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_ce1;
        else 
            partial_outputfm_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_5_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_5_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_5_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_d1;
        else 
            partial_outputfm_V_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_5_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_5_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_5_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_5_V_we1;
        else 
            partial_outputfm_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_6_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_6_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_6_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_address1;
        else 
            partial_outputfm_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_6_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_6_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce0;
        else 
            partial_outputfm_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_6_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_6_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_6_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_ce1;
        else 
            partial_outputfm_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_6_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_6_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_6_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_d1;
        else 
            partial_outputfm_V_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_6_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_6_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_6_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_6_V_we1;
        else 
            partial_outputfm_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_7_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_7_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_7_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_address1;
        else 
            partial_outputfm_V_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_7_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_7_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce0;
        else 
            partial_outputfm_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_7_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_7_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_7_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_ce1;
        else 
            partial_outputfm_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_7_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_7_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_7_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_d1;
        else 
            partial_outputfm_V_7_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_7_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_7_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_7_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_7_V_we1;
        else 
            partial_outputfm_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_8_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_8_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_8_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_address1;
        else 
            partial_outputfm_V_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_8_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_8_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce0;
        else 
            partial_outputfm_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_8_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_8_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_8_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_ce1;
        else 
            partial_outputfm_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_8_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_8_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_8_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_d1;
        else 
            partial_outputfm_V_8_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_8_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_8_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_8_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_8_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_8_V_we1;
        else 
            partial_outputfm_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_9_address1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_address1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_9_address1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_9_address1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_address1;
        else 
            partial_outputfm_V_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_9_ce0_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_9_ce0 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce0;
        else 
            partial_outputfm_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_9_ce1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_ce1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_9_ce1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_9_ce1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_ce1;
        else 
            partial_outputfm_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    partial_outputfm_V_9_d1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_d1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_9_d1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_9_d1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_d1;
        else 
            partial_outputfm_V_9_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    partial_outputfm_V_9_we1_assign_proc : process(grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we1, grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_we1, ap_CS_fsm_state82, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            partial_outputfm_V_9_we1 <= grp_set_out_buffer_to_0_fu_976_partial_outputfm_V_9_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            partial_outputfm_V_9_we1 <= grp_dataflow_out_channel_1_fu_663_partial_outputfm_9_V_we1;
        else 
            partial_outputfm_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    row_1_fu_1462_p2 <= std_logic_vector(unsigned(row_reg_627) + unsigned(ap_const_lv32_23));
    sel_tmp1_fu_1278_p2 <= (ap_reg_pp1_iter3_tmp_2_reg_1622 xor ap_const_lv1_1);
    sel_tmp21_demorgan_fu_1321_p2 <= (tmp_s_reg_1633 or sel_tmp6_demorgan_fu_1288_p2);
    sel_tmp2_fu_1283_p2 <= (tmp_12_reg_1645 and sel_tmp1_fu_1278_p2);
    sel_tmp3_fu_1326_p2 <= (sel_tmp21_demorgan_fu_1321_p2 xor ap_const_lv1_1);
    sel_tmp4_fu_1332_p2 <= (tmp_15_reg_1657 and sel_tmp3_fu_1326_p2);
    sel_tmp6_demorgan_fu_1288_p2 <= (tmp_12_reg_1645 or ap_reg_pp1_iter3_tmp_2_reg_1622);
    sel_tmp6_fu_1292_p2 <= (sel_tmp6_demorgan_fu_1288_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_1298_p2 <= (tmp_s_reg_1633 and sel_tmp6_fu_1292_p2);
    sel_tmp8_fu_1303_p2 <= (tmp_13_fu_1244_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_1309_p2 <= (sel_tmp8_fu_1303_p2 and sel_tmp7_fu_1298_p2);
    sel_tmp_fu_1315_p2 <= (tmp_13_fu_1244_p2 and sel_tmp7_fu_1298_p2);
        sh_amt_cast_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_1639),32));

    sh_amt_fu_1217_p3 <= 
        tmp_6_fu_1205_p2 when (tmp_s_fu_1199_p2(0) = '1') else 
        tmp_11_fu_1211_p2;
    storemerge_fu_1262_p3 <= 
        ap_const_lv48_FFFFFFFFFFFF when (ap_reg_pp1_iter3_isneg_reg_1606(0) = '1') else 
        ap_const_lv48_0;
        tmp_10_cast_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_in_out_ch_1_reg_1519),17));

    tmp_10_fu_1134_p1 <= ireg_V_fu_1130_p1(63 - 1 downto 0);
    tmp_11_fu_1211_p2 <= std_logic_vector(unsigned(ap_const_lv12_2A) - unsigned(F2_fu_1193_p2));
    tmp_12_fu_1225_p2 <= "1" when (F2_fu_1193_p2 = ap_const_lv12_2A) else "0";
    tmp_13_fu_1244_p2 <= "1" when (unsigned(sh_amt_reg_1639) < unsigned(ap_const_lv12_36)) else "0";
    tmp_14_fu_1156_p1 <= ireg_V_fu_1130_p1(52 - 1 downto 0);
    tmp_15_fu_1235_p2 <= "1" when (unsigned(sh_amt_fu_1217_p3) < unsigned(ap_const_lv12_30)) else "0";
    tmp_16_fu_1231_p1 <= man_V_2_fu_1186_p3(48 - 1 downto 0);
    tmp_17_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_1241_p1),54));
    tmp_19_fu_1253_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_1628),to_integer(unsigned('0' & tmp_17_fu_1249_p1(31-1 downto 0)))));
    tmp_1_fu_1169_p3 <= (ap_const_lv1_1 & tmp_14_reg_1617);
    tmp_20_fu_1258_p1 <= tmp_19_fu_1253_p2(48 - 1 downto 0);
    tmp_21_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_1241_p1),48));
    tmp_22_fu_1273_p2 <= std_logic_vector(shift_left(unsigned(tmp_16_reg_1651),to_integer(unsigned('0' & tmp_21_fu_1269_p1(31-1 downto 0)))));
    tmp_23_fu_1394_p2 <= std_logic_vector(signed(tmp_3_cast_fu_1391_p1) + signed(ap_const_lv17_22));
    tmp_26_fu_1412_p2 <= std_logic_vector(unsigned(tmp_23_reg_1667) - unsigned(grp_fu_1400_p2));
    tmp_28_fu_1421_p2 <= "1" when (row_reg_627 = p_cast1_reg_1683) else "0";
    tmp_29_fu_1426_p2 <= std_logic_vector(signed(tmp_4_cast_reg_1673) + signed(ap_const_lv17_18));
    tmp_2_fu_1160_p2 <= "1" when (tmp_10_fu_1134_p1 = ap_const_lv63_0) else "0";
    tmp_31_fu_1437_p2 <= std_logic_vector(unsigned(tmp_29_reg_1691) - unsigned(grp_fu_1431_p2));
    tmp_32_fu_1446_p2 <= "1" when (col_reg_639 = p_cast9_reg_1697) else "0";
    tmp_33_fu_1451_p2 <= std_logic_vector(signed(tmp_10_cast_reg_1678) + signed(ap_const_lv17_1B));
    tmp_35_fu_1468_p2 <= std_logic_vector(unsigned(tmp_33_reg_1705) - unsigned(grp_fu_1456_p2));
    tmp_36_fu_1477_p2 <= "1" when (to_reg_651 = p_cast_reg_1716) else "0";
        tmp_3_cast_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_in_out_h_s_reg_1532),17));

    tmp_3_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bias7_fu_1039_p4),64));
        tmp_4_cast_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_in_out_w_s_reg_1538),17));

    tmp_4_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(curr_layer_in_out_ch_1_reg_1519),32));
    tmp_5_fu_1106_p2 <= "1" when (curr_layer_in_has_bi_reg_1494 = ap_const_lv16_1) else "0";
    tmp_6_fu_1205_p2 <= std_logic_vector(signed(ap_const_lv12_FD6) + signed(F2_fu_1193_p2));
    tmp_7_fu_1119_p2 <= "1" when (signed(ii_0_i_cast_fu_1115_p1) < signed(curr_layer_in_out_ch_1_reg_1519)) else "0";
    tmp_8_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp1_iter4_ii_0_i_reg_615),64));
    tmp_9_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_reg_1612),12));
    tmp_i_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ii_i_reg_604),64));
    tmp_s_fu_1199_p2 <= "1" when (signed(F2_fu_1193_p2) > signed(ap_const_lv12_2A)) else "0";
    to_1_fu_1482_p2 <= std_logic_vector(unsigned(to_reg_651) + unsigned(ap_const_lv32_1C));
end behav;
