// Seed: 3324596377
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output reg id_3,
    input logic id_4
);
  always @(posedge id_0 or posedge 1'b0) begin
    id_3 <= 1 == 1'b0;
  end
endmodule
