<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CRII: SHF: Enabling Metal Inter-Layer Via Device Utilization for On-chip Memory in Monolithic Three-Dimensional Integrated Circuits</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>07/15/2021</AwardEffectiveDate>
<AwardExpirationDate>06/30/2023</AwardExpirationDate>
<AwardTotalIntnAmount>174948.00</AwardTotalIntnAmount>
<AwardAmount>174948</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>A monolithic three-dimensional integrated circuit (M3D IC) is a promising technology to meet future computational demands as transistor density increases due to the vertical dimension. This project addresses one of the primary design challenges associated with the M3D IC technology to realize energy-efficient and compact integrated chips. The project is facilitating further advances in M3D IC technology by providing novel device models and design strategies for integrated chips to the research community. The investigator is developing a participation plan to involve students from the underrepresented groups in the field of integrated circuits through this project. The techniques developed in this research are intended to be used to develop computer-engineering courses and also to be presented in technical seminars for industry collaborations.&lt;br/&gt;&lt;br/&gt;In M3D IC technology, the substrate layers are realized sequentially, and these layers are connected through metal inter-layer vias (MIVs). This project aims to develop small footprint and efficient M3D IC designs by opportunistically utilizing substrate area around MIV to form MIV-devices specifically MIV-capacitor and MIV-transistor. This brings in new challenges for designing and characterizing MIV-devices to optimize the form factor and efficiency. These challenges are addressed by this project through 1) developing SPICE models for proposed MIV-devices in M3D-IC technology, and 2) utilizing these MIV-devices for on-chip static random-access memory (SRAM) and dynamic random-access memory (DRAM) to enable compact and power-efficient M3D ICs. The techniques developed in this research are providing future opportunities for M3D IC technology at all design levels â€“ device, circuit, and computer-aided design. The results of this project are intended to lay a foundation for a design framework for full-scale M3D IC designs to meet future computational requirements.&lt;br/&gt;&lt;br/&gt;This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.</AbstractNarration>
<MinAmdLetterDate>07/02/2021</MinAmdLetterDate>
<MaxAmdLetterDate>07/02/2021</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>1</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>2105164</AwardID>
<Investigator>
<FirstName>Umamaheswara</FirstName>
<LastName>Tida</LastName>
<PI_MID_INIT>R</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Umamaheswara R Tida</PI_FULL_NAME>
<EmailAddress>umamaheswara.tida@ndsu.edu</EmailAddress>
<PI_PHON>7012315369</PI_PHON>
<NSF_ID>000825948</NSF_ID>
<StartDate>07/02/2021</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>North Dakota State University Fargo</Name>
<CityName>FARGO</CityName>
<ZipCode>581086050</ZipCode>
<PhoneNumber>7012318045</PhoneNumber>
<StreetAddress>Dept 4000 - PO Box 6050</StreetAddress>
<StreetAddress2><![CDATA[1735 Research Park Drive]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>North Dakota</StateName>
<StateCode>ND</StateCode>
<CONGRESSDISTRICT>00</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>ND00</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>803882299</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>NORTH DAKOTA STATE UNIVERSITY</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>803882299</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[North Dakota State University Fargo]]></Name>
<CityName>FARGO</CityName>
<StateCode>ND</StateCode>
<ZipCode>581086050</ZipCode>
<StreetAddress><![CDATA[Dept 4000 - PO Box 6050]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>North Dakota</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>00</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>ND00</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>7798</Code>
<Text>Software &amp; Hardware Foundation</Text>
</ProgramElement>
<ProgramReference>
<Code>7945</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYST</Text>
</ProgramReference>
<ProgramReference>
<Code>8228</Code>
<Text>CISE Resrch Initiatn Initiatve</Text>
</ProgramReference>
<Appropriation>
<Code>0121</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2021~174948</FUND_OBLG>
</Award>
</rootTag>
