
radar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001083c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08010a20  08010a20  00020a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ee4  08010ee4  00032a28  2**0
                  CONTENTS
  4 .ARM          00000000  08010ee4  08010ee4  00032a28  2**0
                  CONTENTS
  5 .preinit_array 00000000  08010ee4  08010ee4  00032a28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ee4  08010ee4  00020ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010ee8  08010ee8  00020ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00002a28  20000000  08010eec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021dc  20002a28  08013914  00032a28  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c04  08013914  00034c04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032a28  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002952a  00000000  00000000  00032a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004866  00000000  00000000  0005bf82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002400  00000000  00000000  000607e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000021f8  00000000  00000000  00062be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b0a  00000000  00000000  00064de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023fe4  00000000  00000000  0008c8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9f4c  00000000  00000000  000b08ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001aa81a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abd8  00000000  00000000  001aa86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20002a28 	.word	0x20002a28
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010a04 	.word	0x08010a04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20002a2c 	.word	0x20002a2c
 800021c:	08010a04 	.word	0x08010a04

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <lsm6dsl_read_reg>:
  *
  */
int32_t __weak lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b087      	sub	sp, #28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	461a      	mov	r2, r3
 8000c04:	460b      	mov	r3, r1
 8000c06:	72fb      	strb	r3, [r7, #11]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	685c      	ldr	r4, [r3, #4]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	68d8      	ldr	r0, [r3, #12]
 8000c14:	893b      	ldrh	r3, [r7, #8]
 8000c16:	7af9      	ldrb	r1, [r7, #11]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	47a0      	blx	r4
 8000c1c:	6178      	str	r0, [r7, #20]

  return ret;
 8000c1e:	697b      	ldr	r3, [r7, #20]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	371c      	adds	r7, #28
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd90      	pop	{r4, r7, pc}

08000c28 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8000c32:	2301      	movs	r3, #1
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	210f      	movs	r1, #15
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff ffdd 	bl	8000bf8 <lsm6dsl_read_reg>
 8000c3e:	60f8      	str	r0, [r7, #12]

  return ret;
 8000c40:	68fb      	ldr	r3, [r7, #12]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b5b0      	push	{r4, r5, r7, lr}
 8000c4e:	b08e      	sub	sp, #56	; 0x38
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
input_received_flag = 0;
 8000c52:	4b38      	ldr	r3, [pc, #224]	; (8000d34 <main+0xe8>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
uint8_t message2[] ="message in";
 8000c58:	4a37      	ldr	r2, [pc, #220]	; (8000d38 <main+0xec>)
 8000c5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c60:	c303      	stmia	r3!, {r0, r1}
 8000c62:	801a      	strh	r2, [r3, #0]
 8000c64:	3302      	adds	r3, #2
 8000c66:	0c12      	lsrs	r2, r2, #16
 8000c68:	701a      	strb	r2, [r3, #0]
uint8_t lsm6dslError[] ="LSM6DSL whoAmI error";
 8000c6a:	4b34      	ldr	r3, [pc, #208]	; (8000d3c <main+0xf0>)
 8000c6c:	f107 0414 	add.w	r4, r7, #20
 8000c70:	461d      	mov	r5, r3
 8000c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c7a:	6020      	str	r0, [r4, #0]
 8000c7c:	3404      	adds	r4, #4
 8000c7e:	7021      	strb	r1, [r4, #0]


// initialize command struct
control user_input;
user_input.mode_instructed = 'r'; // r:range, s:speed
 8000c80:	2372      	movs	r3, #114	; 0x72
 8000c82:	74bb      	strb	r3, [r7, #18]
user_input.mode_running = 'x'; // x:none
 8000c84:	2378      	movs	r3, #120	; 0x78
 8000c86:	74fb      	strb	r3, [r7, #19]
user_input.run_time_sec=0; // length of time in seconds to operate
 8000c88:	2300      	movs	r3, #0
 8000c8a:	823b      	strh	r3, [r7, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c8c:	f001 f85b 	bl	8001d46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c90:	f000 f866 	bl	8000d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c94:	f000 fad2 	bl	800123c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c98:	f000 fa9e 	bl	80011d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000c9c:	f000 f8ac 	bl	8000df8 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000ca0:	f000 f924 	bl	8000eec <MX_DAC1_Init>
  MX_TIM2_Init();
 8000ca4:	f000 fa4a 	bl	800113c <MX_TIM2_Init>
  MX_SPI1_Init();
 8000ca8:	f000 f95a 	bl	8000f60 <MX_SPI1_Init>
  MX_USB_Device_Init();
 8000cac:	f00c fbc4 	bl	800d438 <MX_USB_Device_Init>
  MX_TIM1_Init();
 8000cb0:	f000 f994 	bl	8000fdc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  set_VCO_input_DAC(&user_input); // starts timer and sets dac output used for VCO
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f000 fcc9 	bl	8001650 <set_VCO_input_DAC>
  HAL_TIM_Base_Start(&htim1); // start timer 1 for adc1 conversion for radar mixer o/p
 8000cbe:	4820      	ldr	r0, [pc, #128]	; (8000d40 <main+0xf4>)
 8000cc0:	f007 fb1a 	bl	80082f8 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3); // sets output compare for timer1, sets PA10 to toggle on timer1 register reload (40kHz)
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	481e      	ldr	r0, [pc, #120]	; (8000d40 <main+0xf4>)
 8000cc8:	f007 fc0e 	bl	80084e8 <HAL_TIM_OC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_dma_buf_mixer_out, DMA_BUF_LEN); // start the adc with dma
 8000ccc:	22c8      	movs	r2, #200	; 0xc8
 8000cce:	491d      	ldr	r1, [pc, #116]	; (8000d44 <main+0xf8>)
 8000cd0:	481d      	ldr	r0, [pc, #116]	; (8000d48 <main+0xfc>)
 8000cd2:	f001 fcaf 	bl	8002634 <HAL_ADC_Start_DMA>

  /* initialize accelerometer/gyroscope on lsm6dsl */
  stmdev_ctx_t dev_ctx;
  dev_ctx.write_reg = platform_write;
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <main+0x100>)
 8000cd8:	603b      	str	r3, [r7, #0]
  dev_ctx.read_reg = platform_read;
 8000cda:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <main+0x104>)
 8000cdc:	607b      	str	r3, [r7, #4]
  dev_ctx.handle = &hspi1;
 8000cde:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <main+0x108>)
 8000ce0:	60fb      	str	r3, [r7, #12]
  /* Check device ID */
    whoamI = 0;
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <main+0x10c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
    lsm6dsl_device_id_get(&dev_ctx, &whoamI);
 8000ce8:	463b      	mov	r3, r7
 8000cea:	491b      	ldr	r1, [pc, #108]	; (8000d58 <main+0x10c>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff9b 	bl	8000c28 <lsm6dsl_device_id_get>

    if ( whoamI != LSM6DSL_ID ) {
 8000cf2:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <main+0x10c>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b6a      	cmp	r3, #106	; 0x6a
 8000cf8:	d005      	beq.n	8000d06 <main+0xba>
    	CDC_Transmit_FS(lsm6dslError,sizeof(lsm6dslError));
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	2115      	movs	r1, #21
 8000d00:	4618      	mov	r0, r3
 8000d02:	f00c fc71 	bl	800d5e8 <CDC_Transmit_FS>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (input_received_flag)
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <main+0xe8>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00e      	beq.n	8000d2c <main+0xe0>
	  {
	 	    	process_input(&UserRxBufferFS,&user_input);
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	4619      	mov	r1, r3
 8000d14:	4811      	ldr	r0, [pc, #68]	; (8000d5c <main+0x110>)
 8000d16:	f000 fbff 	bl	8001518 <process_input>
	 	    	set_VCO_input_DAC(&user_input);
 8000d1a:	f107 0310 	add.w	r3, r7, #16
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 fc96 	bl	8001650 <set_VCO_input_DAC>
	 	    	//perform_trial(&user_input);
	 	        input_received_flag=0;
 8000d24:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <main+0xe8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
 8000d2a:	e7ec      	b.n	8000d06 <main+0xba>
	  }
	  else
	  {
	 	    	HAL_Delay(250);
 8000d2c:	20fa      	movs	r0, #250	; 0xfa
 8000d2e:	f001 f87b 	bl	8001e28 <HAL_Delay>
	  if (input_received_flag)
 8000d32:	e7e8      	b.n	8000d06 <main+0xba>
 8000d34:	200044dc 	.word	0x200044dc
 8000d38:	08010a20 	.word	0x08010a20
 8000d3c:	08010a2c 	.word	0x08010a2c
 8000d40:	20002be8 	.word	0x20002be8
 8000d44:	20002c80 	.word	0x20002c80
 8000d48:	20002a44 	.word	0x20002a44
 8000d4c:	08001385 	.word	0x08001385
 8000d50:	080013e1 	.word	0x080013e1
 8000d54:	20002b84 	.word	0x20002b84
 8000d58:	20002e10 	.word	0x20002e10
 8000d5c:	200034dc 	.word	0x200034dc

08000d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b094      	sub	sp, #80	; 0x50
 8000d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d66:	f107 0318 	add.w	r3, r7, #24
 8000d6a:	2238      	movs	r2, #56	; 0x38
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f00d f8c0 	bl	800def4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
 8000d80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f005 faee 	bl	8006364 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000d88:	2321      	movs	r3, #33	; 0x21
 8000d8a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d90:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000d92:	2301      	movs	r3, #1
 8000d94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d96:	2302      	movs	r3, #2
 8000d98:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8000da2:	232a      	movs	r3, #42	; 0x2a
 8000da4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV12;
 8000da6:	230c      	movs	r3, #12
 8000da8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000daa:	2306      	movs	r3, #6
 8000dac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db2:	f107 0318 	add.w	r3, r7, #24
 8000db6:	4618      	mov	r0, r3
 8000db8:	f005 fb78 	bl	80064ac <HAL_RCC_OscConfig>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000dc2:	f000 fc91 	bl	80016e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc6:	230f      	movs	r3, #15
 8000dc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2104      	movs	r1, #4
 8000de0:	4618      	mov	r0, r3
 8000de2:	f005 fe7b 	bl	8006adc <HAL_RCC_ClockConfig>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000dec:	f000 fc7c 	bl	80016e8 <Error_Handler>
  }
}
 8000df0:	bf00      	nop
 8000df2:	3750      	adds	r7, #80	; 0x50
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08c      	sub	sp, #48	; 0x30
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000dfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	2220      	movs	r2, #32
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00d f86f 	bl	800def4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e16:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e18:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e1e:	4b31      	ldr	r3, [pc, #196]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e20:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e26:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e32:	4b2c      	ldr	r3, [pc, #176]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e38:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e3e:	4b29      	ldr	r3, [pc, #164]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e40:	2204      	movs	r2, #4
 8000e42:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e44:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e4a:	4b26      	ldr	r3, [pc, #152]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000e50:	4b24      	ldr	r3, [pc, #144]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e56:	4b23      	ldr	r3, [pc, #140]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e60:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e66:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e6c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e76:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000e7c:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e84:	4817      	ldr	r0, [pc, #92]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000e86:	f001 fa13 	bl	80022b0 <HAL_ADC_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000e90:	f000 fc2a 	bl	80016e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e94:	2300      	movs	r3, #0
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4811      	ldr	r0, [pc, #68]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000ea0:	f002 fa02 	bl	80032a8 <HAL_ADCEx_MultiModeConfigChannel>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000eaa:	f000 fc1d 	bl	80016e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <MX_ADC1_Init+0xf0>)
 8000eb0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb2:	2306      	movs	r3, #6
 8000eb4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eba:	237f      	movs	r3, #127	; 0x7f
 8000ebc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <MX_ADC1_Init+0xec>)
 8000ecc:	f001 fc90 	bl	80027f0 <HAL_ADC_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ed6:	f000 fc07 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	3730      	adds	r7, #48	; 0x30
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20002a44 	.word	0x20002a44
 8000ee8:	04300002 	.word	0x04300002

08000eec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	; 0x30
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	2230      	movs	r2, #48	; 0x30
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f00c fffb 	bl	800def4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f00:	4a16      	ldr	r2, [pc, #88]	; (8000f5c <MX_DAC1_Init+0x70>)
 8000f02:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f04:	4814      	ldr	r0, [pc, #80]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f06:	f002 fbe6 	bl	80036d6 <HAL_DAC_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000f10:	f000 fbea 	bl	80016e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f14:	2302      	movs	r3, #2
 8000f16:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000f24:	2312      	movs	r3, #18
 8000f26:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f38:	463b      	mov	r3, r7
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4806      	ldr	r0, [pc, #24]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f40:	f002 fdbc 	bl	8003abc <HAL_DAC_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000f4a:	f000 fbcd 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	3730      	adds	r7, #48	; 0x30
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20002b10 	.word	0x20002b10
 8000f5c:	50000800 	.word	0x50000800

08000f60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f66:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <MX_SPI1_Init+0x78>)
 8000f68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f7a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f96:	2220      	movs	r2, #32
 8000f98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fae:	2207      	movs	r2, #7
 8000fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fc0:	f006 f9c6 	bl	8007350 <HAL_SPI_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fca:	f000 fb8d 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20002b84 	.word	0x20002b84
 8000fd8:	40013000 	.word	0x40013000

08000fdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b09c      	sub	sp, #112	; 0x70
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fe2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ffc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
 800100c:	615a      	str	r2, [r3, #20]
 800100e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2234      	movs	r2, #52	; 0x34
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f00c ff6c 	bl	800def4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800101c:	4b45      	ldr	r3, [pc, #276]	; (8001134 <MX_TIM1_Init+0x158>)
 800101e:	4a46      	ldr	r2, [pc, #280]	; (8001138 <MX_TIM1_Init+0x15c>)
 8001020:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 210-1;
 8001022:	4b44      	ldr	r3, [pc, #272]	; (8001134 <MX_TIM1_Init+0x158>)
 8001024:	22d1      	movs	r2, #209	; 0xd1
 8001026:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b42      	ldr	r3, [pc, #264]	; (8001134 <MX_TIM1_Init+0x158>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 800102e:	4b41      	ldr	r3, [pc, #260]	; (8001134 <MX_TIM1_Init+0x158>)
 8001030:	2209      	movs	r2, #9
 8001032:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001034:	4b3f      	ldr	r3, [pc, #252]	; (8001134 <MX_TIM1_Init+0x158>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800103a:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <MX_TIM1_Init+0x158>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001040:	4b3c      	ldr	r3, [pc, #240]	; (8001134 <MX_TIM1_Init+0x158>)
 8001042:	2200      	movs	r2, #0
 8001044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001046:	483b      	ldr	r0, [pc, #236]	; (8001134 <MX_TIM1_Init+0x158>)
 8001048:	f007 f8fe 	bl	8008248 <HAL_TIM_Base_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001052:	f000 fb49 	bl	80016e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001056:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800105a:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800105c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001060:	4619      	mov	r1, r3
 8001062:	4834      	ldr	r0, [pc, #208]	; (8001134 <MX_TIM1_Init+0x158>)
 8001064:	f007 fbcc 	bl	8008800 <HAL_TIM_ConfigClockSource>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800106e:	f000 fb3b 	bl	80016e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001072:	4830      	ldr	r0, [pc, #192]	; (8001134 <MX_TIM1_Init+0x158>)
 8001074:	f007 f9d7 	bl	8008426 <HAL_TIM_OC_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800107e:	f000 fb33 	bl	80016e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001082:	2320      	movs	r3, #32
 8001084:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001086:	2300      	movs	r3, #0
 8001088:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800108e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001092:	4619      	mov	r1, r3
 8001094:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_TIM1_Init+0x158>)
 8001096:	f008 f953 	bl	8009340 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80010a0:	f000 fb22 	bl	80016e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80010a4:	2330      	movs	r3, #48	; 0x30
 80010a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ac:	2300      	movs	r3, #0
 80010ae:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010b0:	2300      	movs	r3, #0
 80010b2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b4:	2300      	movs	r3, #0
 80010b6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010c4:	2208      	movs	r2, #8
 80010c6:	4619      	mov	r1, r3
 80010c8:	481a      	ldr	r0, [pc, #104]	; (8001134 <MX_TIM1_Init+0x158>)
 80010ca:	f007 fb1f 	bl	800870c <HAL_TIM_OC_ConfigChannel>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80010d4:	f000 fb08 	bl	80016e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010d8:	2300      	movs	r3, #0
 80010da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001108:	2300      	movs	r3, #0
 800110a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800110c:	2300      	movs	r3, #0
 800110e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4807      	ldr	r0, [pc, #28]	; (8001134 <MX_TIM1_Init+0x158>)
 8001116:	f008 f9a9 	bl	800946c <HAL_TIMEx_ConfigBreakDeadTime>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001120:	f000 fae2 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001124:	4803      	ldr	r0, [pc, #12]	; (8001134 <MX_TIM1_Init+0x158>)
 8001126:	f000 fc75 	bl	8001a14 <HAL_TIM_MspPostInit>

}
 800112a:	bf00      	nop
 800112c:	3770      	adds	r7, #112	; 0x70
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20002be8 	.word	0x20002be8
 8001138:	40012c00 	.word	0x40012c00

0800113c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001142:	f107 0310 	add.w	r3, r7, #16
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <MX_TIM2_Init+0x94>)
 800115c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001160:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001162:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001168:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <MX_TIM2_Init+0x94>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6.5204999E7;
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001170:	4a18      	ldr	r2, [pc, #96]	; (80011d4 <MX_TIM2_Init+0x98>)
 8001172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <MX_TIM2_Init+0x94>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001180:	4813      	ldr	r0, [pc, #76]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001182:	f007 f861 	bl	8008248 <HAL_TIM_Base_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800118c:	f000 faac 	bl	80016e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001194:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	4619      	mov	r1, r3
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <MX_TIM2_Init+0x94>)
 800119e:	f007 fb2f 	bl	8008800 <HAL_TIM_ConfigClockSource>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011a8:	f000 fa9e 	bl	80016e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011ac:	2320      	movs	r3, #32
 80011ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	; (80011d0 <MX_TIM2_Init+0x94>)
 80011ba:	f008 f8c1 	bl	8009340 <HAL_TIMEx_MasterConfigSynchronization>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011c4:	f000 fa90 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	3720      	adds	r7, #32
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20002c34 	.word	0x20002c34
 80011d4:	03e2f307 	.word	0x03e2f307

080011d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011de:	4b16      	ldr	r3, [pc, #88]	; (8001238 <MX_DMA_Init+0x60>)
 80011e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011e2:	4a15      	ldr	r2, [pc, #84]	; (8001238 <MX_DMA_Init+0x60>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6493      	str	r3, [r2, #72]	; 0x48
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <MX_DMA_Init+0x60>)
 80011ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011f6:	4b10      	ldr	r3, [pc, #64]	; (8001238 <MX_DMA_Init+0x60>)
 80011f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011fa:	4a0f      	ldr	r2, [pc, #60]	; (8001238 <MX_DMA_Init+0x60>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6493      	str	r3, [r2, #72]	; 0x48
 8001202:	4b0d      	ldr	r3, [pc, #52]	; (8001238 <MX_DMA_Init+0x60>)
 8001204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2100      	movs	r1, #0
 8001212:	200b      	movs	r0, #11
 8001214:	f002 fa2b 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001218:	200b      	movs	r0, #11
 800121a:	f002 fa42 	bl	80036a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2100      	movs	r1, #0
 8001222:	200c      	movs	r0, #12
 8001224:	f002 fa23 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001228:	200c      	movs	r0, #12
 800122a:	f002 fa3a 	bl	80036a2 <HAL_NVIC_EnableIRQ>

}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000

0800123c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001252:	4b4a      	ldr	r3, [pc, #296]	; (800137c <MX_GPIO_Init+0x140>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	4a49      	ldr	r2, [pc, #292]	; (800137c <MX_GPIO_Init+0x140>)
 8001258:	f043 0320 	orr.w	r3, r3, #32
 800125c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125e:	4b47      	ldr	r3, [pc, #284]	; (800137c <MX_GPIO_Init+0x140>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	f003 0320 	and.w	r3, r3, #32
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800126a:	4b44      	ldr	r3, [pc, #272]	; (800137c <MX_GPIO_Init+0x140>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	4a43      	ldr	r2, [pc, #268]	; (800137c <MX_GPIO_Init+0x140>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001276:	4b41      	ldr	r3, [pc, #260]	; (800137c <MX_GPIO_Init+0x140>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <MX_GPIO_Init+0x140>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a3d      	ldr	r2, [pc, #244]	; (800137c <MX_GPIO_Init+0x140>)
 8001288:	f043 0302 	orr.w	r3, r3, #2
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b3b      	ldr	r3, [pc, #236]	; (800137c <MX_GPIO_Init+0x140>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012a0:	4837      	ldr	r0, [pc, #220]	; (8001380 <MX_GPIO_Init+0x144>)
 80012a2:	f003 faf1 	bl	8004888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b0:	f003 faea 	bl	8004888 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012b4:	2303      	movs	r3, #3
 80012b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 030c 	add.w	r3, r7, #12
 80012c6:	4619      	mov	r1, r3
 80012c8:	482d      	ldr	r0, [pc, #180]	; (8001380 <MX_GPIO_Init+0x144>)
 80012ca:	f003 f95b 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4619      	mov	r1, r3
 80012e6:	4826      	ldr	r0, [pc, #152]	; (8001380 <MX_GPIO_Init+0x144>)
 80012e8:	f003 f94c 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f2:	2312      	movs	r3, #18
 80012f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 80012fe:	2302      	movs	r3, #2
 8001300:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	4619      	mov	r1, r3
 8001308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800130c:	f003 f93a 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001310:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001314:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001316:	2312      	movs	r3, #18
 8001318:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001322:	2304      	movs	r3, #4
 8001324:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	4619      	mov	r1, r3
 800132c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001330:	f003 f928 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : LSM6DSL_ncs_Pin */
  GPIO_InitStruct.Pin = LSM6DSL_ncs_Pin;
 8001334:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001338:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133a:	2301      	movs	r3, #1
 800133c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001342:	2300      	movs	r3, #0
 8001344:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LSM6DSL_ncs_GPIO_Port, &GPIO_InitStruct);
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	4619      	mov	r1, r3
 800134c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001350:	f003 f918 	bl	8004584 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	2006      	movs	r0, #6
 800135a:	f002 f988 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800135e:	2006      	movs	r0, #6
 8001360:	f002 f99f 	bl	80036a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001364:	2200      	movs	r2, #0
 8001366:	2100      	movs	r1, #0
 8001368:	2007      	movs	r0, #7
 800136a:	f002 f980 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800136e:	2007      	movs	r0, #7
 8001370:	f002 f997 	bl	80036a2 <HAL_NVIC_EnableIRQ>

}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40021000 	.word	0x40021000
 8001380:	48000400 	.word	0x48000400

08001384 <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	607a      	str	r2, [r7, #4]
 800138e:	461a      	mov	r2, r3
 8001390:	460b      	mov	r3, r1
 8001392:	72fb      	strb	r3, [r7, #11]
 8001394:	4613      	mov	r3, r2
 8001396:	813b      	strh	r3, [r7, #8]
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800139e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a2:	f003 fa71 	bl	8004888 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &reg, 1, 2);
 80013a6:	f107 010b 	add.w	r1, r7, #11
 80013aa:	2302      	movs	r3, #2
 80013ac:	2201      	movs	r2, #1
 80013ae:	480b      	ldr	r0, [pc, #44]	; (80013dc <platform_write+0x58>)
 80013b0:	f006 f879 	bl	80074a6 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, (uint8_t*) bufp, len, 1000);
 80013b4:	893a      	ldrh	r2, [r7, #8]
 80013b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	4807      	ldr	r0, [pc, #28]	; (80013dc <platform_write+0x58>)
 80013be:	f006 f872 	bl	80074a6 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_SET);
 80013c2:	2201      	movs	r2, #1
 80013c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f003 fa5c 	bl	8004888 <HAL_GPIO_WritePin>
  return 0;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20002b84 	.word	0x20002b84

080013e0 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	607a      	str	r2, [r7, #4]
 80013ea:	461a      	mov	r2, r3
 80013ec:	460b      	mov	r3, r1
 80013ee:	72fb      	strb	r3, [r7, #11]
 80013f0:	4613      	mov	r3, r2
 80013f2:	813b      	strh	r3, [r7, #8]
	uint8_t tx_data[2];
	tx_data[0] = 0x80 | reg;
 80013f4:	7afb      	ldrb	r3, [r7, #11]
 80013f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	753b      	strb	r3, [r7, #20]
	tx_data[1] = 0x00;
 80013fe:	2300      	movs	r3, #0
 8001400:	757b      	strb	r3, [r7, #21]
	// get spi state
	HAL_SPI_StateTypeDef tmp_state;
	tmp_state = HAL_SPI_GetState(handle);
 8001402:	68f8      	ldr	r0, [r7, #12]
 8001404:	f006 fc68 	bl	8007cd8 <HAL_SPI_GetState>
 8001408:	4603      	mov	r3, r0
 800140a:	75fb      	strb	r3, [r7, #23]

	// Start the SPI transfer
	HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001412:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001416:	f003 fa37 	bl	8004888 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(handle, &tx_data, bufp, len + 1);
 800141a:	893b      	ldrh	r3, [r7, #8]
 800141c:	3301      	adds	r3, #1
 800141e:	b29b      	uxth	r3, r3
 8001420:	f107 0114 	add.w	r1, r7, #20
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	68f8      	ldr	r0, [r7, #12]
 8001428:	f006 f9ac 	bl	8007784 <HAL_SPI_TransmitReceive_DMA>
//	  {
//	    /* Transfer error in transmission process */
//	    Error_Handler();
//	  }
	// Wait for the transfer to complete
    while(HAL_SPI_GetState(handle) != tmp_state);
 800142c:	bf00      	nop
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f006 fc52 	bl	8007cd8 <HAL_SPI_GetState>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	4293      	cmp	r3, r2
 800143c:	d1f7      	bne.n	800142e <platform_read+0x4e>

	HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
 8001440:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001444:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001448:	f003 fa1e 	bl	8004888 <HAL_GPIO_WritePin>
  return 0;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  spi_complete_flag = 1;
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <HAL_SPI_RxCpltCallback+0x1c>)
 8001462:	2201      	movs	r2, #1
 8001464:	701a      	strb	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	200031fc 	.word	0x200031fc

08001478 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  spi_complete_flag = 1;
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <HAL_SPI_TxRxCpltCallback+0x1c>)
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	200031fc 	.word	0x200031fc

08001498 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	memcpy(tx_buffer,adc1_dma_buf_mixer_out[DMA_BUF_LEN/2-1],DMA_BUF_LEN/2);
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <HAL_ADC_ConvCpltCallback+0x28>)
 80014a2:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 80014a6:	2264      	movs	r2, #100	; 0x64
 80014a8:	4619      	mov	r1, r3
 80014aa:	4806      	ldr	r0, [pc, #24]	; (80014c4 <HAL_ADC_ConvCpltCallback+0x2c>)
 80014ac:	f00c fd14 	bl	800ded8 <memcpy>
	CDC_Transmit_FS(tx_buffer, DMA_BUF_LEN/2);
 80014b0:	2164      	movs	r1, #100	; 0x64
 80014b2:	4804      	ldr	r0, [pc, #16]	; (80014c4 <HAL_ADC_ConvCpltCallback+0x2c>)
 80014b4:	f00c f898 	bl	800d5e8 <CDC_Transmit_FS>

}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20002c80 	.word	0x20002c80
 80014c4:	20002e14 	.word	0x20002e14

080014c8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	uint8_t len = DMA_BUF_LEN/2;
 80014d0:	2364      	movs	r3, #100	; 0x64
 80014d2:	73fb      	strb	r3, [r7, #15]
	uint8_t m1 = 'sending first half';
 80014d4:	2366      	movs	r3, #102	; 0x66
 80014d6:	73bb      	strb	r3, [r7, #14]
	uint8_t m2 = 'first half sent';
 80014d8:	2374      	movs	r3, #116	; 0x74
 80014da:	737b      	strb	r3, [r7, #13]
	memcpy(tx_buffer,adc1_dma_buf_mixer_out,len);
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	461a      	mov	r2, r3
 80014e0:	490b      	ldr	r1, [pc, #44]	; (8001510 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80014e2:	480c      	ldr	r0, [pc, #48]	; (8001514 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80014e4:	f00c fcf8 	bl	800ded8 <memcpy>
	CDC_Transmit_FS(m1,sizeof(m1));
 80014e8:	7bbb      	ldrb	r3, [r7, #14]
 80014ea:	2101      	movs	r1, #1
 80014ec:	4618      	mov	r0, r3
 80014ee:	f00c f87b 	bl	800d5e8 <CDC_Transmit_FS>
	CDC_Transmit_FS(tx_buffer,len);
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	4619      	mov	r1, r3
 80014f8:	4806      	ldr	r0, [pc, #24]	; (8001514 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80014fa:	f00c f875 	bl	800d5e8 <CDC_Transmit_FS>
	CDC_Transmit_FS(m2,sizeof(m2));
 80014fe:	7b7b      	ldrb	r3, [r7, #13]
 8001500:	2101      	movs	r1, #1
 8001502:	4618      	mov	r0, r3
 8001504:	f00c f870 	bl	800d5e8 <CDC_Transmit_FS>
}
 8001508:	bf00      	nop
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20002c80 	.word	0x20002c80
 8001514:	20002e14 	.word	0x20002e14

08001518 <process_input>:
 * process the input received over usb to extract the operating mode and the time of operation
 *
 * @param arr    user input array
 * @param pCommand command struct to return mode and time
*/
void process_input(const uint8_t *arr, control *pControl) {
 8001518:	b5b0      	push	{r4, r5, r7, lr}
 800151a:	b092      	sub	sp, #72	; 0x48
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
	uint8_t messageIn[] ="processing input";
 8001522:	4b47      	ldr	r3, [pc, #284]	; (8001640 <process_input+0x128>)
 8001524:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001528:	461d      	mov	r5, r3
 800152a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800152c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800152e:	682b      	ldr	r3, [r5, #0]
 8001530:	7023      	strb	r3, [r4, #0]
	uint8_t messageComplete[] ="processing complete";
 8001532:	4b44      	ldr	r3, [pc, #272]	; (8001644 <process_input+0x12c>)
 8001534:	f107 0418 	add.w	r4, r7, #24
 8001538:	461d      	mov	r5, r3
 800153a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800153e:	682b      	ldr	r3, [r5, #0]
 8001540:	6023      	str	r3, [r4, #0]
	CDC_Transmit_FS(messageIn,sizeof(messageIn));
 8001542:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001546:	2111      	movs	r1, #17
 8001548:	4618      	mov	r0, r3
 800154a:	f00c f84d 	bl	800d5e8 <CDC_Transmit_FS>
	uint8_t mode[]={'m','o','d','e',':'};
 800154e:	4a3e      	ldr	r2, [pc, #248]	; (8001648 <process_input+0x130>)
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001558:	6018      	str	r0, [r3, #0]
 800155a:	3304      	adds	r3, #4
 800155c:	7019      	strb	r1, [r3, #0]
    uint8_t time[] = {'t','i','m','e',':'};
 800155e:	4a3b      	ldr	r2, [pc, #236]	; (800164c <process_input+0x134>)
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001568:	6018      	str	r0, [r3, #0]
 800156a:	3304      	adds	r3, #4
 800156c:	7019      	strb	r1, [r3, #0]
    int i = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	647b      	str	r3, [r7, #68]	; 0x44
    int j = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	643b      	str	r3, [r7, #64]	; 0x40
    // check input to ensure "mode:" is received
    while (arr[i]==mode[i]) {
 8001576:	e002      	b.n	800157e <process_input+0x66>
        i++;
 8001578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800157a:	3301      	adds	r3, #1
 800157c:	647b      	str	r3, [r7, #68]	; 0x44
    while (arr[i]==mode[i]) {
 800157e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4413      	add	r3, r2
 8001584:	781a      	ldrb	r2, [r3, #0]
 8001586:	f107 0110 	add.w	r1, r7, #16
 800158a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800158c:	440b      	add	r3, r1
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d0f1      	beq.n	8001578 <process_input+0x60>
    }
    // set mode in command
    pControl->mode_instructed=arr[i];
 8001594:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	709a      	strb	r2, [r3, #2]
    // move index past command for mode and '\n'
    while (arr[i]!='t') {
 80015a0:	e002      	b.n	80015a8 <process_input+0x90>
        i++;
 80015a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015a4:	3301      	adds	r3, #1
 80015a6:	647b      	str	r3, [r7, #68]	; 0x44
    while (arr[i]!='t') {
 80015a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4413      	add	r3, r2
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b74      	cmp	r3, #116	; 0x74
 80015b2:	d1f6      	bne.n	80015a2 <process_input+0x8a>
    }
    // check input to ensure "time:" is received
    while (arr[i]==time[j]) {
 80015b4:	e005      	b.n	80015c2 <process_input+0xaa>
        i++;
 80015b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015b8:	3301      	adds	r3, #1
 80015ba:	647b      	str	r3, [r7, #68]	; 0x44
        j++;
 80015bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015be:	3301      	adds	r3, #1
 80015c0:	643b      	str	r3, [r7, #64]	; 0x40
    while (arr[i]==time[j]) {
 80015c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	f107 0108 	add.w	r1, r7, #8
 80015ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015d0:	440b      	add	r3, r1
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d0ee      	beq.n	80015b6 <process_input+0x9e>
    }
    // set j to index one past first digit of command for time
    j=i+1;
 80015d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015da:	3301      	adds	r3, #1
 80015dc:	643b      	str	r3, [r7, #64]	; 0x40
    // get index of last digit
    while (arr[j]!='\n') {
 80015de:	e002      	b.n	80015e6 <process_input+0xce>
        j++;
 80015e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015e2:	3301      	adds	r3, #1
 80015e4:	643b      	str	r3, [r7, #64]	; 0x40
    while (arr[j]!='\n') {
 80015e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4413      	add	r3, r2
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b0a      	cmp	r3, #10
 80015f0:	d1f6      	bne.n	80015e0 <process_input+0xc8>
    }
    // set runt time to zero
    pControl->run_time_sec=0;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	2200      	movs	r2, #0
 80015f6:	801a      	strh	r2, [r3, #0]
    // add each digits value,
    // *10 to shift current value left one digit for adding next digit
    // -48 converts from ascii to int
    while (i < j) {
 80015f8:	e014      	b.n	8001624 <process_input+0x10c>
        pControl->run_time_sec=(pControl->run_time_sec*10)+arr[i]-48;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	4413      	add	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	b29a      	uxth	r2, r3
 8001608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	440b      	add	r3, r1
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b29b      	uxth	r3, r3
 8001612:	4413      	add	r3, r2
 8001614:	b29b      	uxth	r3, r3
 8001616:	3b30      	subs	r3, #48	; 0x30
 8001618:	b29a      	uxth	r2, r3
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	801a      	strh	r2, [r3, #0]
        i++;
 800161e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001620:	3301      	adds	r3, #1
 8001622:	647b      	str	r3, [r7, #68]	; 0x44
    while (i < j) {
 8001624:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001628:	429a      	cmp	r2, r3
 800162a:	dbe6      	blt.n	80015fa <process_input+0xe2>
    }
	CDC_Transmit_FS(messageComplete,sizeof(messageComplete));
 800162c:	f107 0318 	add.w	r3, r7, #24
 8001630:	2114      	movs	r1, #20
 8001632:	4618      	mov	r0, r3
 8001634:	f00b ffd8 	bl	800d5e8 <CDC_Transmit_FS>

}
 8001638:	bf00      	nop
 800163a:	3748      	adds	r7, #72	; 0x48
 800163c:	46bd      	mov	sp, r7
 800163e:	bdb0      	pop	{r4, r5, r7, pc}
 8001640:	08010a44 	.word	0x08010a44
 8001644:	08010a58 	.word	0x08010a58
 8001648:	08010a6c 	.word	0x08010a6c
 800164c:	08010a74 	.word	0x08010a74

08001650 <set_VCO_input_DAC>:


void set_VCO_input_DAC(control *ctrl_ptr) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af02      	add	r7, sp, #8
 8001656:	6078      	str	r0, [r7, #4]
	// if currently running is as instructed, return
	if (ctrl_ptr->mode_running==ctrl_ptr->mode_instructed) {
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	78da      	ldrb	r2, [r3, #3]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	789b      	ldrb	r3, [r3, #2]
 8001660:	429a      	cmp	r2, r3
 8001662:	d035      	beq.n	80016d0 <set_VCO_input_DAC+0x80>
		return;
	}

	  /* Set DAC_CH_1 to CTune or VTune based on user input for mode, defaults to range(r)*/
	if (ctrl_ptr->mode_instructed=='r')
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	789b      	ldrb	r3, [r3, #2]
 8001668:	2b72      	cmp	r3, #114	; 0x72
 800166a:	d117      	bne.n	800169c <set_VCO_input_DAC+0x4c>
	{
		// if currently running in other mode, turn it off
		if (ctrl_ptr->mode_running=='s') {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	78db      	ldrb	r3, [r3, #3]
 8001670:	2b73      	cmp	r3, #115	; 0x73
 8001672:	d103      	bne.n	800167c <set_VCO_input_DAC+0x2c>
			HAL_DAC_Stop(&hdac1, DAC_CHANNEL_1);
 8001674:	2100      	movs	r1, #0
 8001676:	4818      	ldr	r0, [pc, #96]	; (80016d8 <set_VCO_input_DAC+0x88>)
 8001678:	f002 f8a2 	bl	80037c0 <HAL_DAC_Stop>
		}
		// turn on dac using dma and timer 2
		HAL_DAC_Start_DMA(&hdac1,DAC_CHANNEL_1,(uint32_t*)VTune,2484,DAC_ALIGN_12B_R);
 800167c:	2300      	movs	r3, #0
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001684:	4a15      	ldr	r2, [pc, #84]	; (80016dc <set_VCO_input_DAC+0x8c>)
 8001686:	2100      	movs	r1, #0
 8001688:	4813      	ldr	r0, [pc, #76]	; (80016d8 <set_VCO_input_DAC+0x88>)
 800168a:	f002 f8b7 	bl	80037fc <HAL_DAC_Start_DMA>
		HAL_TIM_Base_Start(&htim2);
 800168e:	4814      	ldr	r0, [pc, #80]	; (80016e0 <set_VCO_input_DAC+0x90>)
 8001690:	f006 fe32 	bl	80082f8 <HAL_TIM_Base_Start>
		ctrl_ptr->mode_running='r';
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2272      	movs	r2, #114	; 0x72
 8001698:	70da      	strb	r2, [r3, #3]
 800169a:	e01a      	b.n	80016d2 <set_VCO_input_DAC+0x82>
	}
	else
	{
		if (ctrl_ptr->mode_running=='r') {
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	78db      	ldrb	r3, [r3, #3]
 80016a0:	2b72      	cmp	r3, #114	; 0x72
 80016a2:	d106      	bne.n	80016b2 <set_VCO_input_DAC+0x62>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80016a4:	2100      	movs	r1, #0
 80016a6:	480c      	ldr	r0, [pc, #48]	; (80016d8 <set_VCO_input_DAC+0x88>)
 80016a8:	f002 f976 	bl	8003998 <HAL_DAC_Stop_DMA>
			HAL_TIM_Base_Stop(&htim2);
 80016ac:	480c      	ldr	r0, [pc, #48]	; (80016e0 <set_VCO_input_DAC+0x90>)
 80016ae:	f006 fe93 	bl	80083d8 <HAL_TIM_Base_Stop>

		}
		HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80016b2:	2100      	movs	r1, #0
 80016b4:	4808      	ldr	r0, [pc, #32]	; (80016d8 <set_VCO_input_DAC+0x88>)
 80016b6:	f002 f830 	bl	800371a <HAL_DAC_Start>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, CTune);
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <set_VCO_input_DAC+0x94>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <set_VCO_input_DAC+0x88>)
 80016c4:	f002 f9b3 	bl	8003a2e <HAL_DAC_SetValue>
		ctrl_ptr->mode_running='s';
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2273      	movs	r2, #115	; 0x73
 80016cc:	70da      	strb	r2, [r3, #3]
 80016ce:	e000      	b.n	80016d2 <set_VCO_input_DAC+0x82>
		return;
 80016d0:	bf00      	nop
	}
}
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20002b10 	.word	0x20002b10
 80016dc:	20000004 	.word	0x20000004
 80016e0:	20002c34 	.word	0x20002c34
 80016e4:	20000000 	.word	0x20000000

080016e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ec:	b672      	cpsid	i
}
 80016ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <Error_Handler+0x8>
	...

080016f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <HAL_MspInit+0x44>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016fe:	4a0e      	ldr	r2, [pc, #56]	; (8001738 <HAL_MspInit+0x44>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6613      	str	r3, [r2, #96]	; 0x60
 8001706:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <HAL_MspInit+0x44>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_MspInit+0x44>)
 8001714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001716:	4a08      	ldr	r2, [pc, #32]	; (8001738 <HAL_MspInit+0x44>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6593      	str	r3, [r2, #88]	; 0x58
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_MspInit+0x44>)
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	603b      	str	r3, [r7, #0]
 8001728:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000

0800173c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b09e      	sub	sp, #120	; 0x78
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	2254      	movs	r2, #84	; 0x54
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f00c fbc9 	bl	800def4 <memset>
  if(hadc->Instance==ADC1)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800176a:	d15f      	bne.n	800182c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800176c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001770:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001772:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001776:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4618      	mov	r0, r3
 800177e:	f005 fb99 	bl	8006eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001788:	f7ff ffae 	bl	80016e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800178c:	4b29      	ldr	r3, [pc, #164]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 800178e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001790:	4a28      	ldr	r2, [pc, #160]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 8001792:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001796:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001798:	4b26      	ldr	r3, [pc, #152]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 800179a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	4b23      	ldr	r3, [pc, #140]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 80017a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a8:	4a22      	ldr	r2, [pc, #136]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017b0:	4b20      	ldr	r3, [pc, #128]	; (8001834 <HAL_ADC_MspInit+0xf8>)
 80017b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = mixer_op_filtered_Pin;
 80017bc:	2301      	movs	r3, #1
 80017be:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c0:	2303      	movs	r3, #3
 80017c2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(mixer_op_filtered_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80017cc:	4619      	mov	r1, r3
 80017ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d2:	f002 fed7 	bl	8004584 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80017d6:	4b18      	ldr	r3, [pc, #96]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017d8:	4a18      	ldr	r2, [pc, #96]	; (800183c <HAL_ADC_MspInit+0x100>)
 80017da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017dc:	4b16      	ldr	r3, [pc, #88]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017de:	2205      	movs	r2, #5
 80017e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017f0:	2280      	movs	r2, #128	; 0x80
 80017f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 80017fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001802:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001804:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 8001806:	2220      	movs	r2, #32
 8001808:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800180a:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 800180c:	2200      	movs	r2, #0
 800180e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001810:	4809      	ldr	r0, [pc, #36]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 8001812:	f002 fb85 	bl	8003f20 <HAL_DMA_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800181c:	f7ff ff64 	bl	80016e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a05      	ldr	r2, [pc, #20]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 8001824:	655a      	str	r2, [r3, #84]	; 0x54
 8001826:	4a04      	ldr	r2, [pc, #16]	; (8001838 <HAL_ADC_MspInit+0xfc>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800182c:	bf00      	nop
 800182e:	3778      	adds	r7, #120	; 0x78
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40021000 	.word	0x40021000
 8001838:	20002ab0 	.word	0x20002ab0
 800183c:	4002001c 	.word	0x4002001c

08001840 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a2b      	ldr	r2, [pc, #172]	; (800190c <HAL_DAC_MspInit+0xcc>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d150      	bne.n	8001904 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001862:	4b2b      	ldr	r3, [pc, #172]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	4a2a      	ldr	r2, [pc, #168]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 8001868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800186e:	4b28      	ldr	r3, [pc, #160]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	4b25      	ldr	r3, [pc, #148]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	4a24      	ldr	r2, [pc, #144]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_DAC_MspInit+0xd0>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001892:	2310      	movs	r3, #16
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001896:	2303      	movs	r3, #3
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a8:	f002 fe6c 	bl	8004584 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80018ac:	4b19      	ldr	r3, [pc, #100]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018ae:	4a1a      	ldr	r2, [pc, #104]	; (8001918 <HAL_DAC_MspInit+0xd8>)
 80018b0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80018b2:	4b18      	ldr	r3, [pc, #96]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018b4:	2206      	movs	r2, #6
 80018b6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018b8:	4b16      	ldr	r3, [pc, #88]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018ba:	2210      	movs	r2, #16
 80018bc:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018be:	4b15      	ldr	r3, [pc, #84]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80018c4:	4b13      	ldr	r3, [pc, #76]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018c6:	2280      	movs	r2, #128	; 0x80
 80018c8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018d0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018d8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018dc:	2220      	movs	r2, #32
 80018de:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80018e0:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80018e8:	480a      	ldr	r0, [pc, #40]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018ea:	f002 fb19 	bl	8003f20 <HAL_DMA_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 80018f4:	f7ff fef8 	bl	80016e8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a06      	ldr	r2, [pc, #24]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	4a05      	ldr	r2, [pc, #20]	; (8001914 <HAL_DAC_MspInit+0xd4>)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3728      	adds	r7, #40	; 0x28
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	50000800 	.word	0x50000800
 8001910:	40021000 	.word	0x40021000
 8001914:	20002b24 	.word	0x20002b24
 8001918:	40020008 	.word	0x40020008

0800191c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1b      	ldr	r2, [pc, #108]	; (80019a8 <HAL_SPI_MspInit+0x8c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d130      	bne.n	80019a0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800193e:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <HAL_SPI_MspInit+0x90>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001942:	4a1a      	ldr	r2, [pc, #104]	; (80019ac <HAL_SPI_MspInit+0x90>)
 8001944:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001948:	6613      	str	r3, [r2, #96]	; 0x60
 800194a:	4b18      	ldr	r3, [pc, #96]	; (80019ac <HAL_SPI_MspInit+0x90>)
 800194c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_SPI_MspInit+0x90>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4a14      	ldr	r2, [pc, #80]	; (80019ac <HAL_SPI_MspInit+0x90>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001962:	4b12      	ldr	r3, [pc, #72]	; (80019ac <HAL_SPI_MspInit+0x90>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800196e:	23e0      	movs	r3, #224	; 0xe0
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800197e:	2305      	movs	r3, #5
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198c:	f002 fdfa 	bl	8004584 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	2023      	movs	r0, #35	; 0x23
 8001996:	f001 fe6a 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800199a:	2023      	movs	r0, #35	; 0x23
 800199c:	f001 fe81 	bl	80036a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019a0:	bf00      	nop
 80019a2:	3728      	adds	r7, #40	; 0x28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40013000 	.word	0x40013000
 80019ac:	40021000 	.word	0x40021000

080019b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a13      	ldr	r2, [pc, #76]	; (8001a0c <HAL_TIM_Base_MspInit+0x5c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d10c      	bne.n	80019dc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c6:	4a12      	ldr	r2, [pc, #72]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019cc:	6613      	str	r3, [r2, #96]	; 0x60
 80019ce:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019da:	e010      	b.n	80019fe <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019e4:	d10b      	bne.n	80019fe <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ea:	4a09      	ldr	r2, [pc, #36]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6593      	str	r3, [r2, #88]	; 0x58
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <HAL_TIM_Base_MspInit+0x60>)
 80019f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40021000 	.word	0x40021000

08001a14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 030c 	add.w	r3, r7, #12
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <HAL_TIM_MspPostInit+0x68>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d11d      	bne.n	8001a72 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <HAL_TIM_MspPostInit+0x6c>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3a:	4a11      	ldr	r2, [pc, #68]	; (8001a80 <HAL_TIM_MspPostInit+0x6c>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_TIM_MspPostInit+0x6c>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a54:	2302      	movs	r3, #2
 8001a56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001a60:	2306      	movs	r3, #6
 8001a62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a6e:	f002 fd89 	bl	8004584 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a72:	bf00      	nop
 8001a74:	3720      	adds	r7, #32
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40012c00 	.word	0x40012c00
 8001a80:	40021000 	.word	0x40021000

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <NMI_Handler+0x4>

08001a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler+0x4>

08001a96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad0:	f000 f98c 	bl	8001dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001adc:	2001      	movs	r0, #1
 8001ade:	f002 feeb 	bl	80048b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001aea:	2002      	movs	r0, #2
 8001aec:	f002 fee4 	bl	80048b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001af8:	4802      	ldr	r0, [pc, #8]	; (8001b04 <DMA1_Channel1_IRQHandler+0x10>)
 8001afa:	f002 fbf4 	bl	80042e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20002b24 	.word	0x20002b24

08001b08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <DMA1_Channel2_IRQHandler+0x10>)
 8001b0e:	f002 fbea 	bl	80042e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20002ab0 	.word	0x20002ab0

08001b1c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b20:	4802      	ldr	r0, [pc, #8]	; (8001b2c <USB_LP_IRQHandler+0x10>)
 8001b22:	f002 fff3 	bl	8004b0c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200046e0 	.word	0x200046e0

08001b30 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <SPI1_IRQHandler+0x10>)
 8001b36:	f005 ffb1 	bl	8007a9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20002b84 	.word	0x20002b84

08001b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
	return 1;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_kill>:

int _kill(int pid, int sig)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b5e:	f00c f991 	bl	800de84 <__errno>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2216      	movs	r2, #22
 8001b66:	601a      	str	r2, [r3, #0]
	return -1;
 8001b68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_exit>:

void _exit (int status)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff ffe7 	bl	8001b54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b86:	e7fe      	b.n	8001b86 <_exit+0x12>

08001b88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	e00a      	b.n	8001bb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b9a:	f3af 8000 	nop.w
 8001b9e:	4601      	mov	r1, r0
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	b2ca      	uxtb	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	dbf0      	blt.n	8001b9a <_read+0x12>
	}

return len;
 8001bb8:	687b      	ldr	r3, [r7, #4]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	60f8      	str	r0, [r7, #12]
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e009      	b.n	8001be8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	60ba      	str	r2, [r7, #8]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbf1      	blt.n	8001bd4 <_write+0x12>
	}
	return len;
 8001bf0:	687b      	ldr	r3, [r7, #4]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_close>:

int _close(int file)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
	return -1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c22:	605a      	str	r2, [r3, #4]
	return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <_isatty>:

int _isatty(int file)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
	return 1;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
	return 0;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c6c:	4a14      	ldr	r2, [pc, #80]	; (8001cc0 <_sbrk+0x5c>)
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <_sbrk+0x60>)
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c78:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <_sbrk+0x64>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <_sbrk+0x64>)
 8001c82:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <_sbrk+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c86:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d207      	bcs.n	8001ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c94:	f00c f8f6 	bl	800de84 <__errno>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	220c      	movs	r2, #12
 8001c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca2:	e009      	b.n	8001cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <_sbrk+0x64>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001caa:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4a05      	ldr	r2, [pc, #20]	; (8001cc8 <_sbrk+0x64>)
 8001cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20020000 	.word	0x20020000
 8001cc4:	00000400 	.word	0x00000400
 8001cc8:	20003200 	.word	0x20003200
 8001ccc:	20004c08 	.word	0x20004c08

08001cd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <SystemInit+0x20>)
 8001cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cda:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <SystemInit+0x20>)
 8001cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cf6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cf8:	480d      	ldr	r0, [pc, #52]	; (8001d30 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cfa:	490e      	ldr	r1, [pc, #56]	; (8001d34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cfc:	4a0e      	ldr	r2, [pc, #56]	; (8001d38 <LoopForever+0xe>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d00:	e002      	b.n	8001d08 <LoopCopyDataInit>

08001d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d06:	3304      	adds	r3, #4

08001d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d0c:	d3f9      	bcc.n	8001d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	; (8001d3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d10:	4c0b      	ldr	r4, [pc, #44]	; (8001d40 <LoopForever+0x16>)
  movs r3, #0
 8001d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d14:	e001      	b.n	8001d1a <LoopFillZerobss>

08001d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d18:	3204      	adds	r2, #4

08001d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d1c:	d3fb      	bcc.n	8001d16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d1e:	f7ff ffd7 	bl	8001cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d22:	f00c f8b5 	bl	800de90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d26:	f7fe ff91 	bl	8000c4c <main>

08001d2a <LoopForever>:

LoopForever:
    b LoopForever
 8001d2a:	e7fe      	b.n	8001d2a <LoopForever>
  ldr   r0, =_estack
 8001d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d34:	20002a28 	.word	0x20002a28
  ldr r2, =_sidata
 8001d38:	08010eec 	.word	0x08010eec
  ldr r2, =_sbss
 8001d3c:	20002a28 	.word	0x20002a28
  ldr r4, =_ebss
 8001d40:	20004c04 	.word	0x20004c04

08001d44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d44:	e7fe      	b.n	8001d44 <ADC1_2_IRQHandler>

08001d46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d50:	2003      	movs	r0, #3
 8001d52:	f001 fc81 	bl	8003658 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d56:	200f      	movs	r0, #15
 8001d58:	f000 f80e 	bl	8001d78 <HAL_InitTick>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	71fb      	strb	r3, [r7, #7]
 8001d66:	e001      	b.n	8001d6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d68:	f7ff fcc4 	bl	80016f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d6c:	79fb      	ldrb	r3, [r7, #7]

}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <HAL_InitTick+0x68>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d022      	beq.n	8001dd2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d8c:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <HAL_InitTick+0x6c>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <HAL_InitTick+0x68>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d98:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 fc8c 	bl	80036be <HAL_SYSTICK_Config>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10f      	bne.n	8001dcc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b0f      	cmp	r3, #15
 8001db0:	d809      	bhi.n	8001dc6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db2:	2200      	movs	r2, #0
 8001db4:	6879      	ldr	r1, [r7, #4]
 8001db6:	f04f 30ff 	mov.w	r0, #4294967295
 8001dba:	f001 fc58 	bl	800366e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_InitTick+0x70>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	e007      	b.n	8001dd6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	73fb      	strb	r3, [r7, #15]
 8001dca:	e004      	b.n	8001dd6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	e001      	b.n	8001dd6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200026dc 	.word	0x200026dc
 8001de4:	200026d4 	.word	0x200026d4
 8001de8:	200026d8 	.word	0x200026d8

08001dec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <HAL_IncTick+0x1c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <HAL_IncTick+0x20>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4413      	add	r3, r2
 8001dfa:	4a03      	ldr	r2, [pc, #12]	; (8001e08 <HAL_IncTick+0x1c>)
 8001dfc:	6013      	str	r3, [r2, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	20003204 	.word	0x20003204
 8001e0c:	200026dc 	.word	0x200026dc

08001e10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  return uwTick;
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <HAL_GetTick+0x14>)
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20003204 	.word	0x20003204

08001e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e30:	f7ff ffee 	bl	8001e10 <HAL_GetTick>
 8001e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e40:	d004      	beq.n	8001e4c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e42:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <HAL_Delay+0x40>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	4413      	add	r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e4c:	bf00      	nop
 8001e4e:	f7ff ffdf 	bl	8001e10 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d8f7      	bhi.n	8001e4e <HAL_Delay+0x26>
  {
  }
}
 8001e5e:	bf00      	nop
 8001e60:	bf00      	nop
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	200026dc 	.word	0x200026dc

08001e6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	431a      	orrs	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	609a      	str	r2, [r3, #8]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b083      	sub	sp, #12
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
 8001ee0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	3360      	adds	r3, #96	; 0x60
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <LL_ADC_SetOffset+0x44>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	4313      	orrs	r3, r2
 8001f04:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f0c:	bf00      	nop
 8001f0e:	371c      	adds	r7, #28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	03fff000 	.word	0x03fff000

08001f1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3360      	adds	r3, #96	; 0x60
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b087      	sub	sp, #28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	3360      	adds	r3, #96	; 0x60
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f72:	bf00      	nop
 8001f74:	371c      	adds	r7, #28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b087      	sub	sp, #28
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	60f8      	str	r0, [r7, #12]
 8001f86:	60b9      	str	r1, [r7, #8]
 8001f88:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3360      	adds	r3, #96	; 0x60
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001fa8:	bf00      	nop
 8001faa:	371c      	adds	r7, #28
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3360      	adds	r3, #96	; 0x60
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001fde:	bf00      	nop
 8001fe0:	371c      	adds	r7, #28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	615a      	str	r2, [r3, #20]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002024:	2301      	movs	r3, #1
 8002026:	e000      	b.n	800202a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002036:	b480      	push	{r7}
 8002038:	b087      	sub	sp, #28
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3330      	adds	r3, #48	; 0x30
 8002046:	461a      	mov	r2, r3
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	0a1b      	lsrs	r3, r3, #8
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	4413      	add	r3, r2
 8002054:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	f003 031f 	and.w	r3, r3, #31
 8002060:	211f      	movs	r1, #31
 8002062:	fa01 f303 	lsl.w	r3, r1, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	401a      	ands	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	0e9b      	lsrs	r3, r3, #26
 800206e:	f003 011f 	and.w	r1, r3, #31
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	f003 031f 	and.w	r3, r3, #31
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	431a      	orrs	r2, r3
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002082:	bf00      	nop
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800208e:	b480      	push	{r7}
 8002090:	b087      	sub	sp, #28
 8002092:	af00      	add	r7, sp, #0
 8002094:	60f8      	str	r0, [r7, #12]
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	3314      	adds	r3, #20
 800209e:	461a      	mov	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	0e5b      	lsrs	r3, r3, #25
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	4413      	add	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	0d1b      	lsrs	r3, r3, #20
 80020b6:	f003 031f 	and.w	r3, r3, #31
 80020ba:	2107      	movs	r1, #7
 80020bc:	fa01 f303 	lsl.w	r3, r1, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	401a      	ands	r2, r3
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	0d1b      	lsrs	r3, r3, #20
 80020c8:	f003 031f 	and.w	r3, r3, #31
 80020cc:	6879      	ldr	r1, [r7, #4]
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	431a      	orrs	r2, r3
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80020d8:	bf00      	nop
 80020da:	371c      	adds	r7, #28
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a0f      	ldr	r2, [pc, #60]	; (8002130 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d10a      	bne.n	800210e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002104:	431a      	orrs	r2, r3
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800210c:	e00a      	b.n	8002124 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800211a:	43db      	mvns	r3, r3
 800211c:	401a      	ands	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	407f0000 	.word	0x407f0000

08002134 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 031f 	and.w	r3, r3, #31
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002160:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6093      	str	r3, [r2, #8]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002184:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002188:	d101      	bne.n	800218e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80021ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021d8:	d101      	bne.n	80021de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002200:	f043 0201 	orr.w	r2, r3, #1
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <LL_ADC_IsEnabled+0x18>
 8002228:	2301      	movs	r3, #1
 800222a:	e000      	b.n	800222e <LL_ADC_IsEnabled+0x1a>
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800224a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800224e:	f043 0204 	orr.w	r2, r3, #4
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	2b04      	cmp	r3, #4
 8002274:	d101      	bne.n	800227a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 0308 	and.w	r3, r3, #8
 8002298:	2b08      	cmp	r3, #8
 800229a:	d101      	bne.n	80022a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
	...

080022b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b089      	sub	sp, #36	; 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80022bc:	2300      	movs	r3, #0
 80022be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e1af      	b.n	800262a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d109      	bne.n	80022ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff fa2f 	bl	800173c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff3f 	bl	8002174 <LL_ADC_IsDeepPowerDownEnabled>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff25 	bl	8002150 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ff5a 	bl	80021c4 <LL_ADC_IsInternalRegulatorEnabled>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff3e 	bl	800219c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002320:	4b9f      	ldr	r3, [pc, #636]	; (80025a0 <HAL_ADC_Init+0x2f0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	099b      	lsrs	r3, r3, #6
 8002326:	4a9f      	ldr	r2, [pc, #636]	; (80025a4 <HAL_ADC_Init+0x2f4>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	099b      	lsrs	r3, r3, #6
 800232e:	3301      	adds	r3, #1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002334:	e002      	b.n	800233c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	3b01      	subs	r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f9      	bne.n	8002336 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff3c 	bl	80021c4 <LL_ADC_IsInternalRegulatorEnabled>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10d      	bne.n	800236e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002356:	f043 0210 	orr.w	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002362:	f043 0201 	orr.w	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff75 	bl	8002262 <LL_ADC_REG_IsConversionOngoing>
 8002378:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	2b00      	cmp	r3, #0
 8002384:	f040 8148 	bne.w	8002618 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 8144 	bne.w	8002618 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002394:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002398:	f043 0202 	orr.w	r2, r3, #2
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff35 	bl	8002214 <LL_ADC_IsEnabled>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d141      	bne.n	8002434 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023b8:	d004      	beq.n	80023c4 <HAL_ADC_Init+0x114>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a7a      	ldr	r2, [pc, #488]	; (80025a8 <HAL_ADC_Init+0x2f8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d10f      	bne.n	80023e4 <HAL_ADC_Init+0x134>
 80023c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80023c8:	f7ff ff24 	bl	8002214 <LL_ADC_IsEnabled>
 80023cc:	4604      	mov	r4, r0
 80023ce:	4876      	ldr	r0, [pc, #472]	; (80025a8 <HAL_ADC_Init+0x2f8>)
 80023d0:	f7ff ff20 	bl	8002214 <LL_ADC_IsEnabled>
 80023d4:	4603      	mov	r3, r0
 80023d6:	4323      	orrs	r3, r4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	e012      	b.n	800240a <HAL_ADC_Init+0x15a>
 80023e4:	4871      	ldr	r0, [pc, #452]	; (80025ac <HAL_ADC_Init+0x2fc>)
 80023e6:	f7ff ff15 	bl	8002214 <LL_ADC_IsEnabled>
 80023ea:	4604      	mov	r4, r0
 80023ec:	4870      	ldr	r0, [pc, #448]	; (80025b0 <HAL_ADC_Init+0x300>)
 80023ee:	f7ff ff11 	bl	8002214 <LL_ADC_IsEnabled>
 80023f2:	4603      	mov	r3, r0
 80023f4:	431c      	orrs	r4, r3
 80023f6:	486f      	ldr	r0, [pc, #444]	; (80025b4 <HAL_ADC_Init+0x304>)
 80023f8:	f7ff ff0c 	bl	8002214 <LL_ADC_IsEnabled>
 80023fc:	4603      	mov	r3, r0
 80023fe:	4323      	orrs	r3, r4
 8002400:	2b00      	cmp	r3, #0
 8002402:	bf0c      	ite	eq
 8002404:	2301      	moveq	r3, #1
 8002406:	2300      	movne	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d012      	beq.n	8002434 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002416:	d004      	beq.n	8002422 <HAL_ADC_Init+0x172>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a62      	ldr	r2, [pc, #392]	; (80025a8 <HAL_ADC_Init+0x2f8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d101      	bne.n	8002426 <HAL_ADC_Init+0x176>
 8002422:	4a65      	ldr	r2, [pc, #404]	; (80025b8 <HAL_ADC_Init+0x308>)
 8002424:	e000      	b.n	8002428 <HAL_ADC_Init+0x178>
 8002426:	4a65      	ldr	r2, [pc, #404]	; (80025bc <HAL_ADC_Init+0x30c>)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4619      	mov	r1, r3
 800242e:	4610      	mov	r0, r2
 8002430:	f7ff fd1c 	bl	8001e6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7f5b      	ldrb	r3, [r3, #29]
 8002438:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800243e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002444:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800244a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002452:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800245e:	2b01      	cmp	r3, #1
 8002460:	d106      	bne.n	8002470 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	3b01      	subs	r3, #1
 8002468:	045b      	lsls	r3, r3, #17
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d009      	beq.n	800248c <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002484:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68da      	ldr	r2, [r3, #12]
 8002492:	4b4b      	ldr	r3, [pc, #300]	; (80025c0 <HAL_ADC_Init+0x310>)
 8002494:	4013      	ands	r3, r2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6812      	ldr	r2, [r2, #0]
 800249a:	69b9      	ldr	r1, [r7, #24]
 800249c:	430b      	orrs	r3, r1
 800249e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fed1 	bl	8002262 <LL_ADC_REG_IsConversionOngoing>
 80024c0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fede 	bl	8002288 <LL_ADC_INJ_IsConversionOngoing>
 80024cc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d17f      	bne.n	80025d4 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d17c      	bne.n	80025d4 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024de:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024e6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f6:	f023 0302 	bic.w	r3, r3, #2
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6812      	ldr	r2, [r2, #0]
 80024fe:	69b9      	ldr	r1, [r7, #24]
 8002500:	430b      	orrs	r3, r1
 8002502:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d017      	beq.n	800253c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800251a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002524:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002528:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6911      	ldr	r1, [r2, #16]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6812      	ldr	r2, [r2, #0]
 8002534:	430b      	orrs	r3, r1
 8002536:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800253a:	e013      	b.n	8002564 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691a      	ldr	r2, [r3, #16]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800254a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800255c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002560:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800256a:	2b01      	cmp	r3, #1
 800256c:	d12a      	bne.n	80025c4 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002578:	f023 0304 	bic.w	r3, r3, #4
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002584:	4311      	orrs	r1, r2
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800258a:	4311      	orrs	r1, r2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002590:	430a      	orrs	r2, r1
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	611a      	str	r2, [r3, #16]
 800259e:	e019      	b.n	80025d4 <HAL_ADC_Init+0x324>
 80025a0:	200026d4 	.word	0x200026d4
 80025a4:	053e2d63 	.word	0x053e2d63
 80025a8:	50000100 	.word	0x50000100
 80025ac:	50000400 	.word	0x50000400
 80025b0:	50000500 	.word	0x50000500
 80025b4:	50000600 	.word	0x50000600
 80025b8:	50000300 	.word	0x50000300
 80025bc:	50000700 	.word	0x50000700
 80025c0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d10c      	bne.n	80025f6 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f023 010f 	bic.w	r1, r3, #15
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	1e5a      	subs	r2, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	631a      	str	r2, [r3, #48]	; 0x30
 80025f4:	e007      	b.n	8002606 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 020f 	bic.w	r2, r2, #15
 8002604:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260a:	f023 0303 	bic.w	r3, r3, #3
 800260e:	f043 0201 	orr.w	r2, r3, #1
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	65da      	str	r2, [r3, #92]	; 0x5c
 8002616:	e007      	b.n	8002628 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261c:	f043 0210 	orr.w	r2, r3, #16
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002628:	7ffb      	ldrb	r3, [r7, #31]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	; 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd90      	pop	{r4, r7, pc}
 8002632:	bf00      	nop

08002634 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002648:	d004      	beq.n	8002654 <HAL_ADC_Start_DMA+0x20>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a5a      	ldr	r2, [pc, #360]	; (80027b8 <HAL_ADC_Start_DMA+0x184>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d101      	bne.n	8002658 <HAL_ADC_Start_DMA+0x24>
 8002654:	4b59      	ldr	r3, [pc, #356]	; (80027bc <HAL_ADC_Start_DMA+0x188>)
 8002656:	e000      	b.n	800265a <HAL_ADC_Start_DMA+0x26>
 8002658:	4b59      	ldr	r3, [pc, #356]	; (80027c0 <HAL_ADC_Start_DMA+0x18c>)
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fd6a 	bl	8002134 <LL_ADC_GetMultimode>
 8002660:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fdfb 	bl	8002262 <LL_ADC_REG_IsConversionOngoing>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	f040 809b 	bne.w	80027aa <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_ADC_Start_DMA+0x4e>
 800267e:	2302      	movs	r3, #2
 8002680:	e096      	b.n	80027b0 <HAL_ADC_Start_DMA+0x17c>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a4d      	ldr	r2, [pc, #308]	; (80027c4 <HAL_ADC_Start_DMA+0x190>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d008      	beq.n	80026a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d005      	beq.n	80026a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	2b05      	cmp	r3, #5
 800269e:	d002      	beq.n	80026a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	2b09      	cmp	r3, #9
 80026a4:	d17a      	bne.n	800279c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fce2 	bl	8003070 <ADC_Enable>
 80026ac:	4603      	mov	r3, r0
 80026ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80026b0:	7dfb      	ldrb	r3, [r7, #23]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d16d      	bne.n	8002792 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a3a      	ldr	r2, [pc, #232]	; (80027b8 <HAL_ADC_Start_DMA+0x184>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d009      	beq.n	80026e8 <HAL_ADC_Start_DMA+0xb4>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a3b      	ldr	r2, [pc, #236]	; (80027c8 <HAL_ADC_Start_DMA+0x194>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d002      	beq.n	80026e4 <HAL_ADC_Start_DMA+0xb0>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	e003      	b.n	80026ec <HAL_ADC_Start_DMA+0xb8>
 80026e4:	4b39      	ldr	r3, [pc, #228]	; (80027cc <HAL_ADC_Start_DMA+0x198>)
 80026e6:	e001      	b.n	80026ec <HAL_ADC_Start_DMA+0xb8>
 80026e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d002      	beq.n	80026fa <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d105      	bne.n	8002706 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002716:	f023 0206 	bic.w	r2, r3, #6
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	661a      	str	r2, [r3, #96]	; 0x60
 800271e:	e002      	b.n	8002726 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	4a29      	ldr	r2, [pc, #164]	; (80027d0 <HAL_ADC_Start_DMA+0x19c>)
 800272c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002732:	4a28      	ldr	r2, [pc, #160]	; (80027d4 <HAL_ADC_Start_DMA+0x1a0>)
 8002734:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273a:	4a27      	ldr	r2, [pc, #156]	; (80027d8 <HAL_ADC_Start_DMA+0x1a4>)
 800273c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	221c      	movs	r2, #28
 8002744:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f042 0210 	orr.w	r2, r2, #16
 800275c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f042 0201 	orr.w	r2, r2, #1
 800276c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3340      	adds	r3, #64	; 0x40
 8002778:	4619      	mov	r1, r3
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f001 fc77 	bl	8004070 <HAL_DMA_Start_IT>
 8002782:	4603      	mov	r3, r0
 8002784:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fd55 	bl	800223a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002790:	e00d      	b.n	80027ae <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800279a:	e008      	b.n	80027ae <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80027a8:	e001      	b.n	80027ae <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027aa:	2302      	movs	r3, #2
 80027ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	50000100 	.word	0x50000100
 80027bc:	50000300 	.word	0x50000300
 80027c0:	50000700 	.word	0x50000700
 80027c4:	50000600 	.word	0x50000600
 80027c8:	50000500 	.word	0x50000500
 80027cc:	50000400 	.word	0x50000400
 80027d0:	08003135 	.word	0x08003135
 80027d4:	0800320d 	.word	0x0800320d
 80027d8:	08003229 	.word	0x08003229

080027dc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b0b6      	sub	sp, #216	; 0xd8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800280a:	2b01      	cmp	r3, #1
 800280c:	d102      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x24>
 800280e:	2302      	movs	r3, #2
 8002810:	f000 bc13 	b.w	800303a <HAL_ADC_ConfigChannel+0x84a>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fd1e 	bl	8002262 <LL_ADC_REG_IsConversionOngoing>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	f040 83f3 	bne.w	8003014 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6818      	ldr	r0, [r3, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	6859      	ldr	r1, [r3, #4]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	f7ff fbfb 	bl	8002036 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fd0c 	bl	8002262 <LL_ADC_REG_IsConversionOngoing>
 800284a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fd18 	bl	8002288 <LL_ADC_INJ_IsConversionOngoing>
 8002858:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800285c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 81d9 	bne.w	8002c18 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002866:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800286a:	2b00      	cmp	r3, #0
 800286c:	f040 81d4 	bne.w	8002c18 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002878:	d10f      	bne.n	800289a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6818      	ldr	r0, [r3, #0]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2200      	movs	r2, #0
 8002884:	4619      	mov	r1, r3
 8002886:	f7ff fc02 	bl	800208e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fba9 	bl	8001fea <LL_ADC_SetSamplingTimeCommonConfig>
 8002898:	e00e      	b.n	80028b8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6819      	ldr	r1, [r3, #0]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	461a      	mov	r2, r3
 80028a8:	f7ff fbf1 	bl	800208e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2100      	movs	r1, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff fb99 	bl	8001fea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	08db      	lsrs	r3, r3, #3
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	d022      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6818      	ldr	r0, [r3, #0]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	6919      	ldr	r1, [r3, #16]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028ea:	f7ff faf3 	bl	8001ed4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6818      	ldr	r0, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	6919      	ldr	r1, [r3, #16]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	461a      	mov	r2, r3
 80028fc:	f7ff fb3f 	bl	8001f7e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	6919      	ldr	r1, [r3, #16]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	7f1b      	ldrb	r3, [r3, #28]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d102      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x126>
 8002910:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002914:	e000      	b.n	8002918 <HAL_ADC_ConfigChannel+0x128>
 8002916:	2300      	movs	r3, #0
 8002918:	461a      	mov	r2, r3
 800291a:	f7ff fb4b 	bl	8001fb4 <LL_ADC_SetOffsetSaturation>
 800291e:	e17b      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff faf8 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 800292c:	4603      	mov	r3, r0
 800292e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <HAL_ADC_ConfigChannel+0x15c>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff faed 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002942:	4603      	mov	r3, r0
 8002944:	0e9b      	lsrs	r3, r3, #26
 8002946:	f003 021f 	and.w	r2, r3, #31
 800294a:	e01e      	b.n	800298a <HAL_ADC_ConfigChannel+0x19a>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff fae2 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002958:	4603      	mov	r3, r0
 800295a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800296a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800296e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002972:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800297a:	2320      	movs	r3, #32
 800297c:	e004      	b.n	8002988 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800297e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002992:	2b00      	cmp	r3, #0
 8002994:	d105      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x1b2>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	0e9b      	lsrs	r3, r3, #26
 800299c:	f003 031f 	and.w	r3, r3, #31
 80029a0:	e018      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1e4>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80029c6:	2320      	movs	r3, #32
 80029c8:	e004      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80029ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d106      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2200      	movs	r2, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fab1 	bl	8001f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2101      	movs	r1, #1
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff fa95 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10a      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x222>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fa8a 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	0e9b      	lsrs	r3, r3, #26
 8002a0c:	f003 021f 	and.w	r2, r3, #31
 8002a10:	e01e      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x260>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2101      	movs	r1, #1
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fa7f 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002a40:	2320      	movs	r3, #32
 8002a42:	e004      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002a44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a48:	fab3 f383 	clz	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d105      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x278>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0e9b      	lsrs	r3, r3, #26
 8002a62:	f003 031f 	and.w	r3, r3, #31
 8002a66:	e018      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x2aa>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a74:	fa93 f3a3 	rbit	r3, r3
 8002a78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002a8c:	2320      	movs	r3, #32
 8002a8e:	e004      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002a90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d106      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fa4e 	bl	8001f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fa32 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d10a      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x2e8>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2102      	movs	r1, #2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fa27 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	0e9b      	lsrs	r3, r3, #26
 8002ad2:	f003 021f 	and.w	r2, r3, #31
 8002ad6:	e01e      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x326>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2102      	movs	r1, #2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fa1c 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002aee:	fa93 f3a3 	rbit	r3, r3
 8002af2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002af6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002afa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002afe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002b06:	2320      	movs	r3, #32
 8002b08:	e004      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002b0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d105      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x33e>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	0e9b      	lsrs	r3, r3, #26
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	e016      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x36c>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b3a:	fa93 f3a3 	rbit	r3, r3
 8002b3e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e004      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d106      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2200      	movs	r2, #0
 8002b66:	2102      	movs	r1, #2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff f9ed 	bl	8001f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2103      	movs	r1, #3
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff f9d1 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10a      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x3aa>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2103      	movs	r1, #3
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff f9c6 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002b90:	4603      	mov	r3, r0
 8002b92:	0e9b      	lsrs	r3, r3, #26
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	e017      	b.n	8002bca <HAL_ADC_ConfigChannel+0x3da>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2103      	movs	r1, #3
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff f9bb 	bl	8001f1c <LL_ADC_GetOffsetChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002bb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bb4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002bb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002bbc:	2320      	movs	r3, #32
 8002bbe:	e003      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002bc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_ConfigChannel+0x3f2>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0e9b      	lsrs	r3, r3, #26
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	e011      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x416>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002bf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bf2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002bfa:	2320      	movs	r3, #32
 8002bfc:	e003      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c00:	fab3 f383 	clz	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d106      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2103      	movs	r1, #3
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff f998 	bl	8001f48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff faf9 	bl	8002214 <LL_ADC_IsEnabled>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f040 813d 	bne.w	8002ea4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	461a      	mov	r2, r3
 8002c38:	f7ff fa54 	bl	80020e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4aa2      	ldr	r2, [pc, #648]	; (8002ecc <HAL_ADC_ConfigChannel+0x6dc>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	f040 812e 	bne.w	8002ea4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x480>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	0e9b      	lsrs	r3, r3, #26
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	2b09      	cmp	r3, #9
 8002c66:	bf94      	ite	ls
 8002c68:	2301      	movls	r3, #1
 8002c6a:	2300      	movhi	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	e019      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x4b4>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c80:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002c88:	2320      	movs	r3, #32
 8002c8a:	e003      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002c8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c8e:	fab3 f383 	clz	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	f003 031f 	and.w	r3, r3, #31
 8002c9a:	2b09      	cmp	r3, #9
 8002c9c:	bf94      	ite	ls
 8002c9e:	2301      	movls	r3, #1
 8002ca0:	2300      	movhi	r3, #0
 8002ca2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d079      	beq.n	8002d9c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <HAL_ADC_ConfigChannel+0x4d4>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	0e9b      	lsrs	r3, r3, #26
 8002cba:	3301      	adds	r3, #1
 8002cbc:	069b      	lsls	r3, r3, #26
 8002cbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc2:	e015      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x500>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ccc:	fa93 f3a3 	rbit	r3, r3
 8002cd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cd4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002cdc:	2320      	movs	r3, #32
 8002cde:	e003      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ce2:	fab3 f383 	clz	r3, r3
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	3301      	adds	r3, #1
 8002cea:	069b      	lsls	r3, r3, #26
 8002cec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d109      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x520>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	0e9b      	lsrs	r3, r3, #26
 8002d02:	3301      	adds	r3, #1
 8002d04:	f003 031f 	and.w	r3, r3, #31
 8002d08:	2101      	movs	r1, #1
 8002d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0e:	e017      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x550>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d18:	fa93 f3a3 	rbit	r3, r3
 8002d1c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d20:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002d28:	2320      	movs	r3, #32
 8002d2a:	e003      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d2e:	fab3 f383 	clz	r3, r3
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	ea42 0103 	orr.w	r1, r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10a      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x576>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	3301      	adds	r3, #1
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4413      	add	r3, r2
 8002d62:	051b      	lsls	r3, r3, #20
 8002d64:	e018      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x5a8>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002d7e:	2320      	movs	r3, #32
 8002d80:	e003      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d84:	fab3 f383 	clz	r3, r3
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	f003 021f 	and.w	r2, r3, #31
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	e07e      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d107      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x5c8>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	0e9b      	lsrs	r3, r3, #26
 8002dae:	3301      	adds	r3, #1
 8002db0:	069b      	lsls	r3, r3, #26
 8002db2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002db6:	e015      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x5f4>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	fa93 f3a3 	rbit	r3, r3
 8002dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002dd0:	2320      	movs	r3, #32
 8002dd2:	e003      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd6:	fab3 f383 	clz	r3, r3
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	3301      	adds	r3, #1
 8002dde:	069b      	lsls	r3, r3, #26
 8002de0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d109      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x614>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	3301      	adds	r3, #1
 8002df8:	f003 031f 	and.w	r3, r3, #31
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002e02:	e017      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x644>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	61fb      	str	r3, [r7, #28]
  return result;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002e1c:	2320      	movs	r3, #32
 8002e1e:	e003      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	fab3 f383 	clz	r3, r3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	ea42 0103 	orr.w	r1, r2, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10d      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x670>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0e9b      	lsrs	r3, r3, #26
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	3b1e      	subs	r3, #30
 8002e58:	051b      	lsls	r3, r3, #20
 8002e5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e5e:	e01b      	b.n	8002e98 <HAL_ADC_ConfigChannel+0x6a8>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	613b      	str	r3, [r7, #16]
  return result;
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002e78:	2320      	movs	r3, #32
 8002e7a:	e003      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	fab3 f383 	clz	r3, r3
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	f003 021f 	and.w	r2, r3, #31
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	4413      	add	r3, r2
 8002e90:	3b1e      	subs	r3, #30
 8002e92:	051b      	lsls	r3, r3, #20
 8002e94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e98:	430b      	orrs	r3, r1
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	6892      	ldr	r2, [r2, #8]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f7ff f8f5 	bl	800208e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <HAL_ADC_ConfigChannel+0x6e0>)
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80be 	beq.w	800302e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002eba:	d004      	beq.n	8002ec6 <HAL_ADC_ConfigChannel+0x6d6>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a04      	ldr	r2, [pc, #16]	; (8002ed4 <HAL_ADC_ConfigChannel+0x6e4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d10a      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x6ec>
 8002ec6:	4b04      	ldr	r3, [pc, #16]	; (8002ed8 <HAL_ADC_ConfigChannel+0x6e8>)
 8002ec8:	e009      	b.n	8002ede <HAL_ADC_ConfigChannel+0x6ee>
 8002eca:	bf00      	nop
 8002ecc:	407f0000 	.word	0x407f0000
 8002ed0:	80080000 	.word	0x80080000
 8002ed4:	50000100 	.word	0x50000100
 8002ed8:	50000300 	.word	0x50000300
 8002edc:	4b59      	ldr	r3, [pc, #356]	; (8003044 <HAL_ADC_ConfigChannel+0x854>)
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe ffea 	bl	8001eb8 <LL_ADC_GetCommonPathInternalCh>
 8002ee4:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a56      	ldr	r2, [pc, #344]	; (8003048 <HAL_ADC_ConfigChannel+0x858>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d004      	beq.n	8002efc <HAL_ADC_ConfigChannel+0x70c>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a55      	ldr	r2, [pc, #340]	; (800304c <HAL_ADC_ConfigChannel+0x85c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d13a      	bne.n	8002f72 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002efc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d134      	bne.n	8002f72 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f10:	d005      	beq.n	8002f1e <HAL_ADC_ConfigChannel+0x72e>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a4e      	ldr	r2, [pc, #312]	; (8003050 <HAL_ADC_ConfigChannel+0x860>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	f040 8085 	bne.w	8003028 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f26:	d004      	beq.n	8002f32 <HAL_ADC_ConfigChannel+0x742>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a49      	ldr	r2, [pc, #292]	; (8003054 <HAL_ADC_ConfigChannel+0x864>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x746>
 8002f32:	4a49      	ldr	r2, [pc, #292]	; (8003058 <HAL_ADC_ConfigChannel+0x868>)
 8002f34:	e000      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x748>
 8002f36:	4a43      	ldr	r2, [pc, #268]	; (8003044 <HAL_ADC_ConfigChannel+0x854>)
 8002f38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f40:	4619      	mov	r1, r3
 8002f42:	4610      	mov	r0, r2
 8002f44:	f7fe ffa5 	bl	8001e92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f48:	4b44      	ldr	r3, [pc, #272]	; (800305c <HAL_ADC_ConfigChannel+0x86c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	099b      	lsrs	r3, r3, #6
 8002f4e:	4a44      	ldr	r2, [pc, #272]	; (8003060 <HAL_ADC_ConfigChannel+0x870>)
 8002f50:	fba2 2303 	umull	r2, r3, r2, r3
 8002f54:	099b      	lsrs	r3, r3, #6
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	4613      	mov	r3, r2
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f62:	e002      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1f9      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f70:	e05a      	b.n	8003028 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a3b      	ldr	r2, [pc, #236]	; (8003064 <HAL_ADC_ConfigChannel+0x874>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d125      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x7d8>
 8002f7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d11f      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a31      	ldr	r2, [pc, #196]	; (8003054 <HAL_ADC_ConfigChannel+0x864>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d104      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x7ac>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a34      	ldr	r2, [pc, #208]	; (8003068 <HAL_ADC_ConfigChannel+0x878>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d047      	beq.n	800302c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa4:	d004      	beq.n	8002fb0 <HAL_ADC_ConfigChannel+0x7c0>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a2a      	ldr	r2, [pc, #168]	; (8003054 <HAL_ADC_ConfigChannel+0x864>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x7c4>
 8002fb0:	4a29      	ldr	r2, [pc, #164]	; (8003058 <HAL_ADC_ConfigChannel+0x868>)
 8002fb2:	e000      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x7c6>
 8002fb4:	4a23      	ldr	r2, [pc, #140]	; (8003044 <HAL_ADC_ConfigChannel+0x854>)
 8002fb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	f7fe ff66 	bl	8001e92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fc6:	e031      	b.n	800302c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a27      	ldr	r2, [pc, #156]	; (800306c <HAL_ADC_ConfigChannel+0x87c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d12d      	bne.n	800302e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d127      	bne.n	800302e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <HAL_ADC_ConfigChannel+0x864>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d022      	beq.n	800302e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ff0:	d004      	beq.n	8002ffc <HAL_ADC_ConfigChannel+0x80c>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a17      	ldr	r2, [pc, #92]	; (8003054 <HAL_ADC_ConfigChannel+0x864>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_ADC_ConfigChannel+0x810>
 8002ffc:	4a16      	ldr	r2, [pc, #88]	; (8003058 <HAL_ADC_ConfigChannel+0x868>)
 8002ffe:	e000      	b.n	8003002 <HAL_ADC_ConfigChannel+0x812>
 8003000:	4a10      	ldr	r2, [pc, #64]	; (8003044 <HAL_ADC_ConfigChannel+0x854>)
 8003002:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003006:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800300a:	4619      	mov	r1, r3
 800300c:	4610      	mov	r0, r2
 800300e:	f7fe ff40 	bl	8001e92 <LL_ADC_SetCommonPathInternalCh>
 8003012:	e00c      	b.n	800302e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003026:	e002      	b.n	800302e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003028:	bf00      	nop
 800302a:	e000      	b.n	800302e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800302c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003036:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800303a:	4618      	mov	r0, r3
 800303c:	37d8      	adds	r7, #216	; 0xd8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	50000700 	.word	0x50000700
 8003048:	c3210000 	.word	0xc3210000
 800304c:	90c00010 	.word	0x90c00010
 8003050:	50000600 	.word	0x50000600
 8003054:	50000100 	.word	0x50000100
 8003058:	50000300 	.word	0x50000300
 800305c:	200026d4 	.word	0x200026d4
 8003060:	053e2d63 	.word	0x053e2d63
 8003064:	c7520000 	.word	0xc7520000
 8003068:	50000500 	.word	0x50000500
 800306c:	cb840000 	.word	0xcb840000

08003070 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff f8c9 	bl	8002214 <LL_ADC_IsEnabled>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d14d      	bne.n	8003124 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	4b28      	ldr	r3, [pc, #160]	; (8003130 <ADC_Enable+0xc0>)
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00d      	beq.n	80030b2 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309a:	f043 0210 	orr.w	r2, r3, #16
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a6:	f043 0201 	orr.w	r2, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e039      	b.n	8003126 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff f898 	bl	80021ec <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80030bc:	f7fe fea8 	bl	8001e10 <HAL_GetTick>
 80030c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030c2:	e028      	b.n	8003116 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff f8a3 	bl	8002214 <LL_ADC_IsEnabled>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d104      	bne.n	80030de <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff f887 	bl	80021ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030de:	f7fe fe97 	bl	8001e10 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d914      	bls.n	8003116 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d00d      	beq.n	8003116 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fe:	f043 0210 	orr.w	r2, r3, #16
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310a:	f043 0201 	orr.w	r2, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e007      	b.n	8003126 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b01      	cmp	r3, #1
 8003122:	d1cf      	bne.n	80030c4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	8000003f 	.word	0x8000003f

08003134 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800314a:	2b00      	cmp	r3, #0
 800314c:	d14b      	bne.n	80031e6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003152:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b00      	cmp	r3, #0
 8003166:	d021      	beq.n	80031ac <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f7fe ff4f 	bl	8002010 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d032      	beq.n	80031de <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d12b      	bne.n	80031de <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003196:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d11f      	bne.n	80031de <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a2:	f043 0201 	orr.w	r2, r3, #1
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80031aa:	e018      	b.n	80031de <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d111      	bne.n	80031de <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d105      	bne.n	80031de <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	f043 0201 	orr.w	r2, r3, #1
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f7fe f95a 	bl	8001498 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031e4:	e00e      	b.n	8003204 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ea:	f003 0310 	and.w	r3, r3, #16
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f7ff faf2 	bl	80027dc <HAL_ADC_ErrorCallback>
}
 80031f8:	e004      	b.n	8003204 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	4798      	blx	r3
}
 8003204:	bf00      	nop
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003218:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f7fe f954 	bl	80014c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003220:	bf00      	nop
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003246:	f043 0204 	orr.w	r2, r3, #4
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff fac4 	bl	80027dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <LL_ADC_IsEnabled>:
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b01      	cmp	r3, #1
 800326e:	d101      	bne.n	8003274 <LL_ADC_IsEnabled+0x18>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <LL_ADC_IsEnabled+0x1a>
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_REG_IsConversionOngoing>:
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	2b04      	cmp	r3, #4
 8003294:	d101      	bne.n	800329a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003296:	2301      	movs	r3, #1
 8003298:	e000      	b.n	800329c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032a8:	b590      	push	{r4, r7, lr}
 80032aa:	b0a1      	sub	sp, #132	; 0x84
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d101      	bne.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032c2:	2302      	movs	r3, #2
 80032c4:	e0e7      	b.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032ce:	2300      	movs	r3, #0
 80032d0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80032d2:	2300      	movs	r3, #0
 80032d4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032de:	d102      	bne.n	80032e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032e0:	4b6f      	ldr	r3, [pc, #444]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80032e2:	60bb      	str	r3, [r7, #8]
 80032e4:	e009      	b.n	80032fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a6e      	ldr	r2, [pc, #440]	; (80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d102      	bne.n	80032f6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80032f0:	4b6d      	ldr	r3, [pc, #436]	; (80034a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80032f2:	60bb      	str	r3, [r7, #8]
 80032f4:	e001      	b.n	80032fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032f6:	2300      	movs	r3, #0
 80032f8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10b      	bne.n	8003318 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003304:	f043 0220 	orr.w	r2, r3, #32
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0be      	b.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ffb1 	bl	8003282 <LL_ADC_REG_IsConversionOngoing>
 8003320:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff ffab 	bl	8003282 <LL_ADC_REG_IsConversionOngoing>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	f040 80a0 	bne.w	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003334:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003336:	2b00      	cmp	r3, #0
 8003338:	f040 809c 	bne.w	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003344:	d004      	beq.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a55      	ldr	r2, [pc, #340]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d101      	bne.n	8003354 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003350:	4b56      	ldr	r3, [pc, #344]	; (80034ac <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003352:	e000      	b.n	8003356 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003354:	4b56      	ldr	r3, [pc, #344]	; (80034b0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003356:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d04b      	beq.n	80033f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003360:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003372:	035b      	lsls	r3, r3, #13
 8003374:	430b      	orrs	r3, r1
 8003376:	431a      	orrs	r2, r3
 8003378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800337a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003384:	d004      	beq.n	8003390 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a45      	ldr	r2, [pc, #276]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d10f      	bne.n	80033b0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003390:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003394:	f7ff ff62 	bl	800325c <LL_ADC_IsEnabled>
 8003398:	4604      	mov	r4, r0
 800339a:	4841      	ldr	r0, [pc, #260]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800339c:	f7ff ff5e 	bl	800325c <LL_ADC_IsEnabled>
 80033a0:	4603      	mov	r3, r0
 80033a2:	4323      	orrs	r3, r4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	e012      	b.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80033b0:	483c      	ldr	r0, [pc, #240]	; (80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80033b2:	f7ff ff53 	bl	800325c <LL_ADC_IsEnabled>
 80033b6:	4604      	mov	r4, r0
 80033b8:	483b      	ldr	r0, [pc, #236]	; (80034a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80033ba:	f7ff ff4f 	bl	800325c <LL_ADC_IsEnabled>
 80033be:	4603      	mov	r3, r0
 80033c0:	431c      	orrs	r4, r3
 80033c2:	483c      	ldr	r0, [pc, #240]	; (80034b4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80033c4:	f7ff ff4a 	bl	800325c <LL_ADC_IsEnabled>
 80033c8:	4603      	mov	r3, r0
 80033ca:	4323      	orrs	r3, r4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	bf0c      	ite	eq
 80033d0:	2301      	moveq	r3, #1
 80033d2:	2300      	movne	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d056      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033e2:	f023 030f 	bic.w	r3, r3, #15
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	6811      	ldr	r1, [r2, #0]
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	6892      	ldr	r2, [r2, #8]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	431a      	orrs	r2, r3
 80033f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033f4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033f6:	e047      	b.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003400:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003402:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800340c:	d004      	beq.n	8003418 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a23      	ldr	r2, [pc, #140]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d10f      	bne.n	8003438 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003418:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800341c:	f7ff ff1e 	bl	800325c <LL_ADC_IsEnabled>
 8003420:	4604      	mov	r4, r0
 8003422:	481f      	ldr	r0, [pc, #124]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003424:	f7ff ff1a 	bl	800325c <LL_ADC_IsEnabled>
 8003428:	4603      	mov	r3, r0
 800342a:	4323      	orrs	r3, r4
 800342c:	2b00      	cmp	r3, #0
 800342e:	bf0c      	ite	eq
 8003430:	2301      	moveq	r3, #1
 8003432:	2300      	movne	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	e012      	b.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003438:	481a      	ldr	r0, [pc, #104]	; (80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800343a:	f7ff ff0f 	bl	800325c <LL_ADC_IsEnabled>
 800343e:	4604      	mov	r4, r0
 8003440:	4819      	ldr	r0, [pc, #100]	; (80034a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003442:	f7ff ff0b 	bl	800325c <LL_ADC_IsEnabled>
 8003446:	4603      	mov	r3, r0
 8003448:	431c      	orrs	r4, r3
 800344a:	481a      	ldr	r0, [pc, #104]	; (80034b4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800344c:	f7ff ff06 	bl	800325c <LL_ADC_IsEnabled>
 8003450:	4603      	mov	r3, r0
 8003452:	4323      	orrs	r3, r4
 8003454:	2b00      	cmp	r3, #0
 8003456:	bf0c      	ite	eq
 8003458:	2301      	moveq	r3, #1
 800345a:	2300      	movne	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d012      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800346a:	f023 030f 	bic.w	r3, r3, #15
 800346e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003470:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003472:	e009      	b.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	f043 0220 	orr.w	r2, r3, #32
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003486:	e000      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003488:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003492:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003496:	4618      	mov	r0, r3
 8003498:	3784      	adds	r7, #132	; 0x84
 800349a:	46bd      	mov	sp, r7
 800349c:	bd90      	pop	{r4, r7, pc}
 800349e:	bf00      	nop
 80034a0:	50000100 	.word	0x50000100
 80034a4:	50000400 	.word	0x50000400
 80034a8:	50000500 	.word	0x50000500
 80034ac:	50000300 	.word	0x50000300
 80034b0:	50000700 	.word	0x50000700
 80034b4:	50000600 	.word	0x50000600

080034b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034c8:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034d4:	4013      	ands	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ea:	4a04      	ldr	r2, [pc, #16]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	60d3      	str	r3, [r2, #12]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003504:	4b04      	ldr	r3, [pc, #16]	; (8003518 <__NVIC_GetPriorityGrouping+0x18>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 0307 	and.w	r3, r3, #7
}
 800350e:	4618      	mov	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	2b00      	cmp	r3, #0
 800352c:	db0b      	blt.n	8003546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	f003 021f 	and.w	r2, r3, #31
 8003534:	4907      	ldr	r1, [pc, #28]	; (8003554 <__NVIC_EnableIRQ+0x38>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2001      	movs	r0, #1
 800353e:	fa00 f202 	lsl.w	r2, r0, r2
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	; (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3b01      	subs	r3, #1
 8003620:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003624:	d301      	bcc.n	800362a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003626:	2301      	movs	r3, #1
 8003628:	e00f      	b.n	800364a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362a:	4a0a      	ldr	r2, [pc, #40]	; (8003654 <SysTick_Config+0x40>)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3b01      	subs	r3, #1
 8003630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003632:	210f      	movs	r1, #15
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	f7ff ff8e 	bl	8003558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <SysTick_Config+0x40>)
 800363e:	2200      	movs	r2, #0
 8003640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003642:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SysTick_Config+0x40>)
 8003644:	2207      	movs	r2, #7
 8003646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010

08003658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ff29 	bl	80034b8 <__NVIC_SetPriorityGrouping>
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b086      	sub	sp, #24
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
 800367a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800367c:	f7ff ff40 	bl	8003500 <__NVIC_GetPriorityGrouping>
 8003680:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	68b9      	ldr	r1, [r7, #8]
 8003686:	6978      	ldr	r0, [r7, #20]
 8003688:	f7ff ff90 	bl	80035ac <NVIC_EncodePriority>
 800368c:	4602      	mov	r2, r0
 800368e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003692:	4611      	mov	r1, r2
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff ff5f 	bl	8003558 <__NVIC_SetPriority>
}
 800369a:	bf00      	nop
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b082      	sub	sp, #8
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	4603      	mov	r3, r0
 80036aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff ff33 	bl	800351c <__NVIC_EnableIRQ>
}
 80036b6:	bf00      	nop
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f7ff ffa4 	bl	8003614 <SysTick_Config>
 80036cc:	4603      	mov	r3, r0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e014      	b.n	8003712 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	791b      	ldrb	r3, [r3, #4]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d105      	bne.n	80036fe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7fe f8a1 	bl	8001840 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2202      	movs	r2, #2
 8003702:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	795b      	ldrb	r3, [r3, #5]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d101      	bne.n	8003730 <HAL_DAC_Start+0x16>
 800372c:	2302      	movs	r3, #2
 800372e:	e043      	b.n	80037b8 <HAL_DAC_Start+0x9e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2202      	movs	r2, #2
 800373a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6819      	ldr	r1, [r3, #0]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	2201      	movs	r2, #1
 800374a:	409a      	lsls	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8003754:	2001      	movs	r0, #1
 8003756:	f7fe fb67 	bl	8001e28 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10f      	bne.n	8003780 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800376a:	2b02      	cmp	r3, #2
 800376c:	d11d      	bne.n	80037aa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	e014      	b.n	80037aa <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	2102      	movs	r1, #2
 8003792:	fa01 f303 	lsl.w	r3, r1, r3
 8003796:	429a      	cmp	r2, r3
 8003798:	d107      	bne.n	80037aa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0202 	orr.w	r2, r2, #2
 80037a8:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_DAC_Stop>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6819      	ldr	r1, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	2201      	movs	r2, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43da      	mvns	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	400a      	ands	r2, r1
 80037e4:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 80037e6:	2001      	movs	r0, #1
 80037e8:	f7fe fb1e 	bl	8001e28 <HAL_Delay>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3708      	adds	r7, #8
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
 8003808:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	795b      	ldrb	r3, [r3, #5]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_DAC_Start_DMA+0x1e>
 8003816:	2302      	movs	r3, #2
 8003818:	e0ae      	b.n	8003978 <HAL_DAC_Start_DMA+0x17c>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2201      	movs	r2, #1
 800381e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2202      	movs	r2, #2
 8003824:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d12f      	bne.n	800388c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	4a53      	ldr	r2, [pc, #332]	; (8003980 <HAL_DAC_Start_DMA+0x184>)
 8003832:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	4a52      	ldr	r2, [pc, #328]	; (8003984 <HAL_DAC_Start_DMA+0x188>)
 800383a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a51      	ldr	r2, [pc, #324]	; (8003988 <HAL_DAC_Start_DMA+0x18c>)
 8003842:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003852:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	2b08      	cmp	r3, #8
 8003858:	d013      	beq.n	8003882 <HAL_DAC_Start_DMA+0x86>
 800385a:	6a3b      	ldr	r3, [r7, #32]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d845      	bhi.n	80038ec <HAL_DAC_Start_DMA+0xf0>
 8003860:	6a3b      	ldr	r3, [r7, #32]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_DAC_Start_DMA+0x72>
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d005      	beq.n	8003878 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800386c:	e03e      	b.n	80038ec <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	3308      	adds	r3, #8
 8003874:	613b      	str	r3, [r7, #16]
        break;
 8003876:	e03c      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	330c      	adds	r3, #12
 800387e:	613b      	str	r3, [r7, #16]
        break;
 8003880:	e037      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	3310      	adds	r3, #16
 8003888:	613b      	str	r3, [r7, #16]
        break;
 800388a:	e032      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	4a3e      	ldr	r2, [pc, #248]	; (800398c <HAL_DAC_Start_DMA+0x190>)
 8003892:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a3d      	ldr	r2, [pc, #244]	; (8003990 <HAL_DAC_Start_DMA+0x194>)
 800389a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	4a3c      	ldr	r2, [pc, #240]	; (8003994 <HAL_DAC_Start_DMA+0x198>)
 80038a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80038b2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d013      	beq.n	80038e2 <HAL_DAC_Start_DMA+0xe6>
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d817      	bhi.n	80038f0 <HAL_DAC_Start_DMA+0xf4>
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_DAC_Start_DMA+0xd2>
 80038c6:	6a3b      	ldr	r3, [r7, #32]
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d005      	beq.n	80038d8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80038cc:	e010      	b.n	80038f0 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	3314      	adds	r3, #20
 80038d4:	613b      	str	r3, [r7, #16]
        break;
 80038d6:	e00c      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3318      	adds	r3, #24
 80038de:	613b      	str	r3, [r7, #16]
        break;
 80038e0:	e007      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	331c      	adds	r3, #28
 80038e8:	613b      	str	r3, [r7, #16]
        break;
 80038ea:	e002      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        break;
 80038ec:	bf00      	nop
 80038ee:	e000      	b.n	80038f2 <HAL_DAC_Start_DMA+0xf6>
        break;
 80038f0:	bf00      	nop
    }
  }


  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d111      	bne.n	800391c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003906:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6898      	ldr	r0, [r3, #8]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	f000 fbad 	bl	8004070 <HAL_DMA_Start_IT>
 8003916:	4603      	mov	r3, r0
 8003918:	75fb      	strb	r3, [r7, #23]
 800391a:	e010      	b.n	800393e <HAL_DAC_Start_DMA+0x142>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800392a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	68d8      	ldr	r0, [r3, #12]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	f000 fb9b 	bl	8004070 <HAL_DMA_Start_IT>
 800393a:	4603      	mov	r3, r0
 800393c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003944:	7dfb      	ldrb	r3, [r7, #23]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10f      	bne.n	800396a <HAL_DAC_Start_DMA+0x16e>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6819      	ldr	r1, [r3, #0]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0310 	and.w	r3, r3, #16
 8003956:	2201      	movs	r2, #1
 8003958:	409a      	lsls	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8003962:	2001      	movs	r0, #1
 8003964:	f7fe fa60 	bl	8001e28 <HAL_Delay>
 8003968:	e005      	b.n	8003976 <HAL_DAC_Start_DMA+0x17a>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	f043 0204 	orr.w	r2, r3, #4
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003976:	7dfb      	ldrb	r3, [r7, #23]
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	08003e0d 	.word	0x08003e0d
 8003984:	08003e2f 	.word	0x08003e2f
 8003988:	08003e4b 	.word	0x08003e4b
 800398c:	08003eb5 	.word	0x08003eb5
 8003990:	08003ed7 	.word	0x08003ed7
 8003994:	08003ef3 	.word	0x08003ef3

08003998 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6819      	ldr	r1, [r3, #0]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	f003 0310 	and.w	r3, r3, #16
 80039ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43da      	mvns	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	400a      	ands	r2, r1
 80039be:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	f003 0310 	and.w	r3, r3, #16
 80039cc:	2201      	movs	r2, #1
 80039ce:	fa02 f303 	lsl.w	r3, r2, r3
 80039d2:	43da      	mvns	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	400a      	ands	r2, r1
 80039da:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 80039dc:	2001      	movs	r0, #1
 80039de:	f7fe fa23 	bl	8001e28 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10d      	bne.n	8003a04 <HAL_DAC_Stop_DMA+0x6c>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 fbba 	bl	8004166 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	e00c      	b.n	8003a1e <HAL_DAC_Stop_DMA+0x86>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 fbac 	bl	8004166 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003a1c:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b087      	sub	sp, #28
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d105      	bne.n	8003a5e <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4413      	add	r3, r2
 8003a58:	3308      	adds	r3, #8
 8003a5a:	617b      	str	r3, [r7, #20]
 8003a5c:	e004      	b.n	8003a68 <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4413      	add	r3, r2
 8003a64:	3314      	adds	r3, #20
 8003a66:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	371c      	adds	r7, #28
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
	...

08003abc <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	795b      	ldrb	r3, [r3, #5]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_DAC_ConfigChannel+0x18>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e192      	b.n	8003dfa <HAL_DAC_ConfigChannel+0x33e>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2202      	movs	r2, #2
 8003ade:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d174      	bne.n	8003bd2 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003ae8:	f7fe f992 	bl	8001e10 <HAL_GetTick>
 8003aec:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d134      	bne.n	8003b5e <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003af4:	e011      	b.n	8003b1a <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003af6:	f7fe f98b 	bl	8001e10 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d90a      	bls.n	8003b1a <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f043 0208 	orr.w	r2, r3, #8
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2203      	movs	r2, #3
 8003b14:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e16f      	b.n	8003dfa <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1e6      	bne.n	8003af6 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8003b28:	2001      	movs	r0, #1
 8003b2a:	f7fe f97d 	bl	8001e28 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b36:	641a      	str	r2, [r3, #64]	; 0x40
 8003b38:	e01e      	b.n	8003b78 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b3a:	f7fe f969 	bl	8001e10 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d90a      	bls.n	8003b5e <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	f043 0208 	orr.w	r2, r3, #8
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2203      	movs	r2, #3
 8003b58:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e14d      	b.n	8003dfa <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	dbe8      	blt.n	8003b3a <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8003b68:	2001      	movs	r0, #1
 8003b6a:	f7fe f95d 	bl	8001e28 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b76:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f003 0310 	and.w	r3, r3, #16
 8003b84:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003b88:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	ea02 0103 	and.w	r1, r2, r3
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	409a      	lsls	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	21ff      	movs	r1, #255	; 0xff
 8003bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	ea02 0103 	and.w	r1, r2, r3
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	409a      	lsls	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d11d      	bne.n	8003c16 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	221f      	movs	r2, #31
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c14:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f003 0310 	and.w	r3, r3, #16
 8003c24:	2207      	movs	r2, #7
 8003c26:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2e:	4013      	ands	r3, r2
 8003c30:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d102      	bne.n	8003c40 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	623b      	str	r3, [r7, #32]
 8003c3e:	e00f      	b.n	8003c60 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d102      	bne.n	8003c4e <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	623b      	str	r3, [r7, #32]
 8003c4c:	e008      	b.n	8003c60 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d102      	bne.n	8003c5c <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003c56:	2301      	movs	r3, #1
 8003c58:	623b      	str	r3, [r7, #32]
 8003c5a:	e001      	b.n	8003c60 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	6a3a      	ldr	r2, [r7, #32]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f003 0310 	and.w	r3, r3, #16
 8003c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c82:	4013      	ands	r3, r2
 8003c84:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	791b      	ldrb	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d102      	bne.n	8003c94 <HAL_DAC_ConfigChannel+0x1d8>
 8003c8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c92:	e000      	b.n	8003c96 <HAL_DAC_ConfigChannel+0x1da>
 8003c94:	2300      	movs	r3, #0
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f003 0310 	and.w	r3, r3, #16
 8003ca2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cae:	4013      	ands	r3, r2
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	795b      	ldrb	r3, [r3, #5]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d102      	bne.n	8003cc0 <HAL_DAC_ConfigChannel+0x204>
 8003cba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cbe:	e000      	b.n	8003cc2 <HAL_DAC_ConfigChannel+0x206>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003cce:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d114      	bne.n	8003d02 <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003cd8:	f003 f89c 	bl	8006e14 <HAL_RCC_GetHCLKFreq>
 8003cdc:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	4a48      	ldr	r2, [pc, #288]	; (8003e04 <HAL_DAC_ConfigChannel+0x348>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d904      	bls.n	8003cf0 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cec:	627b      	str	r3, [r7, #36]	; 0x24
 8003cee:	e00f      	b.n	8003d10 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	4a45      	ldr	r2, [pc, #276]	; (8003e08 <HAL_DAC_ConfigChannel+0x34c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d90a      	bls.n	8003d0e <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8003d00:	e006      	b.n	8003d10 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8003d0c:	e000      	b.n	8003d10 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003d0e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f003 0310 	and.w	r3, r3, #16
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6819      	ldr	r1, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f003 0310 	and.w	r3, r3, #16
 8003d36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	400a      	ands	r2, r1
 8003d46:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f003 0310 	and.w	r3, r3, #16
 8003d56:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d62:	4013      	ands	r3, r2
 8003d64:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d84:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6819      	ldr	r1, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f003 0310 	and.w	r3, r3, #16
 8003d92:	22c0      	movs	r2, #192	; 0xc0
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43da      	mvns	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	400a      	ands	r2, r1
 8003da0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	089b      	lsrs	r3, r3, #2
 8003da8:	f003 030f 	and.w	r3, r3, #15
 8003dac:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	089b      	lsrs	r3, r3, #2
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f003 0310 	and.w	r3, r3, #16
 8003dcc:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	ea02 0103 	and.w	r1, r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f003 0310 	and.w	r3, r3, #16
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	409a      	lsls	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2201      	movs	r2, #1
 8003df0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3728      	adds	r7, #40	; 0x28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	09896800 	.word	0x09896800
 8003e08:	04c4b400 	.word	0x04c4b400

08003e0c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e18:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f7ff fe2f 	bl	8003a7e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2201      	movs	r2, #1
 8003e24:	711a      	strb	r2, [r3, #4]
}
 8003e26:	bf00      	nop
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f7ff fe28 	bl	8003a92 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003e42:	bf00      	nop
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b084      	sub	sp, #16
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e56:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	f043 0204 	orr.w	r2, r3, #4
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f7ff fe1e 	bl	8003aa6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	711a      	strb	r2, [r3, #4]
}
 8003e70:	bf00      	nop
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f7ff ffd8 	bl	8003e78 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	711a      	strb	r2, [r3, #4]
}
 8003ece:	bf00      	nop
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f7ff ffd1 	bl	8003e8c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b084      	sub	sp, #16
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	f043 0204 	orr.w	r2, r3, #4
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f7ff ffc7 	bl	8003ea0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	711a      	strb	r2, [r3, #4]
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e08d      	b.n	800404e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	4b47      	ldr	r3, [pc, #284]	; (8004058 <HAL_DMA_Init+0x138>)
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d80f      	bhi.n	8003f5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	4b45      	ldr	r3, [pc, #276]	; (800405c <HAL_DMA_Init+0x13c>)
 8003f46:	4413      	add	r3, r2
 8003f48:	4a45      	ldr	r2, [pc, #276]	; (8004060 <HAL_DMA_Init+0x140>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	091b      	lsrs	r3, r3, #4
 8003f50:	009a      	lsls	r2, r3, #2
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a42      	ldr	r2, [pc, #264]	; (8004064 <HAL_DMA_Init+0x144>)
 8003f5a:	641a      	str	r2, [r3, #64]	; 0x40
 8003f5c:	e00e      	b.n	8003f7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	4b40      	ldr	r3, [pc, #256]	; (8004068 <HAL_DMA_Init+0x148>)
 8003f66:	4413      	add	r3, r2
 8003f68:	4a3d      	ldr	r2, [pc, #244]	; (8004060 <HAL_DMA_Init+0x140>)
 8003f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6e:	091b      	lsrs	r3, r3, #4
 8003f70:	009a      	lsls	r2, r3, #2
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a3c      	ldr	r2, [pc, #240]	; (800406c <HAL_DMA_Init+0x14c>)
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fa76 	bl	80044c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fdc:	d102      	bne.n	8003fe4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ff8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d010      	beq.n	8004024 <HAL_DMA_Init+0x104>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b04      	cmp	r3, #4
 8004008:	d80c      	bhi.n	8004024 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 fa96 	bl	800453c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004020:	605a      	str	r2, [r3, #4]
 8004022:	e008      	b.n	8004036 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40020407 	.word	0x40020407
 800405c:	bffdfff8 	.word	0xbffdfff8
 8004060:	cccccccd 	.word	0xcccccccd
 8004064:	40020000 	.word	0x40020000
 8004068:	bffdfbf8 	.word	0xbffdfbf8
 800406c:	40020400 	.word	0x40020400

08004070 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800407e:	2300      	movs	r3, #0
 8004080:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_DMA_Start_IT+0x20>
 800408c:	2302      	movs	r3, #2
 800408e:	e066      	b.n	800415e <HAL_DMA_Start_IT+0xee>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d155      	bne.n	8004150 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0201 	bic.w	r2, r2, #1
 80040c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 f9bb 	bl	8004444 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d008      	beq.n	80040e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f042 020e 	orr.w	r2, r2, #14
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	e00f      	b.n	8004108 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 0204 	bic.w	r2, r2, #4
 80040f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 020a 	orr.w	r2, r2, #10
 8004106:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004124:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004138:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800413c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	e005      	b.n	800415c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004158:	2302      	movs	r3, #2
 800415a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800415c:	7dfb      	ldrb	r3, [r7, #23]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004166:	b480      	push	{r7}
 8004168:	b085      	sub	sp, #20
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d005      	beq.n	800418a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2204      	movs	r2, #4
 8004182:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
 8004188:	e037      	b.n	80041fa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 020e 	bic.w	r2, r2, #14
 8004198:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041a8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0201 	bic.w	r2, r2, #1
 80041b8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041be:	f003 021f 	and.w	r2, r3, #31
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	2101      	movs	r1, #1
 80041c8:	fa01 f202 	lsl.w	r2, r1, r2
 80041cc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80041d6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00c      	beq.n	80041fa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041ee:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041f8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800420a:	7bfb      	ldrb	r3, [r7, #15]
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d00d      	beq.n	800424c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2204      	movs	r2, #4
 8004234:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
 800424a:	e047      	b.n	80042dc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 020e 	bic.w	r2, r2, #14
 800425a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f022 0201 	bic.w	r2, r2, #1
 800426a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004276:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800427a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004280:	f003 021f 	and.w	r2, r3, #31
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	2101      	movs	r1, #1
 800428a:	fa01 f202 	lsl.w	r2, r1, r2
 800428e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004298:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00c      	beq.n	80042bc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042b0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042ba:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	4798      	blx	r3
    }
  }
  return status;
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b084      	sub	sp, #16
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	f003 031f 	and.w	r3, r3, #31
 8004306:	2204      	movs	r2, #4
 8004308:	409a      	lsls	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d026      	beq.n	8004360 <HAL_DMA_IRQHandler+0x7a>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d021      	beq.n	8004360 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0320 	and.w	r3, r3, #32
 8004326:	2b00      	cmp	r3, #0
 8004328:	d107      	bne.n	800433a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0204 	bic.w	r2, r2, #4
 8004338:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433e:	f003 021f 	and.w	r2, r3, #31
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	2104      	movs	r1, #4
 8004348:	fa01 f202 	lsl.w	r2, r1, r2
 800434c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	2b00      	cmp	r3, #0
 8004354:	d071      	beq.n	800443a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800435e:	e06c      	b.n	800443a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	2202      	movs	r2, #2
 800436a:	409a      	lsls	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d02e      	beq.n	80043d2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d029      	beq.n	80043d2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 020a 	bic.w	r2, r2, #10
 800439a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a8:	f003 021f 	and.w	r2, r3, #31
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2102      	movs	r1, #2
 80043b2:	fa01 f202 	lsl.w	r2, r1, r2
 80043b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d038      	beq.n	800443a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80043d0:	e033      	b.n	800443a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d6:	f003 031f 	and.w	r3, r3, #31
 80043da:	2208      	movs	r2, #8
 80043dc:	409a      	lsls	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	4013      	ands	r3, r2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d02a      	beq.n	800443c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d025      	beq.n	800443c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 020e 	bic.w	r2, r2, #14
 80043fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004404:	f003 021f 	and.w	r2, r3, #31
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440c:	2101      	movs	r1, #1
 800440e:	fa01 f202 	lsl.w	r2, r1, r2
 8004412:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800442e:	2b00      	cmp	r3, #0
 8004430:	d004      	beq.n	800443c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800443a:	bf00      	nop
 800443c:	bf00      	nop
}
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
 8004450:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800445a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004460:	2b00      	cmp	r3, #0
 8004462:	d004      	beq.n	800446e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800446c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004472:	f003 021f 	and.w	r2, r3, #31
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	2101      	movs	r1, #1
 800447c:	fa01 f202 	lsl.w	r2, r1, r2
 8004480:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	2b10      	cmp	r3, #16
 8004490:	d108      	bne.n	80044a4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044a2:	e007      	b.n	80044b4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68ba      	ldr	r2, [r7, #8]
 80044aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	60da      	str	r2, [r3, #12]
}
 80044b4:	bf00      	nop
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	4b16      	ldr	r3, [pc, #88]	; (8004528 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d802      	bhi.n	80044da <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80044d4:	4b15      	ldr	r3, [pc, #84]	; (800452c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	e001      	b.n	80044de <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80044da:	4b15      	ldr	r3, [pc, #84]	; (8004530 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80044dc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	3b08      	subs	r3, #8
 80044ea:	4a12      	ldr	r2, [pc, #72]	; (8004534 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80044ec:	fba2 2303 	umull	r2, r3, r2, r3
 80044f0:	091b      	lsrs	r3, r3, #4
 80044f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f8:	089b      	lsrs	r3, r3, #2
 80044fa:	009a      	lsls	r2, r3, #2
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	4413      	add	r3, r2
 8004500:	461a      	mov	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a0b      	ldr	r2, [pc, #44]	; (8004538 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800450a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f003 031f 	and.w	r3, r3, #31
 8004512:	2201      	movs	r2, #1
 8004514:	409a      	lsls	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	651a      	str	r2, [r3, #80]	; 0x50
}
 800451a:	bf00      	nop
 800451c:	371c      	adds	r7, #28
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	40020407 	.word	0x40020407
 800452c:	40020800 	.word	0x40020800
 8004530:	40020820 	.word	0x40020820
 8004534:	cccccccd 	.word	0xcccccccd
 8004538:	40020880 	.word	0x40020880

0800453c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4b0b      	ldr	r3, [pc, #44]	; (800457c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	461a      	mov	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a08      	ldr	r2, [pc, #32]	; (8004580 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800455e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	3b01      	subs	r3, #1
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2201      	movs	r2, #1
 800456a:	409a      	lsls	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	1000823f 	.word	0x1000823f
 8004580:	40020940 	.word	0x40020940

08004584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004592:	e15a      	b.n	800484a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	2101      	movs	r1, #1
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	fa01 f303 	lsl.w	r3, r1, r3
 80045a0:	4013      	ands	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 814c 	beq.w	8004844 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f003 0303 	and.w	r3, r3, #3
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d005      	beq.n	80045c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d130      	bne.n	8004626 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	2203      	movs	r2, #3
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43db      	mvns	r3, r3
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4013      	ands	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045fa:	2201      	movs	r2, #1
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	43db      	mvns	r3, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4013      	ands	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	091b      	lsrs	r3, r3, #4
 8004610:	f003 0201 	and.w	r2, r3, #1
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	fa02 f303 	lsl.w	r3, r2, r3
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	4313      	orrs	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f003 0303 	and.w	r3, r3, #3
 800462e:	2b03      	cmp	r3, #3
 8004630:	d017      	beq.n	8004662 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	2203      	movs	r2, #3
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	43db      	mvns	r3, r3
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4013      	ands	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	fa02 f303 	lsl.w	r3, r2, r3
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d123      	bne.n	80046b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	08da      	lsrs	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3208      	adds	r2, #8
 8004676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800467a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	220f      	movs	r2, #15
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43db      	mvns	r3, r3
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4013      	ands	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	08da      	lsrs	r2, r3, #3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3208      	adds	r2, #8
 80046b0:	6939      	ldr	r1, [r7, #16]
 80046b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	2203      	movs	r2, #3
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	43db      	mvns	r3, r3
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	4013      	ands	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f003 0203 	and.w	r2, r3, #3
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 80a6 	beq.w	8004844 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f8:	4b5b      	ldr	r3, [pc, #364]	; (8004868 <HAL_GPIO_Init+0x2e4>)
 80046fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fc:	4a5a      	ldr	r2, [pc, #360]	; (8004868 <HAL_GPIO_Init+0x2e4>)
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	6613      	str	r3, [r2, #96]	; 0x60
 8004704:	4b58      	ldr	r3, [pc, #352]	; (8004868 <HAL_GPIO_Init+0x2e4>)
 8004706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004710:	4a56      	ldr	r2, [pc, #344]	; (800486c <HAL_GPIO_Init+0x2e8>)
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	089b      	lsrs	r3, r3, #2
 8004716:	3302      	adds	r3, #2
 8004718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800471c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f003 0303 	and.w	r3, r3, #3
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	220f      	movs	r2, #15
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	43db      	mvns	r3, r3
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4013      	ands	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800473a:	d01f      	beq.n	800477c <HAL_GPIO_Init+0x1f8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a4c      	ldr	r2, [pc, #304]	; (8004870 <HAL_GPIO_Init+0x2ec>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d019      	beq.n	8004778 <HAL_GPIO_Init+0x1f4>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a4b      	ldr	r2, [pc, #300]	; (8004874 <HAL_GPIO_Init+0x2f0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d013      	beq.n	8004774 <HAL_GPIO_Init+0x1f0>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a4a      	ldr	r2, [pc, #296]	; (8004878 <HAL_GPIO_Init+0x2f4>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00d      	beq.n	8004770 <HAL_GPIO_Init+0x1ec>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a49      	ldr	r2, [pc, #292]	; (800487c <HAL_GPIO_Init+0x2f8>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d007      	beq.n	800476c <HAL_GPIO_Init+0x1e8>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a48      	ldr	r2, [pc, #288]	; (8004880 <HAL_GPIO_Init+0x2fc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d101      	bne.n	8004768 <HAL_GPIO_Init+0x1e4>
 8004764:	2305      	movs	r3, #5
 8004766:	e00a      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 8004768:	2306      	movs	r3, #6
 800476a:	e008      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 800476c:	2304      	movs	r3, #4
 800476e:	e006      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 8004770:	2303      	movs	r3, #3
 8004772:	e004      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 8004774:	2302      	movs	r3, #2
 8004776:	e002      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <HAL_GPIO_Init+0x1fa>
 800477c:	2300      	movs	r3, #0
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	f002 0203 	and.w	r2, r2, #3
 8004784:	0092      	lsls	r2, r2, #2
 8004786:	4093      	lsls	r3, r2
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4313      	orrs	r3, r2
 800478c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800478e:	4937      	ldr	r1, [pc, #220]	; (800486c <HAL_GPIO_Init+0x2e8>)
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	089b      	lsrs	r3, r3, #2
 8004794:	3302      	adds	r3, #2
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800479c:	4b39      	ldr	r3, [pc, #228]	; (8004884 <HAL_GPIO_Init+0x300>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	43db      	mvns	r3, r3
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	4013      	ands	r3, r2
 80047aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4313      	orrs	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80047c0:	4a30      	ldr	r2, [pc, #192]	; (8004884 <HAL_GPIO_Init+0x300>)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80047c6:	4b2f      	ldr	r3, [pc, #188]	; (8004884 <HAL_GPIO_Init+0x300>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	43db      	mvns	r3, r3
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	4013      	ands	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047ea:	4a26      	ldr	r2, [pc, #152]	; (8004884 <HAL_GPIO_Init+0x300>)
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80047f0:	4b24      	ldr	r3, [pc, #144]	; (8004884 <HAL_GPIO_Init+0x300>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	43db      	mvns	r3, r3
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4013      	ands	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004814:	4a1b      	ldr	r2, [pc, #108]	; (8004884 <HAL_GPIO_Init+0x300>)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800481a:	4b1a      	ldr	r3, [pc, #104]	; (8004884 <HAL_GPIO_Init+0x300>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	43db      	mvns	r3, r3
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	4013      	ands	r3, r2
 8004828:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800483e:	4a11      	ldr	r2, [pc, #68]	; (8004884 <HAL_GPIO_Init+0x300>)
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	3301      	adds	r3, #1
 8004848:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	fa22 f303 	lsr.w	r3, r2, r3
 8004854:	2b00      	cmp	r3, #0
 8004856:	f47f ae9d 	bne.w	8004594 <HAL_GPIO_Init+0x10>
  }
}
 800485a:	bf00      	nop
 800485c:	bf00      	nop
 800485e:	371c      	adds	r7, #28
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr
 8004868:	40021000 	.word	0x40021000
 800486c:	40010000 	.word	0x40010000
 8004870:	48000400 	.word	0x48000400
 8004874:	48000800 	.word	0x48000800
 8004878:	48000c00 	.word	0x48000c00
 800487c:	48001000 	.word	0x48001000
 8004880:	48001400 	.word	0x48001400
 8004884:	40010400 	.word	0x40010400

08004888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	807b      	strh	r3, [r7, #2]
 8004894:	4613      	mov	r3, r2
 8004896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004898:	787b      	ldrb	r3, [r7, #1]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800489e:	887a      	ldrh	r2, [r7, #2]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048a4:	e002      	b.n	80048ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048c4:	695a      	ldr	r2, [r3, #20]
 80048c6:	88fb      	ldrh	r3, [r7, #6]
 80048c8:	4013      	ands	r3, r2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d006      	beq.n	80048dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048ce:	4a05      	ldr	r2, [pc, #20]	; (80048e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048d0:	88fb      	ldrh	r3, [r7, #6]
 80048d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048d4:	88fb      	ldrh	r3, [r7, #6]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 f806 	bl	80048e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80048dc:	bf00      	nop
 80048de:	3708      	adds	r7, #8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	40010400 	.word	0x40010400

080048e8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4603      	mov	r3, r0
 80048f0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80048fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004900:	b08b      	sub	sp, #44	; 0x2c
 8004902:	af06      	add	r7, sp, #24
 8004904:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e0d7      	b.n	8004ac0 <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d106      	bne.n	800492a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f008 ffa7 	bl	800d878 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2203      	movs	r2, #3
 800492e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f004 fe61 	bl	80095fe <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800493c:	2300      	movs	r3, #0
 800493e:	73fb      	strb	r3, [r7, #15]
 8004940:	e04c      	b.n	80049dc <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004942:	7bfb      	ldrb	r3, [r7, #15]
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	4613      	mov	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	440b      	add	r3, r1
 8004952:	3301      	adds	r3, #1
 8004954:	2201      	movs	r2, #1
 8004956:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	1c5a      	adds	r2, r3, #1
 800495e:	4613      	mov	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	00db      	lsls	r3, r3, #3
 8004966:	440b      	add	r3, r1
 8004968:	7bfa      	ldrb	r2, [r7, #15]
 800496a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800496c:	7bfa      	ldrb	r2, [r7, #15]
 800496e:	7bfb      	ldrb	r3, [r7, #15]
 8004970:	b298      	uxth	r0, r3
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	4613      	mov	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	440b      	add	r3, r1
 800497e:	3336      	adds	r3, #54	; 0x36
 8004980:	4602      	mov	r2, r0
 8004982:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	1c5a      	adds	r2, r3, #1
 800498a:	4613      	mov	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	4413      	add	r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	440b      	add	r3, r1
 8004994:	3303      	adds	r3, #3
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800499a:	7bfa      	ldrb	r2, [r7, #15]
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	440b      	add	r3, r1
 80049a8:	3338      	adds	r3, #56	; 0x38
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80049ae:	7bfa      	ldrb	r2, [r7, #15]
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	00db      	lsls	r3, r3, #3
 80049ba:	440b      	add	r3, r1
 80049bc:	333c      	adds	r3, #60	; 0x3c
 80049be:	2200      	movs	r2, #0
 80049c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80049c2:	7bfa      	ldrb	r2, [r7, #15]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	440b      	add	r3, r1
 80049d0:	3340      	adds	r3, #64	; 0x40
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	3301      	adds	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
 80049dc:	7bfa      	ldrb	r2, [r7, #15]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d3ad      	bcc.n	8004942 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049e6:	2300      	movs	r3, #0
 80049e8:	73fb      	strb	r3, [r7, #15]
 80049ea:	e044      	b.n	8004a76 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80049ec:	7bfa      	ldrb	r2, [r7, #15]
 80049ee:	6879      	ldr	r1, [r7, #4]
 80049f0:	4613      	mov	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	440b      	add	r3, r1
 80049fa:	f203 1369 	addw	r3, r3, #361	; 0x169
 80049fe:	2200      	movs	r2, #0
 8004a00:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a02:	7bfa      	ldrb	r2, [r7, #15]
 8004a04:	6879      	ldr	r1, [r7, #4]
 8004a06:	4613      	mov	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	440b      	add	r3, r1
 8004a10:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004a14:	7bfa      	ldrb	r2, [r7, #15]
 8004a16:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a18:	7bfa      	ldrb	r2, [r7, #15]
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	440b      	add	r3, r1
 8004a26:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004a2e:	7bfa      	ldrb	r2, [r7, #15]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	00db      	lsls	r3, r3, #3
 8004a3a:	440b      	add	r3, r1
 8004a3c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004a40:	2200      	movs	r2, #0
 8004a42:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a44:	7bfa      	ldrb	r2, [r7, #15]
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	440b      	add	r3, r1
 8004a52:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004a5a:	7bfa      	ldrb	r2, [r7, #15]
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4413      	add	r3, r2
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	440b      	add	r3, r1
 8004a68:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a70:	7bfb      	ldrb	r3, [r7, #15]
 8004a72:	3301      	adds	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
 8004a76:	7bfa      	ldrb	r2, [r7, #15]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d3b5      	bcc.n	80049ec <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	603b      	str	r3, [r7, #0]
 8004a86:	687e      	ldr	r6, [r7, #4]
 8004a88:	466d      	mov	r5, sp
 8004a8a:	f106 0410 	add.w	r4, r6, #16
 8004a8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	602b      	str	r3, [r5, #0]
 8004a96:	1d33      	adds	r3, r6, #4
 8004a98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a9a:	6838      	ldr	r0, [r7, #0]
 8004a9c:	f004 fdca 	bl	8009634 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d102      	bne.n	8004abe <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f001 fc29 	bl	8006310 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ac8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_PCD_Start+0x16>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e012      	b.n	8004b04 <HAL_PCD_Start+0x3c>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f004 fd70 	bl	80095d0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f006 ff89 	bl	800ba0c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3708      	adds	r7, #8
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f006 ff8e 	bl	800ba3a <USB_ReadInterrupts>
 8004b1e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fb26 	bl	800517c <PCD_EP_ISR_Handler>

    return;
 8004b30:	e110      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d013      	beq.n	8004b64 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b4e:	b292      	uxth	r2, r2
 8004b50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f008 ff20 	bl	800d99a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f8fc 	bl	8004d5a <HAL_PCD_SetAddress>

    return;
 8004b62:	e0f7      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00c      	beq.n	8004b88 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b80:	b292      	uxth	r2, r2
 8004b82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004b86:	e0e5      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00c      	beq.n	8004bac <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ba4:	b292      	uxth	r2, r2
 8004ba6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004baa:	e0d3      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d034      	beq.n	8004c20 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 0204 	bic.w	r2, r2, #4
 8004bc8:	b292      	uxth	r2, r2
 8004bca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004bd6:	b29a      	uxth	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0208 	bic.w	r2, r2, #8
 8004be0:	b292      	uxth	r2, r2
 8004be2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d107      	bne.n	8004c00 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f009 f8c2 	bl	800dd84 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f008 ff03 	bl	800da0c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c18:	b292      	uxth	r2, r2
 8004c1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004c1e:	e099      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d027      	beq.n	8004c7a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f042 0208 	orr.w	r2, r2, #8
 8004c3c:	b292      	uxth	r2, r2
 8004c3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c54:	b292      	uxth	r2, r2
 8004c56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0204 	orr.w	r2, r2, #4
 8004c6c:	b292      	uxth	r2, r2
 8004c6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f008 feb0 	bl	800d9d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004c78:	e06c      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d040      	beq.n	8004d06 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c96:	b292      	uxth	r2, r2
 8004c98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d12b      	bne.n	8004cfe <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f042 0204 	orr.w	r2, r2, #4
 8004cb8:	b292      	uxth	r2, r2
 8004cba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0208 	orr.w	r2, r2, #8
 8004cd0:	b292      	uxth	r2, r2
 8004cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	089b      	lsrs	r3, r3, #2
 8004cea:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f009 f844 	bl	800dd84 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8004cfc:	e02a      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f008 fe6a 	bl	800d9d8 <HAL_PCD_SuspendCallback>
    return;
 8004d04:	e026      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00f      	beq.n	8004d30 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004d22:	b292      	uxth	r2, r2
 8004d24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f008 fe28 	bl	800d97e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004d2e:	e011      	b.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00c      	beq.n	8004d54 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d4c:	b292      	uxth	r2, r2
 8004d4e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004d52:	bf00      	nop
  }
}
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b082      	sub	sp, #8
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
 8004d62:	460b      	mov	r3, r1
 8004d64:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_PCD_SetAddress+0x1a>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e013      	b.n	8004d9c <HAL_PCD_SetAddress+0x42>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	78fa      	ldrb	r2, [r7, #3]
 8004d80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	78fa      	ldrb	r2, [r7, #3]
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f006 fe29 	bl	800b9e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	4608      	mov	r0, r1
 8004dae:	4611      	mov	r1, r2
 8004db0:	461a      	mov	r2, r3
 8004db2:	4603      	mov	r3, r0
 8004db4:	70fb      	strb	r3, [r7, #3]
 8004db6:	460b      	mov	r3, r1
 8004db8:	803b      	strh	r3, [r7, #0]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	da0e      	bge.n	8004de8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dca:	78fb      	ldrb	r3, [r7, #3]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4413      	add	r3, r2
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	705a      	strb	r2, [r3, #1]
 8004de6:	e00e      	b.n	8004e06 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004de8:	78fb      	ldrb	r3, [r7, #3]
 8004dea:	f003 0207 	and.w	r2, r3, #7
 8004dee:	4613      	mov	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e06:	78fb      	ldrb	r3, [r7, #3]
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e12:	883a      	ldrh	r2, [r7, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	78ba      	ldrb	r2, [r7, #2]
 8004e1c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	785b      	ldrb	r3, [r3, #1]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d004      	beq.n	8004e30 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e30:	78bb      	ldrb	r3, [r7, #2]
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d102      	bne.n	8004e3c <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d101      	bne.n	8004e4a <HAL_PCD_EP_Open+0xa6>
 8004e46:	2302      	movs	r3, #2
 8004e48:	e00e      	b.n	8004e68 <HAL_PCD_EP_Open+0xc4>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68f9      	ldr	r1, [r7, #12]
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f004 fc0d 	bl	8009678 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004e66:	7afb      	ldrb	r3, [r7, #11]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	460b      	mov	r3, r1
 8004e7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	da0e      	bge.n	8004ea2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e84:	78fb      	ldrb	r3, [r7, #3]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	1c5a      	adds	r2, r3, #1
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4413      	add	r3, r2
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	4413      	add	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	705a      	strb	r2, [r3, #1]
 8004ea0:	e00e      	b.n	8004ec0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ea2:	78fb      	ldrb	r3, [r7, #3]
 8004ea4:	f003 0207 	and.w	r2, r3, #7
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	b2da      	uxtb	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <HAL_PCD_EP_Close+0x6a>
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	e00e      	b.n	8004ef8 <HAL_PCD_EP_Close+0x88>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68f9      	ldr	r1, [r7, #12]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f004 ff59 	bl	8009da0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	607a      	str	r2, [r7, #4]
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f10:	7afb      	ldrb	r3, [r7, #11]
 8004f12:	f003 0207 	and.w	r2, r3, #7
 8004f16:	4613      	mov	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4413      	add	r3, r2
 8004f1c:	00db      	lsls	r3, r3, #3
 8004f1e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4413      	add	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	2200      	movs	r2, #0
 8004f38:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f40:	7afb      	ldrb	r3, [r7, #11]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	b2da      	uxtb	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f4c:	7afb      	ldrb	r3, [r7, #11]
 8004f4e:	f003 0307 	and.w	r3, r3, #7
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d106      	bne.n	8004f64 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6979      	ldr	r1, [r7, #20]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f005 f90c 	bl	800a17a <USB_EPStartXfer>
 8004f62:	e005      	b.n	8004f70 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6979      	ldr	r1, [r7, #20]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f005 f905 	bl	800a17a <USB_EPStartXfer>
  }

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	460b      	mov	r3, r1
 8004f84:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f86:	78fb      	ldrb	r3, [r7, #3]
 8004f88:	f003 0207 	and.w	r2, r3, #7
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	00db      	lsls	r3, r3, #3
 8004f96:	440b      	add	r3, r1
 8004f98:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004f9c:	681b      	ldr	r3, [r3, #0]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b086      	sub	sp, #24
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fba:	7afb      	ldrb	r3, [r7, #11]
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	1c5a      	adds	r2, r3, #1
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	4413      	add	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	683a      	ldr	r2, [r7, #0]
 8004fda:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2200      	movs	r2, #0
 8004fee:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ff6:	7afb      	ldrb	r3, [r7, #11]
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005002:	7afb      	ldrb	r3, [r7, #11]
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6979      	ldr	r1, [r7, #20]
 8005012:	4618      	mov	r0, r3
 8005014:	f005 f8b1 	bl	800a17a <USB_EPStartXfer>
 8005018:	e005      	b.n	8005026 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6979      	ldr	r1, [r7, #20]
 8005020:	4618      	mov	r0, r3
 8005022:	f005 f8aa 	bl	800a17a <USB_EPStartXfer>
  }

  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800503c:	78fb      	ldrb	r3, [r7, #3]
 800503e:	f003 0207 	and.w	r2, r3, #7
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	d901      	bls.n	800504e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e03e      	b.n	80050cc <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800504e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005052:	2b00      	cmp	r3, #0
 8005054:	da0e      	bge.n	8005074 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005056:	78fb      	ldrb	r3, [r7, #3]
 8005058:	f003 0307 	and.w	r3, r3, #7
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	4413      	add	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2201      	movs	r2, #1
 8005070:	705a      	strb	r2, [r3, #1]
 8005072:	e00c      	b.n	800508e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005074:	78fa      	ldrb	r2, [r7, #3]
 8005076:	4613      	mov	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	4413      	add	r3, r2
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	4413      	add	r3, r2
 8005086:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2201      	movs	r2, #1
 8005092:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	b2da      	uxtb	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <HAL_PCD_EP_SetStall+0x7e>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e00e      	b.n	80050cc <HAL_PCD_EP_SetStall+0x9c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68f9      	ldr	r1, [r7, #12]
 80050bc:	4618      	mov	r0, r3
 80050be:	f006 fb92 	bl	800b7e6 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	f003 020f 	and.w	r2, r3, #15
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d901      	bls.n	80050f2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e040      	b.n	8005174 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	da0e      	bge.n	8005118 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050fa:	78fb      	ldrb	r3, [r7, #3]
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	1c5a      	adds	r2, r3, #1
 8005102:	4613      	mov	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	00db      	lsls	r3, r3, #3
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	4413      	add	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	705a      	strb	r2, [r3, #1]
 8005116:	e00e      	b.n	8005136 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	f003 0207 	and.w	r2, r3, #7
 800511e:	4613      	mov	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4413      	add	r3, r2
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	4413      	add	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800513c:	78fb      	ldrb	r3, [r7, #3]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	b2da      	uxtb	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_PCD_EP_ClrStall+0x82>
 8005152:	2302      	movs	r3, #2
 8005154:	e00e      	b.n	8005174 <HAL_PCD_EP_ClrStall+0xa0>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68f9      	ldr	r1, [r7, #12]
 8005164:	4618      	mov	r0, r3
 8005166:	f006 fb8f 	bl	800b888 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b096      	sub	sp, #88	; 0x58
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint16_t wEPVal;
  uint16_t TxPctSize;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005184:	e39c      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
  {
    wIstr = hpcd->Instance->ISTR;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800518e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005192:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f003 030f 	and.w	r3, r3, #15
 800519c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 80051a0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f040 815e 	bne.w	8005466 <PCD_EP_ISR_Handler+0x2ea>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80051aa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80051ae:	f003 0310 	and.w	r3, r3, #16
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d150      	bne.n	8005258 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	b29b      	uxth	r3, r3
 80051be:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80051c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c6:	81fb      	strh	r3, [r7, #14]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	89fb      	ldrh	r3, [r7, #14]
 80051ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	3328      	adds	r3, #40	; 0x28
 80051de:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	461a      	mov	r2, r3
 80051ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	00db      	lsls	r3, r3, #3
 80051f2:	4413      	add	r3, r2
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6812      	ldr	r2, [r2, #0]
 80051f8:	4413      	add	r3, r2
 80051fa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80051fe:	881b      	ldrh	r3, [r3, #0]
 8005200:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005206:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005208:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800520a:	695a      	ldr	r2, [r3, #20]
 800520c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800520e:	69db      	ldr	r3, [r3, #28]
 8005210:	441a      	add	r2, r3
 8005212:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005214:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005216:	2100      	movs	r1, #0
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f008 fb96 	bl	800d94a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 834a 	beq.w	80058c0 <PCD_EP_ISR_Handler+0x744>
 800522c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	2b00      	cmp	r3, #0
 8005232:	f040 8345 	bne.w	80058c0 <PCD_EP_ISR_Handler+0x744>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800523c:	b2db      	uxtb	r3, r3
 800523e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005242:	b2da      	uxtb	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	b292      	uxth	r2, r2
 800524a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005256:	e333      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800525e:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800526a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800526e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005272:	2b00      	cmp	r3, #0
 8005274:	d032      	beq.n	80052dc <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800527e:	b29b      	uxth	r3, r3
 8005280:	461a      	mov	r2, r3
 8005282:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4413      	add	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6812      	ldr	r2, [r2, #0]
 800528e:	4413      	add	r3, r2
 8005290:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800529a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800529c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6818      	ldr	r0, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80052a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052aa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80052ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	f006 fc14 	bl	800bade <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	881b      	ldrh	r3, [r3, #0]
 80052bc:	b29a      	uxth	r2, r3
 80052be:	f640 738f 	movw	r3, #3983	; 0xf8f
 80052c2:	4013      	ands	r3, r2
 80052c4:	823b      	strh	r3, [r7, #16]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	8a3a      	ldrh	r2, [r7, #16]
 80052cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052d0:	b292      	uxth	r2, r2
 80052d2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f008 fb0b 	bl	800d8f0 <HAL_PCD_SetupStageCallback>
 80052da:	e2f1      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80052dc:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f280 82ed 	bge.w	80058c0 <PCD_EP_ISR_Handler+0x744>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	881b      	ldrh	r3, [r3, #0]
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	f640 738f 	movw	r3, #3983	; 0xf8f
 80052f2:	4013      	ands	r3, r2
 80052f4:	83fb      	strh	r3, [r7, #30]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	8bfa      	ldrh	r2, [r7, #30]
 80052fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005300:	b292      	uxth	r2, r2
 8005302:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800530c:	b29b      	uxth	r3, r3
 800530e:	461a      	mov	r2, r3
 8005310:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	00db      	lsls	r3, r3, #3
 8005316:	4413      	add	r3, r2
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6812      	ldr	r2, [r2, #0]
 800531c:	4413      	add	r3, r2
 800531e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005322:	881b      	ldrh	r3, [r3, #0]
 8005324:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800532c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532e:	69db      	ldr	r3, [r3, #28]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d019      	beq.n	8005368 <PCD_EP_ISR_Handler+0x1ec>
 8005334:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d015      	beq.n	8005368 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6818      	ldr	r0, [r3, #0]
 8005340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005342:	6959      	ldr	r1, [r3, #20]
 8005344:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005346:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005348:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800534a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800534c:	b29b      	uxth	r3, r3
 800534e:	f006 fbc6 	bl	800bade <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005354:	695a      	ldr	r2, [r3, #20]
 8005356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	441a      	add	r2, r3
 800535c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800535e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005360:	2100      	movs	r1, #0
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f008 fad6 	bl	800d914 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	881b      	ldrh	r3, [r3, #0]
 800536e:	b29b      	uxth	r3, r3
 8005370:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005374:	2b00      	cmp	r3, #0
 8005376:	f040 82a3 	bne.w	80058c0 <PCD_EP_ISR_Handler+0x744>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	61bb      	str	r3, [r7, #24]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005388:	b29b      	uxth	r3, r3
 800538a:	461a      	mov	r2, r3
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	4413      	add	r3, r2
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005398:	617b      	str	r3, [r7, #20]
 800539a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b3e      	cmp	r3, #62	; 0x3e
 80053a0:	d918      	bls.n	80053d4 <PCD_EP_ISR_Handler+0x258>
 80053a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	095b      	lsrs	r3, r3, #5
 80053a8:	647b      	str	r3, [r7, #68]	; 0x44
 80053aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	f003 031f 	and.w	r3, r3, #31
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d102      	bne.n	80053bc <PCD_EP_ISR_Handler+0x240>
 80053b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053b8:	3b01      	subs	r3, #1
 80053ba:	647b      	str	r3, [r7, #68]	; 0x44
 80053bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053be:	b29b      	uxth	r3, r3
 80053c0:	029b      	lsls	r3, r3, #10
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	801a      	strh	r2, [r3, #0]
 80053d2:	e029      	b.n	8005428 <PCD_EP_ISR_Handler+0x2ac>
 80053d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d112      	bne.n	8005402 <PCD_EP_ISR_Handler+0x286>
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	881b      	ldrh	r3, [r3, #0]
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	801a      	strh	r2, [r3, #0]
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	881b      	ldrh	r3, [r3, #0]
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	801a      	strh	r2, [r3, #0]
 8005400:	e012      	b.n	8005428 <PCD_EP_ISR_Handler+0x2ac>
 8005402:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	085b      	lsrs	r3, r3, #1
 8005408:	647b      	str	r3, [r7, #68]	; 0x44
 800540a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <PCD_EP_ISR_Handler+0x2a0>
 8005416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005418:	3301      	adds	r3, #1
 800541a:	647b      	str	r3, [r7, #68]	; 0x44
 800541c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800541e:	b29b      	uxth	r3, r3
 8005420:	029b      	lsls	r3, r3, #10
 8005422:	b29a      	uxth	r2, r3
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	b29b      	uxth	r3, r3
 8005430:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005438:	827b      	strh	r3, [r7, #18]
 800543a:	8a7b      	ldrh	r3, [r7, #18]
 800543c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005440:	827b      	strh	r3, [r7, #18]
 8005442:	8a7b      	ldrh	r3, [r7, #18]
 8005444:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005448:	827b      	strh	r3, [r7, #18]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	8a7b      	ldrh	r3, [r7, #18]
 8005450:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005454:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005458:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800545c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005460:	b29b      	uxth	r3, r3
 8005462:	8013      	strh	r3, [r2, #0]
 8005464:	e22c      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	461a      	mov	r2, r3
 800546c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	4413      	add	r3, r2
 8005474:	881b      	ldrh	r3, [r3, #0]
 8005476:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800547a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800547e:	2b00      	cmp	r3, #0
 8005480:	f280 80f6 	bge.w	8005670 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	4413      	add	r3, r2
 8005492:	881b      	ldrh	r3, [r3, #0]
 8005494:	b29a      	uxth	r2, r3
 8005496:	f640 738f 	movw	r3, #3983	; 0xf8f
 800549a:	4013      	ands	r3, r2
 800549c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	461a      	mov	r2, r3
 80054a6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4413      	add	r3, r2
 80054ae:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80054b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054b6:	b292      	uxth	r2, r2
 80054b8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80054ba:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	4413      	add	r3, r2
 80054ce:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80054d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054d2:	7b1b      	ldrb	r3, [r3, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d123      	bne.n	8005520 <PCD_EP_ISR_Handler+0x3a4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	461a      	mov	r2, r3
 80054e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	4413      	add	r3, r2
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	4413      	add	r3, r2
 80054f2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80054f6:	881b      	ldrh	r3, [r3, #0]
 80054f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 8005500:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 808e 	beq.w	8005626 <PCD_EP_ISR_Handler+0x4aa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6818      	ldr	r0, [r3, #0]
 800550e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005510:	6959      	ldr	r1, [r3, #20]
 8005512:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005514:	88da      	ldrh	r2, [r3, #6]
 8005516:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800551a:	f006 fae0 	bl	800bade <USB_ReadPMA>
 800551e:	e082      	b.n	8005626 <PCD_EP_ISR_Handler+0x4aa>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005522:	78db      	ldrb	r3, [r3, #3]
 8005524:	2b02      	cmp	r3, #2
 8005526:	d10a      	bne.n	800553e <PCD_EP_ISR_Handler+0x3c2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005528:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800552c:	461a      	mov	r2, r3
 800552e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f9d3 	bl	80058dc <HAL_PCD_EP_DB_Receive>
 8005536:	4603      	mov	r3, r0
 8005538:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800553c:	e073      	b.n	8005626 <PCD_EP_ISR_Handler+0x4aa>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	881b      	ldrh	r3, [r3, #0]
 800554e:	b29b      	uxth	r3, r3
 8005550:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005558:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	461a      	mov	r2, r3
 8005562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	441a      	add	r2, r3
 800556a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800556e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005572:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800557a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800557e:	b29b      	uxth	r3, r3
 8005580:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	881b      	ldrh	r3, [r3, #0]
 8005592:	b29b      	uxth	r3, r3
 8005594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d022      	beq.n	80055e2 <PCD_EP_ISR_Handler+0x466>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	461a      	mov	r2, r3
 80055a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	4413      	add	r3, r2
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	4413      	add	r3, r2
 80055b6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055c0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 80055c4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d02c      	beq.n	8005626 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6818      	ldr	r0, [r3, #0]
 80055d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055d2:	6959      	ldr	r1, [r3, #20]
 80055d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055d6:	891a      	ldrh	r2, [r3, #8]
 80055d8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055dc:	f006 fa7f 	bl	800bade <USB_ReadPMA>
 80055e0:	e021      	b.n	8005626 <PCD_EP_ISR_Handler+0x4aa>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	461a      	mov	r2, r3
 80055ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	4413      	add	r3, r2
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	4413      	add	r3, r2
 80055fc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005600:	881b      	ldrh	r3, [r3, #0]
 8005602:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005606:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800560a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800560e:	2b00      	cmp	r3, #0
 8005610:	d009      	beq.n	8005626 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005618:	6959      	ldr	r1, [r3, #20]
 800561a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800561c:	895a      	ldrh	r2, [r3, #10]
 800561e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005622:	f006 fa5c 	bl	800bade <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005628:	69da      	ldr	r2, [r3, #28]
 800562a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800562e:	441a      	add	r2, r3
 8005630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005632:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005634:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005636:	695a      	ldr	r2, [r3, #20]
 8005638:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800563c:	441a      	add	r2, r3
 800563e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005640:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005642:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <PCD_EP_ISR_Handler+0x4da>
 800564a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800564e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	429a      	cmp	r2, r3
 8005654:	d206      	bcs.n	8005664 <PCD_EP_ISR_Handler+0x4e8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	4619      	mov	r1, r3
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f008 f959 	bl	800d914 <HAL_PCD_DataOutStageCallback>
 8005662:	e005      	b.n	8005670 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800566a:	4618      	mov	r0, r3
 800566c:	f004 fd85 	bl	800a17a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005670:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 8121 	beq.w	80058c0 <PCD_EP_ISR_Handler+0x744>
      {
        ep = &hpcd->IN_ep[epindex];
 800567e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	4613      	mov	r3, r2
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4413      	add	r3, r2
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	4413      	add	r3, r2
 8005690:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	4413      	add	r3, r2
 80056a0:	881b      	ldrh	r3, [r3, #0]
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80056a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ac:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	441a      	add	r2, r3
 80056be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80056c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 80056ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056d0:	78db      	ldrb	r3, [r3, #3]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	f000 80a2 	beq.w	800581c <PCD_EP_ISR_Handler+0x6a0>
        {
          ep->xfer_len = 0U;
 80056d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056da:	2200      	movs	r2, #0
 80056dc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80056de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056e0:	7b1b      	ldrb	r3, [r3, #12]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 8093 	beq.w	800580e <PCD_EP_ISR_Handler+0x692>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80056e8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80056ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d046      	beq.n	8005782 <PCD_EP_ISR_Handler+0x606>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80056f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d126      	bne.n	800574a <PCD_EP_ISR_Handler+0x5ce>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	627b      	str	r3, [r7, #36]	; 0x24
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800570a:	b29b      	uxth	r3, r3
 800570c:	461a      	mov	r2, r3
 800570e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005710:	4413      	add	r3, r2
 8005712:	627b      	str	r3, [r7, #36]	; 0x24
 8005714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	00da      	lsls	r2, r3, #3
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	4413      	add	r3, r2
 800571e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005722:	623b      	str	r3, [r7, #32]
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	881b      	ldrh	r3, [r3, #0]
 8005728:	b29b      	uxth	r3, r3
 800572a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800572e:	b29a      	uxth	r2, r3
 8005730:	6a3b      	ldr	r3, [r7, #32]
 8005732:	801a      	strh	r2, [r3, #0]
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	881b      	ldrh	r3, [r3, #0]
 8005738:	b29b      	uxth	r3, r3
 800573a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800573e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005742:	b29a      	uxth	r2, r3
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	801a      	strh	r2, [r3, #0]
 8005748:	e061      	b.n	800580e <PCD_EP_ISR_Handler+0x692>
 800574a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800574c:	785b      	ldrb	r3, [r3, #1]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d15d      	bne.n	800580e <PCD_EP_ISR_Handler+0x692>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005760:	b29b      	uxth	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005766:	4413      	add	r3, r2
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800576a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	00da      	lsls	r2, r3, #3
 8005770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005772:	4413      	add	r3, r2
 8005774:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005778:	62bb      	str	r3, [r7, #40]	; 0x28
 800577a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577c:	2200      	movs	r2, #0
 800577e:	801a      	strh	r2, [r3, #0]
 8005780:	e045      	b.n	800580e <PCD_EP_ISR_Handler+0x692>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800578a:	785b      	ldrb	r3, [r3, #1]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d126      	bne.n	80057de <PCD_EP_ISR_Handler+0x662>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	637b      	str	r3, [r7, #52]	; 0x34
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800579e:	b29b      	uxth	r3, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a4:	4413      	add	r3, r2
 80057a6:	637b      	str	r3, [r7, #52]	; 0x34
 80057a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	00da      	lsls	r2, r3, #3
 80057ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b0:	4413      	add	r3, r2
 80057b2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80057b6:	633b      	str	r3, [r7, #48]	; 0x30
 80057b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ba:	881b      	ldrh	r3, [r3, #0]
 80057bc:	b29b      	uxth	r3, r3
 80057be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c6:	801a      	strh	r2, [r3, #0]
 80057c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ca:	881b      	ldrh	r3, [r3, #0]
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057da:	801a      	strh	r2, [r3, #0]
 80057dc:	e017      	b.n	800580e <PCD_EP_ISR_Handler+0x692>
 80057de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057e0:	785b      	ldrb	r3, [r3, #1]
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d113      	bne.n	800580e <PCD_EP_ISR_Handler+0x692>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	461a      	mov	r2, r3
 80057f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057f4:	4413      	add	r3, r2
 80057f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	00da      	lsls	r2, r3, #3
 80057fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005800:	4413      	add	r3, r2
 8005802:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005806:	63bb      	str	r3, [r7, #56]	; 0x38
 8005808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580a:	2200      	movs	r2, #0
 800580c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800580e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	4619      	mov	r1, r3
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f008 f898 	bl	800d94a <HAL_PCD_DataInStageCallback>
 800581a:	e051      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Bulk Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800581c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005824:	2b00      	cmp	r3, #0
 8005826:	d144      	bne.n	80058b2 <PCD_EP_ISR_Handler+0x736>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005830:	b29b      	uxth	r3, r3
 8005832:	461a      	mov	r2, r3
 8005834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	4413      	add	r3, r2
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6812      	ldr	r2, [r2, #0]
 8005840:	4413      	add	r3, r2
 8005842:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005846:	881b      	ldrh	r3, [r3, #0]
 8005848:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800584c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8005850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005852:	699a      	ldr	r2, [r3, #24]
 8005854:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005858:	429a      	cmp	r2, r3
 800585a:	d907      	bls.n	800586c <PCD_EP_ISR_Handler+0x6f0>
            {
              ep->xfer_len -= TxPctSize;
 800585c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800585e:	699a      	ldr	r2, [r3, #24]
 8005860:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005864:	1ad2      	subs	r2, r2, r3
 8005866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005868:	619a      	str	r2, [r3, #24]
 800586a:	e002      	b.n	8005872 <PCD_EP_ISR_Handler+0x6f6>
            }
            else
            {
              ep->xfer_len = 0U;
 800586c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800586e:	2200      	movs	r2, #0
 8005870:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <PCD_EP_ISR_Handler+0x70c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800587a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	4619      	mov	r1, r3
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f008 f862 	bl	800d94a <HAL_PCD_DataInStageCallback>
 8005886:	e01b      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8005888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800588a:	695a      	ldr	r2, [r3, #20]
 800588c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005890:	441a      	add	r2, r3
 8005892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005894:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8005896:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005898:	69da      	ldr	r2, [r3, #28]
 800589a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800589e:	441a      	add	r2, r3
 80058a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058a2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80058aa:	4618      	mov	r0, r3
 80058ac:	f004 fc65 	bl	800a17a <USB_EPStartXfer>
 80058b0:	e006      	b.n	80058c0 <PCD_EP_ISR_Handler+0x744>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80058b2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80058b6:	461a      	mov	r2, r3
 80058b8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f917 	bl	8005aee <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	b21b      	sxth	r3, r3
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f6ff ac5a 	blt.w	8005186 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3758      	adds	r7, #88	; 0x58
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	4613      	mov	r3, r2
 80058e8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d07c      	beq.n	80059ee <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	00db      	lsls	r3, r3, #3
 8005906:	4413      	add	r3, r2
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	6812      	ldr	r2, [r2, #0]
 800590c:	4413      	add	r3, r2
 800590e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005918:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	8b7b      	ldrh	r3, [r7, #26]
 8005920:	429a      	cmp	r2, r3
 8005922:	d306      	bcc.n	8005932 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	699a      	ldr	r2, [r3, #24]
 8005928:	8b7b      	ldrh	r3, [r7, #26]
 800592a:	1ad2      	subs	r2, r2, r3
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	619a      	str	r2, [r3, #24]
 8005930:	e002      	b.n	8005938 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2200      	movs	r2, #0
 8005936:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d123      	bne.n	8005988 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	881b      	ldrh	r3, [r3, #0]
 8005950:	b29b      	uxth	r3, r3
 8005952:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595a:	833b      	strh	r3, [r7, #24]
 800595c:	8b3b      	ldrh	r3, [r7, #24]
 800595e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005962:	833b      	strh	r3, [r7, #24]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	461a      	mov	r2, r3
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	441a      	add	r2, r3
 8005972:	8b3b      	ldrh	r3, [r7, #24]
 8005974:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005978:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800597c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005984:	b29b      	uxth	r3, r3
 8005986:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005988:	88fb      	ldrh	r3, [r7, #6]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d01f      	beq.n	80059d2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	881b      	ldrh	r3, [r3, #0]
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ac:	82fb      	strh	r3, [r7, #22]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	441a      	add	r2, r3
 80059bc:	8afb      	ldrh	r3, [r7, #22]
 80059be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80059d2:	8b7b      	ldrh	r3, [r7, #26]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 8085 	beq.w	8005ae4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6818      	ldr	r0, [r3, #0]
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	6959      	ldr	r1, [r3, #20]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	891a      	ldrh	r2, [r3, #8]
 80059e6:	8b7b      	ldrh	r3, [r7, #26]
 80059e8:	f006 f879 	bl	800bade <USB_ReadPMA>
 80059ec:	e07a      	b.n	8005ae4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	4413      	add	r3, r2
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	4413      	add	r3, r2
 8005a08:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a12:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	699a      	ldr	r2, [r3, #24]
 8005a18:	8b7b      	ldrh	r3, [r7, #26]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d306      	bcc.n	8005a2c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	699a      	ldr	r2, [r3, #24]
 8005a22:	8b7b      	ldrh	r3, [r7, #26]
 8005a24:	1ad2      	subs	r2, r2, r3
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	619a      	str	r2, [r3, #24]
 8005a2a:	e002      	b.n	8005a32 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d123      	bne.n	8005a82 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	881b      	ldrh	r3, [r3, #0]
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a54:	83fb      	strh	r3, [r7, #30]
 8005a56:	8bfb      	ldrh	r3, [r7, #30]
 8005a58:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005a5c:	83fb      	strh	r3, [r7, #30]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	461a      	mov	r2, r3
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	441a      	add	r2, r3
 8005a6c:	8bfb      	ldrh	r3, [r7, #30]
 8005a6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005a82:	88fb      	ldrh	r3, [r7, #6]
 8005a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d11f      	bne.n	8005acc <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	461a      	mov	r2, r3
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	881b      	ldrh	r3, [r3, #0]
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa6:	83bb      	strh	r3, [r7, #28]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	461a      	mov	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	441a      	add	r2, r3
 8005ab6:	8bbb      	ldrh	r3, [r7, #28]
 8005ab8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005abc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ac0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ac4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005acc:	8b7b      	ldrh	r3, [r7, #26]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d008      	beq.n	8005ae4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	6959      	ldr	r1, [r3, #20]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	895a      	ldrh	r2, [r3, #10]
 8005ade:	8b7b      	ldrh	r3, [r7, #26]
 8005ae0:	f005 fffd 	bl	800bade <USB_ReadPMA>
    }
  }

  return count;
 8005ae4:	8b7b      	ldrh	r3, [r7, #26]
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3720      	adds	r7, #32
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b0a2      	sub	sp, #136	; 0x88
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	4613      	mov	r3, r2
 8005afa:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005afc:	88fb      	ldrh	r3, [r7, #6]
 8005afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 81c5 	beq.w	8005e92 <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	461a      	mov	r2, r3
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	4413      	add	r3, r2
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	6812      	ldr	r2, [r2, #0]
 8005b20:	4413      	add	r3, r2
 8005b22:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005b26:	881b      	ldrh	r3, [r3, #0]
 8005b28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b2c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d907      	bls.n	8005b4c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	699a      	ldr	r2, [r3, #24]
 8005b40:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b44:	1ad2      	subs	r2, r2, r3
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	619a      	str	r2, [r3, #24]
 8005b4a:	e002      	b.n	8005b52 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f040 80b9 	bne.w	8005cce <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	785b      	ldrb	r3, [r3, #1]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d126      	bne.n	8005bb2 <HAL_PCD_EP_DB_Transmit+0xc4>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	461a      	mov	r2, r3
 8005b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b78:	4413      	add	r3, r2
 8005b7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	00da      	lsls	r2, r3, #3
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	4413      	add	r3, r2
 8005b86:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8e:	881b      	ldrh	r3, [r3, #0]
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9a:	801a      	strh	r2, [r3, #0]
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	881b      	ldrh	r3, [r3, #0]
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ba6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005baa:	b29a      	uxth	r2, r3
 8005bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bae:	801a      	strh	r2, [r3, #0]
 8005bb0:	e01a      	b.n	8005be8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	785b      	ldrb	r3, [r3, #1]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d116      	bne.n	8005be8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	633b      	str	r3, [r7, #48]	; 0x30
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	461a      	mov	r2, r3
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bce:	4413      	add	r3, r2
 8005bd0:	633b      	str	r3, [r7, #48]	; 0x30
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	781b      	ldrb	r3, [r3, #0]
 8005bd6:	00da      	lsls	r2, r3, #3
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bda:	4413      	add	r3, r2
 8005bdc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005be0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be4:	2200      	movs	r2, #0
 8005be6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	623b      	str	r3, [r7, #32]
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	785b      	ldrb	r3, [r3, #1]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d126      	bne.n	8005c44 <HAL_PCD_EP_DB_Transmit+0x156>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	61bb      	str	r3, [r7, #24]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	461a      	mov	r2, r3
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	61bb      	str	r3, [r7, #24]
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	00da      	lsls	r2, r3, #3
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	4413      	add	r3, r2
 8005c18:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	801a      	strh	r2, [r3, #0]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	801a      	strh	r2, [r3, #0]
 8005c42:	e017      	b.n	8005c74 <HAL_PCD_EP_DB_Transmit+0x186>
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	785b      	ldrb	r3, [r3, #1]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d113      	bne.n	8005c74 <HAL_PCD_EP_DB_Transmit+0x186>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	461a      	mov	r2, r3
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	623b      	str	r3, [r7, #32]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	00da      	lsls	r2, r3, #3
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	4413      	add	r3, r2
 8005c68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	2200      	movs	r2, #0
 8005c72:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	4619      	mov	r1, r3
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f007 fe65 	bl	800d94a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005c80:	88fb      	ldrh	r3, [r7, #6]
 8005c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 82d2 	beq.w	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	461a      	mov	r2, r3
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4413      	add	r3, r2
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca6:	827b      	strh	r3, [r7, #18]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	461a      	mov	r2, r3
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	441a      	add	r2, r3
 8005cb6:	8a7b      	ldrh	r3, [r7, #18]
 8005cb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	8013      	strh	r3, [r2, #0]
 8005ccc:	e2b0      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005cce:	88fb      	ldrh	r3, [r7, #6]
 8005cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d021      	beq.n	8005d1c <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	781b      	ldrb	r3, [r3, #0]
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	4413      	add	r3, r2
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	441a      	add	r2, r3
 8005d04:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005d08:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d0c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	f040 8284 	bne.w	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	695a      	ldr	r2, [r3, #20]
 8005d2c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d30:	441a      	add	r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	69da      	ldr	r2, [r3, #28]
 8005d3a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d3e:	441a      	add	r2, r3
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	6a1a      	ldr	r2, [r3, #32]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d309      	bcc.n	8005d64 <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	6a1a      	ldr	r2, [r3, #32]
 8005d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d5c:	1ad2      	subs	r2, r2, r3
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	621a      	str	r2, [r3, #32]
 8005d62:	e015      	b.n	8005d90 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d107      	bne.n	8005d7c <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8005d6c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d70:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005d7a:	e009      	b.n	8005d90 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	785b      	ldrb	r3, [r3, #1]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d155      	bne.n	8005e44 <HAL_PCD_EP_DB_Transmit+0x356>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	461a      	mov	r2, r3
 8005daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dac:	4413      	add	r3, r2
 8005dae:	63bb      	str	r3, [r7, #56]	; 0x38
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	00da      	lsls	r2, r3, #3
 8005db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db8:	4413      	add	r3, r2
 8005dba:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005dbe:	637b      	str	r3, [r7, #52]	; 0x34
 8005dc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dc2:	2b3e      	cmp	r3, #62	; 0x3e
 8005dc4:	d916      	bls.n	8005df4 <HAL_PCD_EP_DB_Transmit+0x306>
 8005dc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dc8:	095b      	lsrs	r3, r3, #5
 8005dca:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dce:	f003 031f 	and.w	r3, r3, #31
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d102      	bne.n	8005ddc <HAL_PCD_EP_DB_Transmit+0x2ee>
 8005dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ddc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	029b      	lsls	r3, r3, #10
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005de8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df0:	801a      	strh	r2, [r3, #0]
 8005df2:	e043      	b.n	8005e7c <HAL_PCD_EP_DB_Transmit+0x38e>
 8005df4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d112      	bne.n	8005e20 <HAL_PCD_EP_DB_Transmit+0x332>
 8005dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dfc:	881b      	ldrh	r3, [r3, #0]
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e08:	801a      	strh	r2, [r3, #0]
 8005e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e0c:	881b      	ldrh	r3, [r3, #0]
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e1c:	801a      	strh	r2, [r3, #0]
 8005e1e:	e02d      	b.n	8005e7c <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e22:	085b      	lsrs	r3, r3, #1
 8005e24:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <HAL_PCD_EP_DB_Transmit+0x348>
 8005e30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e32:	3301      	adds	r3, #1
 8005e34:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	029b      	lsls	r3, r3, #10
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e40:	801a      	strh	r2, [r3, #0]
 8005e42:	e01b      	b.n	8005e7c <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	785b      	ldrb	r3, [r3, #1]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d117      	bne.n	8005e7c <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	643b      	str	r3, [r7, #64]	; 0x40
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e60:	4413      	add	r3, r2
 8005e62:	643b      	str	r3, [r7, #64]	; 0x40
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	00da      	lsls	r2, r3, #3
 8005e6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e6c:	4413      	add	r3, r2
 8005e6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e7a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6818      	ldr	r0, [r3, #0]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	6959      	ldr	r1, [r3, #20]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	891a      	ldrh	r2, [r3, #8]
 8005e88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	f005 fde5 	bl	800ba5a <USB_WritePMA>
 8005e90:	e1ce      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	6812      	ldr	r2, [r2, #0]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005eb0:	881b      	ldrh	r3, [r3, #0]
 8005eb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005eb6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	699a      	ldr	r2, [r3, #24]
 8005ebe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d307      	bcc.n	8005ed6 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	699a      	ldr	r2, [r3, #24]
 8005eca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005ece:	1ad2      	subs	r2, r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	619a      	str	r2, [r3, #24]
 8005ed4:	e002      	b.n	8005edc <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f040 80c4 	bne.w	800606e <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	785b      	ldrb	r3, [r3, #1]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d126      	bne.n	8005f3c <HAL_PCD_EP_DB_Transmit+0x44e>
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	461a      	mov	r2, r3
 8005f00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f02:	4413      	add	r3, r2
 8005f04:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	00da      	lsls	r2, r3, #3
 8005f0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f0e:	4413      	add	r3, r2
 8005f10:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f14:	667b      	str	r3, [r7, #100]	; 0x64
 8005f16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f18:	881b      	ldrh	r3, [r3, #0]
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f24:	801a      	strh	r2, [r3, #0]
 8005f26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f28:	881b      	ldrh	r3, [r3, #0]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f38:	801a      	strh	r2, [r3, #0]
 8005f3a:	e01a      	b.n	8005f72 <HAL_PCD_EP_DB_Transmit+0x484>
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	785b      	ldrb	r3, [r3, #1]
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d116      	bne.n	8005f72 <HAL_PCD_EP_DB_Transmit+0x484>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	673b      	str	r3, [r7, #112]	; 0x70
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	461a      	mov	r2, r3
 8005f56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f58:	4413      	add	r3, r2
 8005f5a:	673b      	str	r3, [r7, #112]	; 0x70
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	00da      	lsls	r2, r3, #3
 8005f62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f64:	4413      	add	r3, r2
 8005f66:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f6e:	2200      	movs	r2, #0
 8005f70:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d12f      	bne.n	8005fe0 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	461a      	mov	r2, r3
 8005f94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005f98:	4413      	add	r3, r2
 8005f9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	00da      	lsls	r2, r3, #3
 8005fa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fa8:	4413      	add	r3, r2
 8005faa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005fae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fb6:	881b      	ldrh	r3, [r3, #0]
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fc4:	801a      	strh	r2, [r3, #0]
 8005fc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fca:	881b      	ldrh	r3, [r3, #0]
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fdc:	801a      	strh	r2, [r3, #0]
 8005fde:	e017      	b.n	8006010 <HAL_PCD_EP_DB_Transmit+0x522>
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	785b      	ldrb	r3, [r3, #1]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d113      	bne.n	8006010 <HAL_PCD_EP_DB_Transmit+0x522>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ff6:	4413      	add	r3, r2
 8005ff8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	00da      	lsls	r2, r3, #3
 8006000:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006002:	4413      	add	r3, r2
 8006004:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006008:	67bb      	str	r3, [r7, #120]	; 0x78
 800600a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800600c:	2200      	movs	r2, #0
 800600e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	4619      	mov	r1, r3
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f007 fc97 	bl	800d94a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800601c:	88fb      	ldrh	r3, [r7, #6]
 800601e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006022:	2b00      	cmp	r3, #0
 8006024:	f040 8104 	bne.w	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	461a      	mov	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4413      	add	r3, r2
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	b29b      	uxth	r3, r3
 800603a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800603e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006042:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	461a      	mov	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	441a      	add	r2, r3
 8006054:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006058:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800605c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006060:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006068:	b29b      	uxth	r3, r3
 800606a:	8013      	strh	r3, [r2, #0]
 800606c:	e0e0      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d121      	bne.n	80060bc <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	461a      	mov	r2, r3
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29b      	uxth	r3, r3
 800608a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800608e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006092:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	441a      	add	r2, r3
 80060a4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80060a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	f040 80b4 	bne.w	8006230 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	695a      	ldr	r2, [r3, #20]
 80060cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80060d0:	441a      	add	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	69da      	ldr	r2, [r3, #28]
 80060da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80060de:	441a      	add	r2, r3
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6a1a      	ldr	r2, [r3, #32]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d309      	bcc.n	8006104 <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	6a1a      	ldr	r2, [r3, #32]
 80060fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060fc:	1ad2      	subs	r2, r2, r3
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	621a      	str	r2, [r3, #32]
 8006102:	e015      	b.n	8006130 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d107      	bne.n	800611c <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 800610c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006110:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800611a:	e009      	b.n	8006130 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2200      	movs	r2, #0
 8006126:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	663b      	str	r3, [r7, #96]	; 0x60
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	785b      	ldrb	r3, [r3, #1]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d155      	bne.n	80061ea <HAL_PCD_EP_DB_Transmit+0x6fc>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	65bb      	str	r3, [r7, #88]	; 0x58
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800614c:	b29b      	uxth	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006152:	4413      	add	r3, r2
 8006154:	65bb      	str	r3, [r7, #88]	; 0x58
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	00da      	lsls	r2, r3, #3
 800615c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800615e:	4413      	add	r3, r2
 8006160:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006164:	657b      	str	r3, [r7, #84]	; 0x54
 8006166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006168:	2b3e      	cmp	r3, #62	; 0x3e
 800616a:	d916      	bls.n	800619a <HAL_PCD_EP_DB_Transmit+0x6ac>
 800616c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800616e:	095b      	lsrs	r3, r3, #5
 8006170:	677b      	str	r3, [r7, #116]	; 0x74
 8006172:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	2b00      	cmp	r3, #0
 800617a:	d102      	bne.n	8006182 <HAL_PCD_EP_DB_Transmit+0x694>
 800617c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800617e:	3b01      	subs	r3, #1
 8006180:	677b      	str	r3, [r7, #116]	; 0x74
 8006182:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006184:	b29b      	uxth	r3, r3
 8006186:	029b      	lsls	r3, r3, #10
 8006188:	b29b      	uxth	r3, r3
 800618a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800618e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006192:	b29a      	uxth	r2, r3
 8006194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006196:	801a      	strh	r2, [r3, #0]
 8006198:	e040      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x72e>
 800619a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800619c:	2b00      	cmp	r3, #0
 800619e:	d112      	bne.n	80061c6 <HAL_PCD_EP_DB_Transmit+0x6d8>
 80061a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061ae:	801a      	strh	r2, [r3, #0]
 80061b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061b2:	881b      	ldrh	r3, [r3, #0]
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061be:	b29a      	uxth	r2, r3
 80061c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061c2:	801a      	strh	r2, [r3, #0]
 80061c4:	e02a      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x72e>
 80061c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061c8:	085b      	lsrs	r3, r3, #1
 80061ca:	677b      	str	r3, [r7, #116]	; 0x74
 80061cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_PCD_EP_DB_Transmit+0x6ee>
 80061d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061d8:	3301      	adds	r3, #1
 80061da:	677b      	str	r3, [r7, #116]	; 0x74
 80061dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061de:	b29b      	uxth	r3, r3
 80061e0:	029b      	lsls	r3, r3, #10
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061e6:	801a      	strh	r2, [r3, #0]
 80061e8:	e018      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x72e>
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	785b      	ldrb	r3, [r3, #1]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d114      	bne.n	800621c <HAL_PCD_EP_DB_Transmit+0x72e>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006200:	4413      	add	r3, r2
 8006202:	663b      	str	r3, [r7, #96]	; 0x60
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	00da      	lsls	r2, r3, #3
 800620a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800620c:	4413      	add	r3, r2
 800620e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006212:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006216:	b29a      	uxth	r2, r3
 8006218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800621a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6818      	ldr	r0, [r3, #0]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	6959      	ldr	r1, [r3, #20]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	895a      	ldrh	r2, [r3, #10]
 8006228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800622a:	b29b      	uxth	r3, r3
 800622c:	f005 fc15 	bl	800ba5a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	461a      	mov	r2, r3
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	b29b      	uxth	r3, r3
 8006242:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006246:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800624a:	823b      	strh	r3, [r7, #16]
 800624c:	8a3b      	ldrh	r3, [r7, #16]
 800624e:	f083 0310 	eor.w	r3, r3, #16
 8006252:	823b      	strh	r3, [r7, #16]
 8006254:	8a3b      	ldrh	r3, [r7, #16]
 8006256:	f083 0320 	eor.w	r3, r3, #32
 800625a:	823b      	strh	r3, [r7, #16]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	441a      	add	r2, r3
 800626a:	8a3b      	ldrh	r3, [r7, #16]
 800626c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800627c:	b29b      	uxth	r3, r3
 800627e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3788      	adds	r7, #136	; 0x88
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800628a:	b480      	push	{r7}
 800628c:	b087      	sub	sp, #28
 800628e:	af00      	add	r7, sp, #0
 8006290:	60f8      	str	r0, [r7, #12]
 8006292:	607b      	str	r3, [r7, #4]
 8006294:	460b      	mov	r3, r1
 8006296:	817b      	strh	r3, [r7, #10]
 8006298:	4613      	mov	r3, r2
 800629a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800629c:	897b      	ldrh	r3, [r7, #10]
 800629e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00b      	beq.n	80062c0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062a8:	897b      	ldrh	r3, [r7, #10]
 80062aa:	f003 0307 	and.w	r3, r3, #7
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	4613      	mov	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	4413      	add	r3, r2
 80062bc:	617b      	str	r3, [r7, #20]
 80062be:	e009      	b.n	80062d4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062c0:	897a      	ldrh	r2, [r7, #10]
 80062c2:	4613      	mov	r3, r2
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	4413      	add	r3, r2
 80062c8:	00db      	lsls	r3, r3, #3
 80062ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4413      	add	r3, r2
 80062d2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80062d4:	893b      	ldrh	r3, [r7, #8]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d107      	bne.n	80062ea <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2200      	movs	r2, #0
 80062de:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	80da      	strh	r2, [r3, #6]
 80062e8:	e00b      	b.n	8006302 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	2201      	movs	r2, #1
 80062ee:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	0c1b      	lsrs	r3, r3, #16
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	371c      	adds	r7, #28
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006334:	b29b      	uxth	r3, r3
 8006336:	f043 0301 	orr.w	r3, r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006348:	b29b      	uxth	r3, r3
 800634a:	f043 0302 	orr.w	r3, r3, #2
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d141      	bne.n	80063f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006372:	4b4b      	ldr	r3, [pc, #300]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800637a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800637e:	d131      	bne.n	80063e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006380:	4b47      	ldr	r3, [pc, #284]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006382:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006386:	4a46      	ldr	r2, [pc, #280]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800638c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006390:	4b43      	ldr	r3, [pc, #268]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006398:	4a41      	ldr	r2, [pc, #260]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800639a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800639e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80063a0:	4b40      	ldr	r3, [pc, #256]	; (80064a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2232      	movs	r2, #50	; 0x32
 80063a6:	fb02 f303 	mul.w	r3, r2, r3
 80063aa:	4a3f      	ldr	r2, [pc, #252]	; (80064a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80063ac:	fba2 2303 	umull	r2, r3, r2, r3
 80063b0:	0c9b      	lsrs	r3, r3, #18
 80063b2:	3301      	adds	r3, #1
 80063b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063b6:	e002      	b.n	80063be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063be:	4b38      	ldr	r3, [pc, #224]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ca:	d102      	bne.n	80063d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f2      	bne.n	80063b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063d2:	4b33      	ldr	r3, [pc, #204]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063de:	d158      	bne.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e057      	b.n	8006494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063e4:	4b2e      	ldr	r3, [pc, #184]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063ea:	4a2d      	ldr	r2, [pc, #180]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80063f4:	e04d      	b.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063fc:	d141      	bne.n	8006482 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80063fe:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800640a:	d131      	bne.n	8006470 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800640c:	4b24      	ldr	r3, [pc, #144]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800640e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006412:	4a23      	ldr	r2, [pc, #140]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800641c:	4b20      	ldr	r3, [pc, #128]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006424:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800642a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800642c:	4b1d      	ldr	r3, [pc, #116]	; (80064a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2232      	movs	r2, #50	; 0x32
 8006432:	fb02 f303 	mul.w	r3, r2, r3
 8006436:	4a1c      	ldr	r2, [pc, #112]	; (80064a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006438:	fba2 2303 	umull	r2, r3, r2, r3
 800643c:	0c9b      	lsrs	r3, r3, #18
 800643e:	3301      	adds	r3, #1
 8006440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006442:	e002      	b.n	800644a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	3b01      	subs	r3, #1
 8006448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800644a:	4b15      	ldr	r3, [pc, #84]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006456:	d102      	bne.n	800645e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1f2      	bne.n	8006444 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800645e:	4b10      	ldr	r3, [pc, #64]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800646a:	d112      	bne.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e011      	b.n	8006494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006470:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006476:	4a0a      	ldr	r2, [pc, #40]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800647c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006480:	e007      	b.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006482:	4b07      	ldr	r3, [pc, #28]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800648a:	4a05      	ldr	r2, [pc, #20]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800648c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006490:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	40007000 	.word	0x40007000
 80064a4:	200026d4 	.word	0x200026d4
 80064a8:	431bde83 	.word	0x431bde83

080064ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d101      	bne.n	80064be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e306      	b.n	8006acc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d075      	beq.n	80065b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064ca:	4b97      	ldr	r3, [pc, #604]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f003 030c 	and.w	r3, r3, #12
 80064d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064d4:	4b94      	ldr	r3, [pc, #592]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f003 0303 	and.w	r3, r3, #3
 80064dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	2b0c      	cmp	r3, #12
 80064e2:	d102      	bne.n	80064ea <HAL_RCC_OscConfig+0x3e>
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	d002      	beq.n	80064f0 <HAL_RCC_OscConfig+0x44>
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d10b      	bne.n	8006508 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064f0:	4b8d      	ldr	r3, [pc, #564]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d05b      	beq.n	80065b4 <HAL_RCC_OscConfig+0x108>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d157      	bne.n	80065b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e2e1      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006510:	d106      	bne.n	8006520 <HAL_RCC_OscConfig+0x74>
 8006512:	4b85      	ldr	r3, [pc, #532]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a84      	ldr	r2, [pc, #528]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	e01d      	b.n	800655c <HAL_RCC_OscConfig+0xb0>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006528:	d10c      	bne.n	8006544 <HAL_RCC_OscConfig+0x98>
 800652a:	4b7f      	ldr	r3, [pc, #508]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a7e      	ldr	r2, [pc, #504]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006534:	6013      	str	r3, [r2, #0]
 8006536:	4b7c      	ldr	r3, [pc, #496]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a7b      	ldr	r2, [pc, #492]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 800653c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	e00b      	b.n	800655c <HAL_RCC_OscConfig+0xb0>
 8006544:	4b78      	ldr	r3, [pc, #480]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a77      	ldr	r2, [pc, #476]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 800654a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800654e:	6013      	str	r3, [r2, #0]
 8006550:	4b75      	ldr	r3, [pc, #468]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a74      	ldr	r2, [pc, #464]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800655a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d013      	beq.n	800658c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006564:	f7fb fc54 	bl	8001e10 <HAL_GetTick>
 8006568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800656a:	e008      	b.n	800657e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800656c:	f7fb fc50 	bl	8001e10 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	2b64      	cmp	r3, #100	; 0x64
 8006578:	d901      	bls.n	800657e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e2a6      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800657e:	4b6a      	ldr	r3, [pc, #424]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0f0      	beq.n	800656c <HAL_RCC_OscConfig+0xc0>
 800658a:	e014      	b.n	80065b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800658c:	f7fb fc40 	bl	8001e10 <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006594:	f7fb fc3c 	bl	8001e10 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b64      	cmp	r3, #100	; 0x64
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e292      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065a6:	4b60      	ldr	r3, [pc, #384]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1f0      	bne.n	8006594 <HAL_RCC_OscConfig+0xe8>
 80065b2:	e000      	b.n	80065b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d075      	beq.n	80066ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065c2:	4b59      	ldr	r3, [pc, #356]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f003 030c 	and.w	r3, r3, #12
 80065ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065cc:	4b56      	ldr	r3, [pc, #344]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0303 	and.w	r3, r3, #3
 80065d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	2b0c      	cmp	r3, #12
 80065da:	d102      	bne.n	80065e2 <HAL_RCC_OscConfig+0x136>
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d002      	beq.n	80065e8 <HAL_RCC_OscConfig+0x13c>
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	2b04      	cmp	r3, #4
 80065e6:	d11f      	bne.n	8006628 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065e8:	4b4f      	ldr	r3, [pc, #316]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d005      	beq.n	8006600 <HAL_RCC_OscConfig+0x154>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e265      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006600:	4b49      	ldr	r3, [pc, #292]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	061b      	lsls	r3, r3, #24
 800660e:	4946      	ldr	r1, [pc, #280]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006610:	4313      	orrs	r3, r2
 8006612:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006614:	4b45      	ldr	r3, [pc, #276]	; (800672c <HAL_RCC_OscConfig+0x280>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4618      	mov	r0, r3
 800661a:	f7fb fbad 	bl	8001d78 <HAL_InitTick>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d043      	beq.n	80066ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e251      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d023      	beq.n	8006678 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006630:	4b3d      	ldr	r3, [pc, #244]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a3c      	ldr	r2, [pc, #240]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800663a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663c:	f7fb fbe8 	bl	8001e10 <HAL_GetTick>
 8006640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006642:	e008      	b.n	8006656 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006644:	f7fb fbe4 	bl	8001e10 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e23a      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006656:	4b34      	ldr	r3, [pc, #208]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800665e:	2b00      	cmp	r3, #0
 8006660:	d0f0      	beq.n	8006644 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006662:	4b31      	ldr	r3, [pc, #196]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	061b      	lsls	r3, r3, #24
 8006670:	492d      	ldr	r1, [pc, #180]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	604b      	str	r3, [r1, #4]
 8006676:	e01a      	b.n	80066ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006678:	4b2b      	ldr	r3, [pc, #172]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a2a      	ldr	r2, [pc, #168]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 800667e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006682:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006684:	f7fb fbc4 	bl	8001e10 <HAL_GetTick>
 8006688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800668c:	f7fb fbc0 	bl	8001e10 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b02      	cmp	r3, #2
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e216      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800669e:	4b22      	ldr	r3, [pc, #136]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1f0      	bne.n	800668c <HAL_RCC_OscConfig+0x1e0>
 80066aa:	e000      	b.n	80066ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0308 	and.w	r3, r3, #8
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d041      	beq.n	800673e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d01c      	beq.n	80066fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066c2:	4b19      	ldr	r3, [pc, #100]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80066c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066c8:	4a17      	ldr	r2, [pc, #92]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80066ca:	f043 0301 	orr.w	r3, r3, #1
 80066ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d2:	f7fb fb9d 	bl	8001e10 <HAL_GetTick>
 80066d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066d8:	e008      	b.n	80066ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066da:	f7fb fb99 	bl	8001e10 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d901      	bls.n	80066ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e1ef      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066ec:	4b0e      	ldr	r3, [pc, #56]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80066ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066f2:	f003 0302 	and.w	r3, r3, #2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d0ef      	beq.n	80066da <HAL_RCC_OscConfig+0x22e>
 80066fa:	e020      	b.n	800673e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066fc:	4b0a      	ldr	r3, [pc, #40]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 80066fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006702:	4a09      	ldr	r2, [pc, #36]	; (8006728 <HAL_RCC_OscConfig+0x27c>)
 8006704:	f023 0301 	bic.w	r3, r3, #1
 8006708:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800670c:	f7fb fb80 	bl	8001e10 <HAL_GetTick>
 8006710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006712:	e00d      	b.n	8006730 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006714:	f7fb fb7c 	bl	8001e10 <HAL_GetTick>
 8006718:	4602      	mov	r2, r0
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b02      	cmp	r3, #2
 8006720:	d906      	bls.n	8006730 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e1d2      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
 8006726:	bf00      	nop
 8006728:	40021000 	.word	0x40021000
 800672c:	200026d8 	.word	0x200026d8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006730:	4b8c      	ldr	r3, [pc, #560]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1ea      	bne.n	8006714 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0304 	and.w	r3, r3, #4
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 80a6 	beq.w	8006898 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800674c:	2300      	movs	r3, #0
 800674e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006750:	4b84      	ldr	r3, [pc, #528]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <HAL_RCC_OscConfig+0x2b4>
 800675c:	2301      	movs	r3, #1
 800675e:	e000      	b.n	8006762 <HAL_RCC_OscConfig+0x2b6>
 8006760:	2300      	movs	r3, #0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00d      	beq.n	8006782 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006766:	4b7f      	ldr	r3, [pc, #508]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800676a:	4a7e      	ldr	r2, [pc, #504]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800676c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006770:	6593      	str	r3, [r2, #88]	; 0x58
 8006772:	4b7c      	ldr	r3, [pc, #496]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800677e:	2301      	movs	r3, #1
 8006780:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006782:	4b79      	ldr	r3, [pc, #484]	; (8006968 <HAL_RCC_OscConfig+0x4bc>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678a:	2b00      	cmp	r3, #0
 800678c:	d118      	bne.n	80067c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800678e:	4b76      	ldr	r3, [pc, #472]	; (8006968 <HAL_RCC_OscConfig+0x4bc>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a75      	ldr	r2, [pc, #468]	; (8006968 <HAL_RCC_OscConfig+0x4bc>)
 8006794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800679a:	f7fb fb39 	bl	8001e10 <HAL_GetTick>
 800679e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067a0:	e008      	b.n	80067b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067a2:	f7fb fb35 	bl	8001e10 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e18b      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067b4:	4b6c      	ldr	r3, [pc, #432]	; (8006968 <HAL_RCC_OscConfig+0x4bc>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0f0      	beq.n	80067a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d108      	bne.n	80067da <HAL_RCC_OscConfig+0x32e>
 80067c8:	4b66      	ldr	r3, [pc, #408]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ce:	4a65      	ldr	r2, [pc, #404]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067d0:	f043 0301 	orr.w	r3, r3, #1
 80067d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067d8:	e024      	b.n	8006824 <HAL_RCC_OscConfig+0x378>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	2b05      	cmp	r3, #5
 80067e0:	d110      	bne.n	8006804 <HAL_RCC_OscConfig+0x358>
 80067e2:	4b60      	ldr	r3, [pc, #384]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067e8:	4a5e      	ldr	r2, [pc, #376]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067ea:	f043 0304 	orr.w	r3, r3, #4
 80067ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067f2:	4b5c      	ldr	r3, [pc, #368]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f8:	4a5a      	ldr	r2, [pc, #360]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80067fa:	f043 0301 	orr.w	r3, r3, #1
 80067fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006802:	e00f      	b.n	8006824 <HAL_RCC_OscConfig+0x378>
 8006804:	4b57      	ldr	r3, [pc, #348]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680a:	4a56      	ldr	r2, [pc, #344]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800680c:	f023 0301 	bic.w	r3, r3, #1
 8006810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006814:	4b53      	ldr	r3, [pc, #332]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800681a:	4a52      	ldr	r2, [pc, #328]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800681c:	f023 0304 	bic.w	r3, r3, #4
 8006820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d016      	beq.n	800685a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800682c:	f7fb faf0 	bl	8001e10 <HAL_GetTick>
 8006830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006832:	e00a      	b.n	800684a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006834:	f7fb faec 	bl	8001e10 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006842:	4293      	cmp	r3, r2
 8006844:	d901      	bls.n	800684a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e140      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800684a:	4b46      	ldr	r3, [pc, #280]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800684c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006850:	f003 0302 	and.w	r3, r3, #2
 8006854:	2b00      	cmp	r3, #0
 8006856:	d0ed      	beq.n	8006834 <HAL_RCC_OscConfig+0x388>
 8006858:	e015      	b.n	8006886 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800685a:	f7fb fad9 	bl	8001e10 <HAL_GetTick>
 800685e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006860:	e00a      	b.n	8006878 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006862:	f7fb fad5 	bl	8001e10 <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006870:	4293      	cmp	r3, r2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e129      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006878:	4b3a      	ldr	r3, [pc, #232]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800687a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1ed      	bne.n	8006862 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006886:	7ffb      	ldrb	r3, [r7, #31]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d105      	bne.n	8006898 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800688c:	4b35      	ldr	r3, [pc, #212]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800688e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006890:	4a34      	ldr	r2, [pc, #208]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006892:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006896:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0320 	and.w	r3, r3, #32
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d03c      	beq.n	800691e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d01c      	beq.n	80068e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80068ac:	4b2d      	ldr	r3, [pc, #180]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80068ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068b2:	4a2c      	ldr	r2, [pc, #176]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80068b4:	f043 0301 	orr.w	r3, r3, #1
 80068b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068bc:	f7fb faa8 	bl	8001e10 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068c4:	f7fb faa4 	bl	8001e10 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e0fa      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068d6:	4b23      	ldr	r3, [pc, #140]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80068d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0ef      	beq.n	80068c4 <HAL_RCC_OscConfig+0x418>
 80068e4:	e01b      	b.n	800691e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80068e6:	4b1f      	ldr	r3, [pc, #124]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80068e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068ec:	4a1d      	ldr	r2, [pc, #116]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 80068ee:	f023 0301 	bic.w	r3, r3, #1
 80068f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f6:	f7fb fa8b 	bl	8001e10 <HAL_GetTick>
 80068fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068fc:	e008      	b.n	8006910 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068fe:	f7fb fa87 	bl	8001e10 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e0dd      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006910:	4b14      	ldr	r3, [pc, #80]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006912:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1ef      	bne.n	80068fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 80d1 	beq.w	8006aca <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006928:	4b0e      	ldr	r3, [pc, #56]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 030c 	and.w	r3, r3, #12
 8006930:	2b0c      	cmp	r3, #12
 8006932:	f000 808b 	beq.w	8006a4c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	2b02      	cmp	r3, #2
 800693c:	d15e      	bne.n	80069fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800693e:	4b09      	ldr	r3, [pc, #36]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a08      	ldr	r2, [pc, #32]	; (8006964 <HAL_RCC_OscConfig+0x4b8>)
 8006944:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694a:	f7fb fa61 	bl	8001e10 <HAL_GetTick>
 800694e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006950:	e00c      	b.n	800696c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006952:	f7fb fa5d 	bl	8001e10 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	2b02      	cmp	r3, #2
 800695e:	d905      	bls.n	800696c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e0b3      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
 8006964:	40021000 	.word	0x40021000
 8006968:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800696c:	4b59      	ldr	r3, [pc, #356]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1ec      	bne.n	8006952 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006978:	4b56      	ldr	r3, [pc, #344]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	4b56      	ldr	r3, [pc, #344]	; (8006ad8 <HAL_RCC_OscConfig+0x62c>)
 800697e:	4013      	ands	r3, r2
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6a11      	ldr	r1, [r2, #32]
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006988:	3a01      	subs	r2, #1
 800698a:	0112      	lsls	r2, r2, #4
 800698c:	4311      	orrs	r1, r2
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006992:	0212      	lsls	r2, r2, #8
 8006994:	4311      	orrs	r1, r2
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800699a:	0852      	lsrs	r2, r2, #1
 800699c:	3a01      	subs	r2, #1
 800699e:	0552      	lsls	r2, r2, #21
 80069a0:	4311      	orrs	r1, r2
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069a6:	0852      	lsrs	r2, r2, #1
 80069a8:	3a01      	subs	r2, #1
 80069aa:	0652      	lsls	r2, r2, #25
 80069ac:	4311      	orrs	r1, r2
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80069b2:	06d2      	lsls	r2, r2, #27
 80069b4:	430a      	orrs	r2, r1
 80069b6:	4947      	ldr	r1, [pc, #284]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069bc:	4b45      	ldr	r3, [pc, #276]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a44      	ldr	r2, [pc, #272]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069c8:	4b42      	ldr	r3, [pc, #264]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	4a41      	ldr	r2, [pc, #260]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d4:	f7fb fa1c 	bl	8001e10 <HAL_GetTick>
 80069d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069da:	e008      	b.n	80069ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069dc:	f7fb fa18 	bl	8001e10 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e06e      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069ee:	4b39      	ldr	r3, [pc, #228]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d0f0      	beq.n	80069dc <HAL_RCC_OscConfig+0x530>
 80069fa:	e066      	b.n	8006aca <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069fc:	4b35      	ldr	r3, [pc, #212]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a34      	ldr	r2, [pc, #208]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a06:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006a08:	4b32      	ldr	r3, [pc, #200]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	4a31      	ldr	r2, [pc, #196]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a0e:	f023 0303 	bic.w	r3, r3, #3
 8006a12:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006a14:	4b2f      	ldr	r3, [pc, #188]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4a2e      	ldr	r2, [pc, #184]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a1a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a24:	f7fb f9f4 	bl	8001e10 <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a2c:	f7fb f9f0 	bl	8001e10 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e046      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a3e:	4b25      	ldr	r3, [pc, #148]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1f0      	bne.n	8006a2c <HAL_RCC_OscConfig+0x580>
 8006a4a:	e03e      	b.n	8006aca <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d101      	bne.n	8006a58 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e039      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006a58:	4b1e      	ldr	r3, [pc, #120]	; (8006ad4 <HAL_RCC_OscConfig+0x628>)
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f003 0203 	and.w	r2, r3, #3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d12c      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	3b01      	subs	r3, #1
 8006a78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d123      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a88:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d11b      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a98:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d113      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa8:	085b      	lsrs	r3, r3, #1
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d109      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006abc:	085b      	lsrs	r3, r3, #1
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d001      	beq.n	8006aca <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e000      	b.n	8006acc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3720      	adds	r7, #32
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	40021000 	.word	0x40021000
 8006ad8:	019f800c 	.word	0x019f800c

08006adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e11e      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006af4:	4b91      	ldr	r3, [pc, #580]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 030f 	and.w	r3, r3, #15
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d910      	bls.n	8006b24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b02:	4b8e      	ldr	r3, [pc, #568]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f023 020f 	bic.w	r2, r3, #15
 8006b0a:	498c      	ldr	r1, [pc, #560]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b12:	4b8a      	ldr	r3, [pc, #552]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 030f 	and.w	r3, r3, #15
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d001      	beq.n	8006b24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e106      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0301 	and.w	r3, r3, #1
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d073      	beq.n	8006c18 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	2b03      	cmp	r3, #3
 8006b36:	d129      	bne.n	8006b8c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b38:	4b81      	ldr	r3, [pc, #516]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0f4      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006b48:	f000 f970 	bl	8006e2c <RCC_GetSysClockFreqFromPLLSource>
 8006b4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	4a7c      	ldr	r2, [pc, #496]	; (8006d44 <HAL_RCC_ClockConfig+0x268>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d93f      	bls.n	8006bd6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b56:	4b7a      	ldr	r3, [pc, #488]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d009      	beq.n	8006b76 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d033      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d12f      	bne.n	8006bd6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b76:	4b72      	ldr	r3, [pc, #456]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b7e:	4a70      	ldr	r2, [pc, #448]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006b86:	2380      	movs	r3, #128	; 0x80
 8006b88:	617b      	str	r3, [r7, #20]
 8006b8a:	e024      	b.n	8006bd6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d107      	bne.n	8006ba4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b94:	4b6a      	ldr	r3, [pc, #424]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e0c6      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ba4:	4b66      	ldr	r3, [pc, #408]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e0be      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006bb4:	f000 f8ce 	bl	8006d54 <HAL_RCC_GetSysClockFreq>
 8006bb8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	4a61      	ldr	r2, [pc, #388]	; (8006d44 <HAL_RCC_ClockConfig+0x268>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d909      	bls.n	8006bd6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006bc2:	4b5f      	ldr	r3, [pc, #380]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bca:	4a5d      	ldr	r2, [pc, #372]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bd0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006bd2:	2380      	movs	r3, #128	; 0x80
 8006bd4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bd6:	4b5a      	ldr	r3, [pc, #360]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f023 0203 	bic.w	r2, r3, #3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	4957      	ldr	r1, [pc, #348]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006be8:	f7fb f912 	bl	8001e10 <HAL_GetTick>
 8006bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bee:	e00a      	b.n	8006c06 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf0:	f7fb f90e 	bl	8001e10 <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d901      	bls.n	8006c06 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e095      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c06:	4b4e      	ldr	r3, [pc, #312]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 020c 	and.w	r2, r3, #12
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d1eb      	bne.n	8006bf0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d023      	beq.n	8006c6c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0304 	and.w	r3, r3, #4
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d005      	beq.n	8006c3c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c30:	4b43      	ldr	r3, [pc, #268]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	4a42      	ldr	r2, [pc, #264]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c3a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f003 0308 	and.w	r3, r3, #8
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d007      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006c48:	4b3d      	ldr	r3, [pc, #244]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006c50:	4a3b      	ldr	r2, [pc, #236]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c58:	4b39      	ldr	r3, [pc, #228]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	4936      	ldr	r1, [pc, #216]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	608b      	str	r3, [r1, #8]
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2b80      	cmp	r3, #128	; 0x80
 8006c70:	d105      	bne.n	8006c7e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c72:	4b33      	ldr	r3, [pc, #204]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	4a32      	ldr	r2, [pc, #200]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006c78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c7c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c7e:	4b2f      	ldr	r3, [pc, #188]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 030f 	and.w	r3, r3, #15
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d21d      	bcs.n	8006cc8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8c:	4b2b      	ldr	r3, [pc, #172]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f023 020f 	bic.w	r2, r3, #15
 8006c94:	4929      	ldr	r1, [pc, #164]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c9c:	f7fb f8b8 	bl	8001e10 <HAL_GetTick>
 8006ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca2:	e00a      	b.n	8006cba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca4:	f7fb f8b4 	bl	8001e10 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e03b      	b.n	8006d32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cba:	4b20      	ldr	r3, [pc, #128]	; (8006d3c <HAL_RCC_ClockConfig+0x260>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 030f 	and.w	r3, r3, #15
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d1ed      	bne.n	8006ca4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0304 	and.w	r3, r3, #4
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d008      	beq.n	8006ce6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cd4:	4b1a      	ldr	r3, [pc, #104]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	4917      	ldr	r1, [pc, #92]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d009      	beq.n	8006d06 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cf2:	4b13      	ldr	r3, [pc, #76]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	00db      	lsls	r3, r3, #3
 8006d00:	490f      	ldr	r1, [pc, #60]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006d02:	4313      	orrs	r3, r2
 8006d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d06:	f000 f825 	bl	8006d54 <HAL_RCC_GetSysClockFreq>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	4b0c      	ldr	r3, [pc, #48]	; (8006d40 <HAL_RCC_ClockConfig+0x264>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	091b      	lsrs	r3, r3, #4
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	490c      	ldr	r1, [pc, #48]	; (8006d48 <HAL_RCC_ClockConfig+0x26c>)
 8006d18:	5ccb      	ldrb	r3, [r1, r3]
 8006d1a:	f003 031f 	and.w	r3, r3, #31
 8006d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d22:	4a0a      	ldr	r2, [pc, #40]	; (8006d4c <HAL_RCC_ClockConfig+0x270>)
 8006d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d26:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <HAL_RCC_ClockConfig+0x274>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fb f824 	bl	8001d78 <HAL_InitTick>
 8006d30:	4603      	mov	r3, r0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3718      	adds	r7, #24
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	40022000 	.word	0x40022000
 8006d40:	40021000 	.word	0x40021000
 8006d44:	04c4b400 	.word	0x04c4b400
 8006d48:	08010afc 	.word	0x08010afc
 8006d4c:	200026d4 	.word	0x200026d4
 8006d50:	200026d8 	.word	0x200026d8

08006d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006d5a:	4b2c      	ldr	r3, [pc, #176]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f003 030c 	and.w	r3, r3, #12
 8006d62:	2b04      	cmp	r3, #4
 8006d64:	d102      	bne.n	8006d6c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d66:	4b2a      	ldr	r3, [pc, #168]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	e047      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d6c:	4b27      	ldr	r3, [pc, #156]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f003 030c 	and.w	r3, r3, #12
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d102      	bne.n	8006d7e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d78:	4b25      	ldr	r3, [pc, #148]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d7a:	613b      	str	r3, [r7, #16]
 8006d7c:	e03e      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d7e:	4b23      	ldr	r3, [pc, #140]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 030c 	and.w	r3, r3, #12
 8006d86:	2b0c      	cmp	r3, #12
 8006d88:	d136      	bne.n	8006df8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d8a:	4b20      	ldr	r3, [pc, #128]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f003 0303 	and.w	r3, r3, #3
 8006d92:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d94:	4b1d      	ldr	r3, [pc, #116]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	091b      	lsrs	r3, r3, #4
 8006d9a:	f003 030f 	and.w	r3, r3, #15
 8006d9e:	3301      	adds	r3, #1
 8006da0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2b03      	cmp	r3, #3
 8006da6:	d10c      	bne.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006da8:	4a19      	ldr	r2, [pc, #100]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db0:	4a16      	ldr	r2, [pc, #88]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006db2:	68d2      	ldr	r2, [r2, #12]
 8006db4:	0a12      	lsrs	r2, r2, #8
 8006db6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dba:	fb02 f303 	mul.w	r3, r2, r3
 8006dbe:	617b      	str	r3, [r7, #20]
      break;
 8006dc0:	e00c      	b.n	8006ddc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dc2:	4a13      	ldr	r2, [pc, #76]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dca:	4a10      	ldr	r2, [pc, #64]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dcc:	68d2      	ldr	r2, [r2, #12]
 8006dce:	0a12      	lsrs	r2, r2, #8
 8006dd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dd4:	fb02 f303 	mul.w	r3, r2, r3
 8006dd8:	617b      	str	r3, [r7, #20]
      break;
 8006dda:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	0e5b      	lsrs	r3, r3, #25
 8006de2:	f003 0303 	and.w	r3, r3, #3
 8006de6:	3301      	adds	r3, #1
 8006de8:	005b      	lsls	r3, r3, #1
 8006dea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df4:	613b      	str	r3, [r7, #16]
 8006df6:	e001      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006dfc:	693b      	ldr	r3, [r7, #16]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	371c      	adds	r7, #28
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	00f42400 	.word	0x00f42400

08006e14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e18:	4b03      	ldr	r3, [pc, #12]	; (8006e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	200026d4 	.word	0x200026d4

08006e2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e32:	4b1e      	ldr	r3, [pc, #120]	; (8006eac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f003 0303 	and.w	r3, r3, #3
 8006e3a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e3c:	4b1b      	ldr	r3, [pc, #108]	; (8006eac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	091b      	lsrs	r3, r3, #4
 8006e42:	f003 030f 	and.w	r3, r3, #15
 8006e46:	3301      	adds	r3, #1
 8006e48:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	2b03      	cmp	r3, #3
 8006e4e:	d10c      	bne.n	8006e6a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e50:	4a17      	ldr	r2, [pc, #92]	; (8006eb0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e58:	4a14      	ldr	r2, [pc, #80]	; (8006eac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e5a:	68d2      	ldr	r2, [r2, #12]
 8006e5c:	0a12      	lsrs	r2, r2, #8
 8006e5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e62:	fb02 f303 	mul.w	r3, r2, r3
 8006e66:	617b      	str	r3, [r7, #20]
    break;
 8006e68:	e00c      	b.n	8006e84 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e6a:	4a11      	ldr	r2, [pc, #68]	; (8006eb0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e72:	4a0e      	ldr	r2, [pc, #56]	; (8006eac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e74:	68d2      	ldr	r2, [r2, #12]
 8006e76:	0a12      	lsrs	r2, r2, #8
 8006e78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e7c:	fb02 f303 	mul.w	r3, r2, r3
 8006e80:	617b      	str	r3, [r7, #20]
    break;
 8006e82:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e84:	4b09      	ldr	r3, [pc, #36]	; (8006eac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	0e5b      	lsrs	r3, r3, #25
 8006e8a:	f003 0303 	and.w	r3, r3, #3
 8006e8e:	3301      	adds	r3, #1
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006e94:	697a      	ldr	r2, [r7, #20]
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006e9e:	687b      	ldr	r3, [r7, #4]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	371c      	adds	r7, #28
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	40021000 	.word	0x40021000
 8006eb0:	00f42400 	.word	0x00f42400

08006eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 8098 	beq.w	8007002 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ed6:	4b43      	ldr	r3, [pc, #268]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10d      	bne.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ee2:	4b40      	ldr	r3, [pc, #256]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee6:	4a3f      	ldr	r2, [pc, #252]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eec:	6593      	str	r3, [r2, #88]	; 0x58
 8006eee:	4b3d      	ldr	r3, [pc, #244]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ef6:	60bb      	str	r3, [r7, #8]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006efa:	2301      	movs	r3, #1
 8006efc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006efe:	4b3a      	ldr	r3, [pc, #232]	; (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a39      	ldr	r2, [pc, #228]	; (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f0a:	f7fa ff81 	bl	8001e10 <HAL_GetTick>
 8006f0e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f10:	e009      	b.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f12:	f7fa ff7d 	bl	8001e10 <HAL_GetTick>
 8006f16:	4602      	mov	r2, r0
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d902      	bls.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	74fb      	strb	r3, [r7, #19]
        break;
 8006f24:	e005      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f26:	4b30      	ldr	r3, [pc, #192]	; (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0ef      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006f32:	7cfb      	ldrb	r3, [r7, #19]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d159      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f38:	4b2a      	ldr	r3, [pc, #168]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f42:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01e      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d019      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f54:	4b23      	ldr	r3, [pc, #140]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f60:	4b20      	ldr	r3, [pc, #128]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f66:	4a1f      	ldr	r2, [pc, #124]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f70:	4b1c      	ldr	r3, [pc, #112]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f76:	4a1b      	ldr	r2, [pc, #108]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f80:	4a18      	ldr	r2, [pc, #96]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d016      	beq.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f92:	f7fa ff3d 	bl	8001e10 <HAL_GetTick>
 8006f96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f98:	e00b      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f9a:	f7fa ff39 	bl	8001e10 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d902      	bls.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	74fb      	strb	r3, [r7, #19]
            break;
 8006fb0:	e006      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fb2:	4b0c      	ldr	r3, [pc, #48]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fb8:	f003 0302 	and.w	r3, r3, #2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d0ec      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006fc0:	7cfb      	ldrb	r3, [r7, #19]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10b      	bne.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fc6:	4b07      	ldr	r3, [pc, #28]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd4:	4903      	ldr	r1, [pc, #12]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006fdc:	e008      	b.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006fde:	7cfb      	ldrb	r3, [r7, #19]
 8006fe0:	74bb      	strb	r3, [r7, #18]
 8006fe2:	e005      	b.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006fe4:	40021000 	.word	0x40021000
 8006fe8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fec:	7cfb      	ldrb	r3, [r7, #19]
 8006fee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ff0:	7c7b      	ldrb	r3, [r7, #17]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d105      	bne.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ff6:	4ba7      	ldr	r3, [pc, #668]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ffa:	4aa6      	ldr	r2, [pc, #664]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007000:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00a      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800700e:	4ba1      	ldr	r3, [pc, #644]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007014:	f023 0203 	bic.w	r2, r3, #3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	499d      	ldr	r1, [pc, #628]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800701e:	4313      	orrs	r3, r2
 8007020:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0302 	and.w	r3, r3, #2
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00a      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007030:	4b98      	ldr	r3, [pc, #608]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007036:	f023 020c 	bic.w	r2, r3, #12
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	4995      	ldr	r1, [pc, #596]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007040:	4313      	orrs	r3, r2
 8007042:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 0304 	and.w	r3, r3, #4
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00a      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007052:	4b90      	ldr	r3, [pc, #576]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007058:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	498c      	ldr	r1, [pc, #560]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007062:	4313      	orrs	r3, r2
 8007064:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00a      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007074:	4b87      	ldr	r3, [pc, #540]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800707a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	4984      	ldr	r1, [pc, #528]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007084:	4313      	orrs	r3, r2
 8007086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0310 	and.w	r3, r3, #16
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007096:	4b7f      	ldr	r3, [pc, #508]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800709c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	695b      	ldr	r3, [r3, #20]
 80070a4:	497b      	ldr	r1, [pc, #492]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0320 	and.w	r3, r3, #32
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00a      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070b8:	4b76      	ldr	r3, [pc, #472]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	4973      	ldr	r1, [pc, #460]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070da:	4b6e      	ldr	r3, [pc, #440]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	69db      	ldr	r3, [r3, #28]
 80070e8:	496a      	ldr	r1, [pc, #424]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00a      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070fc:	4b65      	ldr	r3, [pc, #404]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007102:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	4962      	ldr	r1, [pc, #392]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800710c:	4313      	orrs	r3, r2
 800710e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00a      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800711e:	4b5d      	ldr	r3, [pc, #372]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007124:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712c:	4959      	ldr	r1, [pc, #356]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800712e:	4313      	orrs	r3, r2
 8007130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00a      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007140:	4b54      	ldr	r3, [pc, #336]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007142:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007146:	f023 0203 	bic.w	r2, r3, #3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800714e:	4951      	ldr	r1, [pc, #324]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007150:	4313      	orrs	r3, r2
 8007152:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00a      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007162:	4b4c      	ldr	r3, [pc, #304]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007168:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007170:	4948      	ldr	r1, [pc, #288]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007180:	2b00      	cmp	r3, #0
 8007182:	d015      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007184:	4b43      	ldr	r3, [pc, #268]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800718a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007192:	4940      	ldr	r1, [pc, #256]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007194:	4313      	orrs	r3, r2
 8007196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071a2:	d105      	bne.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071a4:	4b3b      	ldr	r3, [pc, #236]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	4a3a      	ldr	r2, [pc, #232]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d015      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80071bc:	4b35      	ldr	r3, [pc, #212]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ca:	4932      	ldr	r1, [pc, #200]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071da:	d105      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071dc:	4b2d      	ldr	r3, [pc, #180]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	4a2c      	ldr	r2, [pc, #176]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071e6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d015      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071f4:	4b27      	ldr	r3, [pc, #156]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007202:	4924      	ldr	r1, [pc, #144]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007212:	d105      	bne.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007214:	4b1f      	ldr	r3, [pc, #124]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	4a1e      	ldr	r2, [pc, #120]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800721a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800721e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d015      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800722c:	4b19      	ldr	r3, [pc, #100]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800722e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007232:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800723a:	4916      	ldr	r1, [pc, #88]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800723c:	4313      	orrs	r3, r2
 800723e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007246:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800724a:	d105      	bne.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800724c:	4b11      	ldr	r3, [pc, #68]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	4a10      	ldr	r2, [pc, #64]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007256:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d019      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007264:	4b0b      	ldr	r3, [pc, #44]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	4908      	ldr	r1, [pc, #32]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007274:	4313      	orrs	r3, r2
 8007276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007282:	d109      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007284:	4b03      	ldr	r3, [pc, #12]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	4a02      	ldr	r2, [pc, #8]	; (8007294 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800728a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800728e:	60d3      	str	r3, [r2, #12]
 8007290:	e002      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007292:	bf00      	nop
 8007294:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d015      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80072a4:	4b29      	ldr	r3, [pc, #164]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b2:	4926      	ldr	r1, [pc, #152]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072c2:	d105      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072c4:	4b21      	ldr	r3, [pc, #132]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	4a20      	ldr	r2, [pc, #128]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ce:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d015      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80072dc:	4b1b      	ldr	r3, [pc, #108]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072e2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ea:	4918      	ldr	r1, [pc, #96]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072fa:	d105      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072fc:	4b13      	ldr	r3, [pc, #76]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	4a12      	ldr	r2, [pc, #72]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007306:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d015      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007314:	4b0d      	ldr	r3, [pc, #52]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007316:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800731a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007322:	490a      	ldr	r1, [pc, #40]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007324:	4313      	orrs	r3, r2
 8007326:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800732e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007332:	d105      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007334:	4b05      	ldr	r3, [pc, #20]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	4a04      	ldr	r2, [pc, #16]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800733a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800733e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007340:	7cbb      	ldrb	r3, [r7, #18]
}
 8007342:	4618      	mov	r0, r3
 8007344:	3718      	adds	r7, #24
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	40021000 	.word	0x40021000

08007350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e09d      	b.n	800749e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007366:	2b00      	cmp	r3, #0
 8007368:	d108      	bne.n	800737c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007372:	d009      	beq.n	8007388 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	61da      	str	r2, [r3, #28]
 800737a:	e005      	b.n	8007388 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d106      	bne.n	80073a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7fa faba 	bl	800191c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073c8:	d902      	bls.n	80073d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80073ca:	2300      	movs	r3, #0
 80073cc:	60fb      	str	r3, [r7, #12]
 80073ce:	e002      	b.n	80073d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80073d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80073d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80073de:	d007      	beq.n	80073f0 <HAL_SPI_Init+0xa0>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073e8:	d002      	beq.n	80073f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007400:	431a      	orrs	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	431a      	orrs	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	f003 0301 	and.w	r3, r3, #1
 8007414:	431a      	orrs	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800741e:	431a      	orrs	r2, r3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	69db      	ldr	r3, [r3, #28]
 8007424:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007432:	ea42 0103 	orr.w	r1, r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800743a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	0c1b      	lsrs	r3, r3, #16
 800744c:	f003 0204 	and.w	r2, r3, #4
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007454:	f003 0310 	and.w	r3, r3, #16
 8007458:	431a      	orrs	r2, r3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800745e:	f003 0308 	and.w	r3, r3, #8
 8007462:	431a      	orrs	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800746c:	ea42 0103 	orr.w	r1, r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	430a      	orrs	r2, r1
 800747c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	69da      	ldr	r2, [r3, #28]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800748c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b088      	sub	sp, #32
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	603b      	str	r3, [r7, #0]
 80074b2:	4613      	mov	r3, r2
 80074b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d101      	bne.n	80074c8 <HAL_SPI_Transmit+0x22>
 80074c4:	2302      	movs	r3, #2
 80074c6:	e158      	b.n	800777a <HAL_SPI_Transmit+0x2d4>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074d0:	f7fa fc9e 	bl	8001e10 <HAL_GetTick>
 80074d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80074d6:	88fb      	ldrh	r3, [r7, #6]
 80074d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d002      	beq.n	80074ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80074e6:	2302      	movs	r3, #2
 80074e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074ea:	e13d      	b.n	8007768 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <HAL_SPI_Transmit+0x52>
 80074f2:	88fb      	ldrh	r3, [r7, #6]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074fc:	e134      	b.n	8007768 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2203      	movs	r2, #3
 8007502:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	88fa      	ldrh	r2, [r7, #6]
 8007516:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	88fa      	ldrh	r2, [r7, #6]
 800751c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007548:	d10f      	bne.n	800756a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007558:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007568:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007574:	2b40      	cmp	r3, #64	; 0x40
 8007576:	d007      	beq.n	8007588 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007586:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007590:	d94b      	bls.n	800762a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d002      	beq.n	80075a0 <HAL_SPI_Transmit+0xfa>
 800759a:	8afb      	ldrh	r3, [r7, #22]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d13e      	bne.n	800761e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a4:	881a      	ldrh	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b0:	1c9a      	adds	r2, r3, #2
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	3b01      	subs	r3, #1
 80075be:	b29a      	uxth	r2, r3
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075c4:	e02b      	b.n	800761e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	f003 0302 	and.w	r3, r3, #2
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d112      	bne.n	80075fa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d8:	881a      	ldrh	r2, [r3, #0]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e4:	1c9a      	adds	r2, r3, #2
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	3b01      	subs	r3, #1
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80075f8:	e011      	b.n	800761e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075fa:	f7fa fc09 	bl	8001e10 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	429a      	cmp	r2, r3
 8007608:	d803      	bhi.n	8007612 <HAL_SPI_Transmit+0x16c>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007610:	d102      	bne.n	8007618 <HAL_SPI_Transmit+0x172>
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d102      	bne.n	800761e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800761c:	e0a4      	b.n	8007768 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1ce      	bne.n	80075c6 <HAL_SPI_Transmit+0x120>
 8007628:	e07c      	b.n	8007724 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d002      	beq.n	8007638 <HAL_SPI_Transmit+0x192>
 8007632:	8afb      	ldrh	r3, [r7, #22]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d170      	bne.n	800771a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800763c:	b29b      	uxth	r3, r3
 800763e:	2b01      	cmp	r3, #1
 8007640:	d912      	bls.n	8007668 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007646:	881a      	ldrh	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007652:	1c9a      	adds	r2, r3, #2
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800765c:	b29b      	uxth	r3, r3
 800765e:	3b02      	subs	r3, #2
 8007660:	b29a      	uxth	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007666:	e058      	b.n	800771a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	330c      	adds	r3, #12
 8007672:	7812      	ldrb	r2, [r2, #0]
 8007674:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767a:	1c5a      	adds	r2, r3, #1
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007684:	b29b      	uxth	r3, r3
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800768e:	e044      	b.n	800771a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0302 	and.w	r3, r3, #2
 800769a:	2b02      	cmp	r3, #2
 800769c:	d12b      	bne.n	80076f6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d912      	bls.n	80076ce <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ac:	881a      	ldrh	r2, [r3, #0]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b8:	1c9a      	adds	r2, r3, #2
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	3b02      	subs	r3, #2
 80076c6:	b29a      	uxth	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80076cc:	e025      	b.n	800771a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	330c      	adds	r3, #12
 80076d8:	7812      	ldrb	r2, [r2, #0]
 80076da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	3b01      	subs	r3, #1
 80076ee:	b29a      	uxth	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80076f4:	e011      	b.n	800771a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076f6:	f7fa fb8b 	bl	8001e10 <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	683a      	ldr	r2, [r7, #0]
 8007702:	429a      	cmp	r2, r3
 8007704:	d803      	bhi.n	800770e <HAL_SPI_Transmit+0x268>
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770c:	d102      	bne.n	8007714 <HAL_SPI_Transmit+0x26e>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d102      	bne.n	800771a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007718:	e026      	b.n	8007768 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800771e:	b29b      	uxth	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1b5      	bne.n	8007690 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007724:	69ba      	ldr	r2, [r7, #24]
 8007726:	6839      	ldr	r1, [r7, #0]
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 fd47 	bl	80081bc <SPI_EndRxTxTransaction>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d002      	beq.n	800773a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2220      	movs	r2, #32
 8007738:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007742:	2300      	movs	r3, #0
 8007744:	613b      	str	r3, [r7, #16]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	613b      	str	r3, [r7, #16]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	613b      	str	r3, [r7, #16]
 8007756:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800775c:	2b00      	cmp	r3, #0
 800775e:	d002      	beq.n	8007766 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007760:	2301      	movs	r3, #1
 8007762:	77fb      	strb	r3, [r7, #31]
 8007764:	e000      	b.n	8007768 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007766:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007778:	7ffb      	ldrb	r3, [r7, #31]
}
 800777a:	4618      	mov	r0, r3
 800777c:	3720      	adds	r7, #32
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
	...

08007784 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b086      	sub	sp, #24
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
 8007790:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007792:	2300      	movs	r3, #0
 8007794:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800779c:	2b01      	cmp	r3, #1
 800779e:	d101      	bne.n	80077a4 <HAL_SPI_TransmitReceive_DMA+0x20>
 80077a0:	2302      	movs	r3, #2
 80077a2:	e16c      	b.n	8007a7e <HAL_SPI_TransmitReceive_DMA+0x2fa>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80077b2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80077ba:	7dbb      	ldrb	r3, [r7, #22]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d00d      	beq.n	80077dc <HAL_SPI_TransmitReceive_DMA+0x58>
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077c6:	d106      	bne.n	80077d6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d102      	bne.n	80077d6 <HAL_SPI_TransmitReceive_DMA+0x52>
 80077d0:	7dbb      	ldrb	r3, [r7, #22]
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d002      	beq.n	80077dc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80077d6:	2302      	movs	r3, #2
 80077d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077da:	e14b      	b.n	8007a74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d005      	beq.n	80077ee <HAL_SPI_TransmitReceive_DMA+0x6a>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d002      	beq.n	80077ee <HAL_SPI_TransmitReceive_DMA+0x6a>
 80077e8:	887b      	ldrh	r3, [r7, #2]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d102      	bne.n	80077f4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077f2:	e13f      	b.n	8007a74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	2b04      	cmp	r3, #4
 80077fe:	d003      	beq.n	8007808 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2205      	movs	r2, #5
 8007804:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	68ba      	ldr	r2, [r7, #8]
 8007812:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	887a      	ldrh	r2, [r7, #2]
 8007818:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	887a      	ldrh	r2, [r7, #2]
 800781e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	887a      	ldrh	r2, [r7, #2]
 800782a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	887a      	ldrh	r2, [r7, #2]
 8007832:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8007850:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800785a:	d908      	bls.n	800786e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800786a:	605a      	str	r2, [r3, #4]
 800786c:	e06f      	b.n	800794e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800787c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007888:	d126      	bne.n	80078d8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10f      	bne.n	80078b6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80078a4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	085b      	lsrs	r3, r3, #1
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078b4:	e010      	b.n	80078d8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685a      	ldr	r2, [r3, #4]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078c4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	085b      	lsrs	r3, r3, #1
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	3301      	adds	r3, #1
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078e2:	d134      	bne.n	800794e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685a      	ldr	r2, [r3, #4]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078f2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	f003 0301 	and.w	r3, r3, #1
 8007900:	2b00      	cmp	r3, #0
 8007902:	d111      	bne.n	8007928 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	685a      	ldr	r2, [r3, #4]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007912:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800791a:	b29b      	uxth	r3, r3
 800791c:	085b      	lsrs	r3, r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007926:	e012      	b.n	800794e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007936:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800793e:	b29b      	uxth	r3, r3
 8007940:	085b      	lsrs	r3, r3, #1
 8007942:	b29b      	uxth	r3, r3
 8007944:	3301      	adds	r3, #1
 8007946:	b29a      	uxth	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b04      	cmp	r3, #4
 8007958:	d108      	bne.n	800796c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800795e:	4a4a      	ldr	r2, [pc, #296]	; (8007a88 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8007960:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007966:	4a49      	ldr	r2, [pc, #292]	; (8007a8c <HAL_SPI_TransmitReceive_DMA+0x308>)
 8007968:	62da      	str	r2, [r3, #44]	; 0x2c
 800796a:	e007      	b.n	800797c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007970:	4a47      	ldr	r2, [pc, #284]	; (8007a90 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8007972:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007978:	4a46      	ldr	r2, [pc, #280]	; (8007a94 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800797a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007980:	4a45      	ldr	r2, [pc, #276]	; (8007a98 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8007982:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007988:	2200      	movs	r2, #0
 800798a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	330c      	adds	r3, #12
 8007996:	4619      	mov	r1, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079a4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80079a6:	f7fc fb63 	bl	8004070 <HAL_DMA_Start_IT>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00c      	beq.n	80079ca <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b4:	f043 0210 	orr.w	r2, r3, #16
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80079c8:	e054      	b.n	8007a74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f042 0201 	orr.w	r2, r2, #1
 80079d8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079de:	2200      	movs	r2, #0
 80079e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079e6:	2200      	movs	r2, #0
 80079e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ee:	2200      	movs	r2, #0
 80079f0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079f6:	2200      	movs	r2, #0
 80079f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	4619      	mov	r1, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	330c      	adds	r3, #12
 8007a0a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a10:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007a12:	f7fc fb2d 	bl	8004070 <HAL_DMA_Start_IT>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00c      	beq.n	8007a36 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a20:	f043 0210 	orr.w	r2, r3, #16
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8007a34:	e01e      	b.n	8007a74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a40:	2b40      	cmp	r3, #64	; 0x40
 8007a42:	d007      	beq.n	8007a54 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a52:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0220 	orr.w	r2, r2, #32
 8007a62:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0202 	orr.w	r2, r2, #2
 8007a72:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3718      	adds	r7, #24
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	08007e2d 	.word	0x08007e2d
 8007a8c:	08007cf5 	.word	0x08007cf5
 8007a90:	08007e49 	.word	0x08007e49
 8007a94:	08007d9d 	.word	0x08007d9d
 8007a98:	08007e65 	.word	0x08007e65

08007a9c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b088      	sub	sp, #32
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	099b      	lsrs	r3, r3, #6
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d10f      	bne.n	8007ae0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00a      	beq.n	8007ae0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	099b      	lsrs	r3, r3, #6
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d004      	beq.n	8007ae0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	4798      	blx	r3
    return;
 8007ade:	e0d7      	b.n	8007c90 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	085b      	lsrs	r3, r3, #1
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <HAL_SPI_IRQHandler+0x66>
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	09db      	lsrs	r3, r3, #7
 8007af0:	f003 0301 	and.w	r3, r3, #1
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d004      	beq.n	8007b02 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	4798      	blx	r3
    return;
 8007b00:	e0c6      	b.n	8007c90 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	095b      	lsrs	r3, r3, #5
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10c      	bne.n	8007b28 <HAL_SPI_IRQHandler+0x8c>
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	099b      	lsrs	r3, r3, #6
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d106      	bne.n	8007b28 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007b1a:	69bb      	ldr	r3, [r7, #24]
 8007b1c:	0a1b      	lsrs	r3, r3, #8
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 80b4 	beq.w	8007c90 <HAL_SPI_IRQHandler+0x1f4>
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	095b      	lsrs	r3, r3, #5
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	f000 80ad 	beq.w	8007c90 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	099b      	lsrs	r3, r3, #6
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d023      	beq.n	8007b8a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d011      	beq.n	8007b72 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b52:	f043 0204 	orr.w	r2, r3, #4
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	617b      	str	r3, [r7, #20]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	e00b      	b.n	8007b8a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b72:	2300      	movs	r3, #0
 8007b74:	613b      	str	r3, [r7, #16]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	613b      	str	r3, [r7, #16]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	613b      	str	r3, [r7, #16]
 8007b86:	693b      	ldr	r3, [r7, #16]
        return;
 8007b88:	e082      	b.n	8007c90 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	095b      	lsrs	r3, r3, #5
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d014      	beq.n	8007bc0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b9a:	f043 0201 	orr.w	r2, r3, #1
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	60fb      	str	r3, [r7, #12]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	60fb      	str	r3, [r7, #12]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bbc:	601a      	str	r2, [r3, #0]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	0a1b      	lsrs	r3, r3, #8
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00c      	beq.n	8007be6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bd0:	f043 0208 	orr.w	r2, r3, #8
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60bb      	str	r3, [r7, #8]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	60bb      	str	r3, [r7, #8]
 8007be4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d04f      	beq.n	8007c8e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007bfc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d104      	bne.n	8007c1a <HAL_SPI_IRQHandler+0x17e>
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d034      	beq.n	8007c84 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0203 	bic.w	r2, r2, #3
 8007c28:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d011      	beq.n	8007c56 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c36:	4a18      	ldr	r2, [pc, #96]	; (8007c98 <HAL_SPI_IRQHandler+0x1fc>)
 8007c38:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7fc faea 	bl	8004218 <HAL_DMA_Abort_IT>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d005      	beq.n	8007c56 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d016      	beq.n	8007c8c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c62:	4a0d      	ldr	r2, [pc, #52]	; (8007c98 <HAL_SPI_IRQHandler+0x1fc>)
 8007c64:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7fc fad4 	bl	8004218 <HAL_DMA_Abort_IT>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00a      	beq.n	8007c8c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007c82:	e003      	b.n	8007c8c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f81d 	bl	8007cc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007c8a:	e000      	b.n	8007c8e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007c8c:	bf00      	nop
    return;
 8007c8e:	bf00      	nop
  }
}
 8007c90:	3720      	adds	r7, #32
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	08007ea5 	.word	0x08007ea5

08007c9c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007ca4:	bf00      	nop
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007ccc:	bf00      	nop
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ce6:	b2db      	uxtb	r3, r3
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d00:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d02:	f7fa f885 	bl	8001e10 <HAL_GetTick>
 8007d06:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0320 	and.w	r3, r3, #32
 8007d12:	2b20      	cmp	r3, #32
 8007d14:	d03c      	beq.n	8007d90 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0220 	bic.w	r2, r2, #32
 8007d24:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10d      	bne.n	8007d4a <SPI_DMAReceiveCplt+0x56>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d36:	d108      	bne.n	8007d4a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	685a      	ldr	r2, [r3, #4]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 0203 	bic.w	r2, r2, #3
 8007d46:	605a      	str	r2, [r3, #4]
 8007d48:	e007      	b.n	8007d5a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685a      	ldr	r2, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	2164      	movs	r1, #100	; 0x64
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f000 f9d4 	bl	800810c <SPI_EndRxTransaction>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d002      	beq.n	8007d70 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d003      	beq.n	8007d90 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f7ff ff9b 	bl	8007cc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007d8e:	e002      	b.n	8007d96 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f7f9 fb61 	bl	8001458 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007daa:	f7fa f831 	bl	8001e10 <HAL_GetTick>
 8007dae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0320 	and.w	r3, r3, #32
 8007dba:	2b20      	cmp	r3, #32
 8007dbc:	d030      	beq.n	8007e20 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	685a      	ldr	r2, [r3, #4]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0220 	bic.w	r2, r2, #32
 8007dcc:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	2164      	movs	r1, #100	; 0x64
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f000 f9f2 	bl	80081bc <SPI_EndRxTxTransaction>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d005      	beq.n	8007dea <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007de2:	f043 0220 	orr.w	r2, r3, #32
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	685a      	ldr	r2, [r3, #4]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f022 0203 	bic.w	r2, r2, #3
 8007df8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d003      	beq.n	8007e20 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f7ff ff53 	bl	8007cc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007e1e:	e002      	b.n	8007e26 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f7f9 fb29 	bl	8001478 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e38:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f7ff ff2e 	bl	8007c9c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e40:	bf00      	nop
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e54:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f7ff ff2a 	bl	8007cb0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	685a      	ldr	r2, [r3, #4]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f022 0203 	bic.w	r2, r2, #3
 8007e80:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e86:	f043 0210 	orr.w	r2, r3, #16
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff ff14 	bl	8007cc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007ec0:	68f8      	ldr	r0, [r7, #12]
 8007ec2:	f7ff feff 	bl	8007cc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007ec6:	bf00      	nop
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
	...

08007ed0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	4613      	mov	r3, r2
 8007ede:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ee0:	f7f9 ff96 	bl	8001e10 <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee8:	1a9b      	subs	r3, r3, r2
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	4413      	add	r3, r2
 8007eee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ef0:	f7f9 ff8e 	bl	8001e10 <HAL_GetTick>
 8007ef4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ef6:	4b39      	ldr	r3, [pc, #228]	; (8007fdc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	015b      	lsls	r3, r3, #5
 8007efc:	0d1b      	lsrs	r3, r3, #20
 8007efe:	69fa      	ldr	r2, [r7, #28]
 8007f00:	fb02 f303 	mul.w	r3, r2, r3
 8007f04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f06:	e054      	b.n	8007fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0e:	d050      	beq.n	8007fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f10:	f7f9 ff7e 	bl	8001e10 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	69fa      	ldr	r2, [r7, #28]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d902      	bls.n	8007f26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d13d      	bne.n	8007fa2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	685a      	ldr	r2, [r3, #4]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f3e:	d111      	bne.n	8007f64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f48:	d004      	beq.n	8007f54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f52:	d107      	bne.n	8007f64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f6c:	d10f      	bne.n	8007f8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e017      	b.n	8007fd2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d101      	bne.n	8007fac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	689a      	ldr	r2, [r3, #8]
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	bf0c      	ite	eq
 8007fc2:	2301      	moveq	r3, #1
 8007fc4:	2300      	movne	r3, #0
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	461a      	mov	r2, r3
 8007fca:	79fb      	ldrb	r3, [r7, #7]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d19b      	bne.n	8007f08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3720      	adds	r7, #32
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	200026d4 	.word	0x200026d4

08007fe0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b08a      	sub	sp, #40	; 0x28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007ff2:	f7f9 ff0d 	bl	8001e10 <HAL_GetTick>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffa:	1a9b      	subs	r3, r3, r2
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	4413      	add	r3, r2
 8008000:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008002:	f7f9 ff05 	bl	8001e10 <HAL_GetTick>
 8008006:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008010:	4b3d      	ldr	r3, [pc, #244]	; (8008108 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	4613      	mov	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	4413      	add	r3, r2
 800801a:	00da      	lsls	r2, r3, #3
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	0d1b      	lsrs	r3, r3, #20
 8008020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008022:	fb02 f303 	mul.w	r3, r2, r3
 8008026:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008028:	e060      	b.n	80080ec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008030:	d107      	bne.n	8008042 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d104      	bne.n	8008042 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	b2db      	uxtb	r3, r3
 800803e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008040:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008048:	d050      	beq.n	80080ec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800804a:	f7f9 fee1 	bl	8001e10 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	6a3b      	ldr	r3, [r7, #32]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008056:	429a      	cmp	r2, r3
 8008058:	d902      	bls.n	8008060 <SPI_WaitFifoStateUntilTimeout+0x80>
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	2b00      	cmp	r3, #0
 800805e:	d13d      	bne.n	80080dc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	685a      	ldr	r2, [r3, #4]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800806e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008078:	d111      	bne.n	800809e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008082:	d004      	beq.n	800808e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800808c:	d107      	bne.n	800809e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800809c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080a6:	d10f      	bne.n	80080c8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080b6:	601a      	str	r2, [r3, #0]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80080c6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e010      	b.n	80080fe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80080e2:	2300      	movs	r3, #0
 80080e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80080e6:	69bb      	ldr	r3, [r7, #24]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	4013      	ands	r3, r2
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d196      	bne.n	800802a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3728      	adds	r7, #40	; 0x28
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	200026d4 	.word	0x200026d4

0800810c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008120:	d111      	bne.n	8008146 <SPI_EndRxTransaction+0x3a>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800812a:	d004      	beq.n	8008136 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008134:	d107      	bne.n	8008146 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008144:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2200      	movs	r2, #0
 800814e:	2180      	movs	r1, #128	; 0x80
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f7ff febd 	bl	8007ed0 <SPI_WaitFlagStateUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008160:	f043 0220 	orr.w	r2, r3, #32
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e023      	b.n	80081b4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008174:	d11d      	bne.n	80081b2 <SPI_EndRxTransaction+0xa6>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800817e:	d004      	beq.n	800818a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008188:	d113      	bne.n	80081b2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	2200      	movs	r2, #0
 8008192:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f7ff ff22 	bl	8007fe0 <SPI_WaitFifoStateUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d007      	beq.n	80081b2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081a6:	f043 0220 	orr.w	r2, r3, #32
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e000      	b.n	80081b4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b086      	sub	sp, #24
 80081c0:	af02      	add	r7, sp, #8
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f7ff ff03 	bl	8007fe0 <SPI_WaitFifoStateUntilTimeout>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d007      	beq.n	80081f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081e4:	f043 0220 	orr.w	r2, r3, #32
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e027      	b.n	8008240 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2200      	movs	r2, #0
 80081f8:	2180      	movs	r1, #128	; 0x80
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	f7ff fe68 	bl	8007ed0 <SPI_WaitFlagStateUntilTimeout>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d007      	beq.n	8008216 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800820a:	f043 0220 	orr.w	r2, r3, #32
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e014      	b.n	8008240 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	2200      	movs	r2, #0
 800821e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f7ff fedc 	bl	8007fe0 <SPI_WaitFifoStateUntilTimeout>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d007      	beq.n	800823e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008232:	f043 0220 	orr.w	r2, r3, #32
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800823a:	2303      	movs	r3, #3
 800823c:	e000      	b.n	8008240 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d101      	bne.n	800825a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	e049      	b.n	80082ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	d106      	bne.n	8008274 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7f9 fb9e 	bl	80019b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2202      	movs	r2, #2
 8008278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	3304      	adds	r3, #4
 8008284:	4619      	mov	r1, r3
 8008286:	4610      	mov	r0, r2
 8008288:	f000 fbc6 	bl	8008a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
	...

080082f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008306:	b2db      	uxtb	r3, r3
 8008308:	2b01      	cmp	r3, #1
 800830a:	d001      	beq.n	8008310 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e04c      	b.n	80083aa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2202      	movs	r2, #2
 8008314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a26      	ldr	r2, [pc, #152]	; (80083b8 <HAL_TIM_Base_Start+0xc0>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d022      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800832a:	d01d      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a22      	ldr	r2, [pc, #136]	; (80083bc <HAL_TIM_Base_Start+0xc4>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d018      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a21      	ldr	r2, [pc, #132]	; (80083c0 <HAL_TIM_Base_Start+0xc8>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d013      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a1f      	ldr	r2, [pc, #124]	; (80083c4 <HAL_TIM_Base_Start+0xcc>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d00e      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a1e      	ldr	r2, [pc, #120]	; (80083c8 <HAL_TIM_Base_Start+0xd0>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d009      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a1c      	ldr	r2, [pc, #112]	; (80083cc <HAL_TIM_Base_Start+0xd4>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d004      	beq.n	8008368 <HAL_TIM_Base_Start+0x70>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a1b      	ldr	r2, [pc, #108]	; (80083d0 <HAL_TIM_Base_Start+0xd8>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d115      	bne.n	8008394 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689a      	ldr	r2, [r3, #8]
 800836e:	4b19      	ldr	r3, [pc, #100]	; (80083d4 <HAL_TIM_Base_Start+0xdc>)
 8008370:	4013      	ands	r3, r2
 8008372:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b06      	cmp	r3, #6
 8008378:	d015      	beq.n	80083a6 <HAL_TIM_Base_Start+0xae>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008380:	d011      	beq.n	80083a6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f042 0201 	orr.w	r2, r2, #1
 8008390:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008392:	e008      	b.n	80083a6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f042 0201 	orr.w	r2, r2, #1
 80083a2:	601a      	str	r2, [r3, #0]
 80083a4:	e000      	b.n	80083a8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3714      	adds	r7, #20
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	40012c00 	.word	0x40012c00
 80083bc:	40000400 	.word	0x40000400
 80083c0:	40000800 	.word	0x40000800
 80083c4:	40000c00 	.word	0x40000c00
 80083c8:	40013400 	.word	0x40013400
 80083cc:	40014000 	.word	0x40014000
 80083d0:	40015000 	.word	0x40015000
 80083d4:	00010007 	.word	0x00010007

080083d8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6a1a      	ldr	r2, [r3, #32]
 80083e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80083ea:	4013      	ands	r3, r2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d10f      	bne.n	8008410 <HAL_TIM_Base_Stop+0x38>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6a1a      	ldr	r2, [r3, #32]
 80083f6:	f244 4344 	movw	r3, #17476	; 0x4444
 80083fa:	4013      	ands	r3, r2
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d107      	bne.n	8008410 <HAL_TIM_Base_Stop+0x38>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f022 0201 	bic.w	r2, r2, #1
 800840e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	370c      	adds	r7, #12
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr

08008426 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b082      	sub	sp, #8
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d101      	bne.n	8008438 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e049      	b.n	80084cc <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b00      	cmp	r3, #0
 8008442:	d106      	bne.n	8008452 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 f841 	bl	80084d4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2202      	movs	r2, #2
 8008456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	3304      	adds	r3, #4
 8008462:	4619      	mov	r1, r3
 8008464:	4610      	mov	r0, r2
 8008466:	f000 fad7 	bl	8008a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2201      	movs	r2, #1
 80084a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d109      	bne.n	800850c <HAL_TIM_OC_Start+0x24>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b01      	cmp	r3, #1
 8008502:	bf14      	ite	ne
 8008504:	2301      	movne	r3, #1
 8008506:	2300      	moveq	r3, #0
 8008508:	b2db      	uxtb	r3, r3
 800850a:	e03c      	b.n	8008586 <HAL_TIM_OC_Start+0x9e>
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2b04      	cmp	r3, #4
 8008510:	d109      	bne.n	8008526 <HAL_TIM_OC_Start+0x3e>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008518:	b2db      	uxtb	r3, r3
 800851a:	2b01      	cmp	r3, #1
 800851c:	bf14      	ite	ne
 800851e:	2301      	movne	r3, #1
 8008520:	2300      	moveq	r3, #0
 8008522:	b2db      	uxtb	r3, r3
 8008524:	e02f      	b.n	8008586 <HAL_TIM_OC_Start+0x9e>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b08      	cmp	r3, #8
 800852a:	d109      	bne.n	8008540 <HAL_TIM_OC_Start+0x58>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008532:	b2db      	uxtb	r3, r3
 8008534:	2b01      	cmp	r3, #1
 8008536:	bf14      	ite	ne
 8008538:	2301      	movne	r3, #1
 800853a:	2300      	moveq	r3, #0
 800853c:	b2db      	uxtb	r3, r3
 800853e:	e022      	b.n	8008586 <HAL_TIM_OC_Start+0x9e>
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2b0c      	cmp	r3, #12
 8008544:	d109      	bne.n	800855a <HAL_TIM_OC_Start+0x72>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800854c:	b2db      	uxtb	r3, r3
 800854e:	2b01      	cmp	r3, #1
 8008550:	bf14      	ite	ne
 8008552:	2301      	movne	r3, #1
 8008554:	2300      	moveq	r3, #0
 8008556:	b2db      	uxtb	r3, r3
 8008558:	e015      	b.n	8008586 <HAL_TIM_OC_Start+0x9e>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b10      	cmp	r3, #16
 800855e:	d109      	bne.n	8008574 <HAL_TIM_OC_Start+0x8c>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008566:	b2db      	uxtb	r3, r3
 8008568:	2b01      	cmp	r3, #1
 800856a:	bf14      	ite	ne
 800856c:	2301      	movne	r3, #1
 800856e:	2300      	moveq	r3, #0
 8008570:	b2db      	uxtb	r3, r3
 8008572:	e008      	b.n	8008586 <HAL_TIM_OC_Start+0x9e>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b01      	cmp	r3, #1
 800857e:	bf14      	ite	ne
 8008580:	2301      	movne	r3, #1
 8008582:	2300      	moveq	r3, #0
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e0a6      	b.n	80086dc <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d104      	bne.n	800859e <HAL_TIM_OC_Start+0xb6>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800859c:	e023      	b.n	80085e6 <HAL_TIM_OC_Start+0xfe>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	2b04      	cmp	r3, #4
 80085a2:	d104      	bne.n	80085ae <HAL_TIM_OC_Start+0xc6>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2202      	movs	r2, #2
 80085a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085ac:	e01b      	b.n	80085e6 <HAL_TIM_OC_Start+0xfe>
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2b08      	cmp	r3, #8
 80085b2:	d104      	bne.n	80085be <HAL_TIM_OC_Start+0xd6>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2202      	movs	r2, #2
 80085b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085bc:	e013      	b.n	80085e6 <HAL_TIM_OC_Start+0xfe>
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	2b0c      	cmp	r3, #12
 80085c2:	d104      	bne.n	80085ce <HAL_TIM_OC_Start+0xe6>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2202      	movs	r2, #2
 80085c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085cc:	e00b      	b.n	80085e6 <HAL_TIM_OC_Start+0xfe>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b10      	cmp	r3, #16
 80085d2:	d104      	bne.n	80085de <HAL_TIM_OC_Start+0xf6>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085dc:	e003      	b.n	80085e6 <HAL_TIM_OC_Start+0xfe>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2202      	movs	r2, #2
 80085e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2201      	movs	r2, #1
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 fe80 	bl	80092f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a3a      	ldr	r2, [pc, #232]	; (80086e4 <HAL_TIM_OC_Start+0x1fc>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d018      	beq.n	8008630 <HAL_TIM_OC_Start+0x148>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a39      	ldr	r2, [pc, #228]	; (80086e8 <HAL_TIM_OC_Start+0x200>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d013      	beq.n	8008630 <HAL_TIM_OC_Start+0x148>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a37      	ldr	r2, [pc, #220]	; (80086ec <HAL_TIM_OC_Start+0x204>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d00e      	beq.n	8008630 <HAL_TIM_OC_Start+0x148>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a36      	ldr	r2, [pc, #216]	; (80086f0 <HAL_TIM_OC_Start+0x208>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d009      	beq.n	8008630 <HAL_TIM_OC_Start+0x148>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a34      	ldr	r2, [pc, #208]	; (80086f4 <HAL_TIM_OC_Start+0x20c>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d004      	beq.n	8008630 <HAL_TIM_OC_Start+0x148>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a33      	ldr	r2, [pc, #204]	; (80086f8 <HAL_TIM_OC_Start+0x210>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d101      	bne.n	8008634 <HAL_TIM_OC_Start+0x14c>
 8008630:	2301      	movs	r3, #1
 8008632:	e000      	b.n	8008636 <HAL_TIM_OC_Start+0x14e>
 8008634:	2300      	movs	r3, #0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d007      	beq.n	800864a <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008648:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a25      	ldr	r2, [pc, #148]	; (80086e4 <HAL_TIM_OC_Start+0x1fc>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d022      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800865c:	d01d      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a26      	ldr	r2, [pc, #152]	; (80086fc <HAL_TIM_OC_Start+0x214>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d018      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a24      	ldr	r2, [pc, #144]	; (8008700 <HAL_TIM_OC_Start+0x218>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d013      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a23      	ldr	r2, [pc, #140]	; (8008704 <HAL_TIM_OC_Start+0x21c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d00e      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a19      	ldr	r2, [pc, #100]	; (80086e8 <HAL_TIM_OC_Start+0x200>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d009      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a18      	ldr	r2, [pc, #96]	; (80086ec <HAL_TIM_OC_Start+0x204>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d004      	beq.n	800869a <HAL_TIM_OC_Start+0x1b2>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a18      	ldr	r2, [pc, #96]	; (80086f8 <HAL_TIM_OC_Start+0x210>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d115      	bne.n	80086c6 <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	4b19      	ldr	r3, [pc, #100]	; (8008708 <HAL_TIM_OC_Start+0x220>)
 80086a2:	4013      	ands	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2b06      	cmp	r3, #6
 80086aa:	d015      	beq.n	80086d8 <HAL_TIM_OC_Start+0x1f0>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086b2:	d011      	beq.n	80086d8 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 0201 	orr.w	r2, r2, #1
 80086c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086c4:	e008      	b.n	80086d8 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f042 0201 	orr.w	r2, r2, #1
 80086d4:	601a      	str	r2, [r3, #0]
 80086d6:	e000      	b.n	80086da <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3710      	adds	r7, #16
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	40012c00 	.word	0x40012c00
 80086e8:	40013400 	.word	0x40013400
 80086ec:	40014000 	.word	0x40014000
 80086f0:	40014400 	.word	0x40014400
 80086f4:	40014800 	.word	0x40014800
 80086f8:	40015000 	.word	0x40015000
 80086fc:	40000400 	.word	0x40000400
 8008700:	40000800 	.word	0x40000800
 8008704:	40000c00 	.word	0x40000c00
 8008708:	00010007 	.word	0x00010007

0800870c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	60b9      	str	r1, [r7, #8]
 8008716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008722:	2b01      	cmp	r3, #1
 8008724:	d101      	bne.n	800872a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008726:	2302      	movs	r3, #2
 8008728:	e066      	b.n	80087f8 <HAL_TIM_OC_ConfigChannel+0xec>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2b14      	cmp	r3, #20
 8008736:	d857      	bhi.n	80087e8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8008738:	a201      	add	r2, pc, #4	; (adr r2, 8008740 <HAL_TIM_OC_ConfigChannel+0x34>)
 800873a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873e:	bf00      	nop
 8008740:	08008795 	.word	0x08008795
 8008744:	080087e9 	.word	0x080087e9
 8008748:	080087e9 	.word	0x080087e9
 800874c:	080087e9 	.word	0x080087e9
 8008750:	080087a3 	.word	0x080087a3
 8008754:	080087e9 	.word	0x080087e9
 8008758:	080087e9 	.word	0x080087e9
 800875c:	080087e9 	.word	0x080087e9
 8008760:	080087b1 	.word	0x080087b1
 8008764:	080087e9 	.word	0x080087e9
 8008768:	080087e9 	.word	0x080087e9
 800876c:	080087e9 	.word	0x080087e9
 8008770:	080087bf 	.word	0x080087bf
 8008774:	080087e9 	.word	0x080087e9
 8008778:	080087e9 	.word	0x080087e9
 800877c:	080087e9 	.word	0x080087e9
 8008780:	080087cd 	.word	0x080087cd
 8008784:	080087e9 	.word	0x080087e9
 8008788:	080087e9 	.word	0x080087e9
 800878c:	080087e9 	.word	0x080087e9
 8008790:	080087db 	.word	0x080087db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68b9      	ldr	r1, [r7, #8]
 800879a:	4618      	mov	r0, r3
 800879c:	f000 f9e4 	bl	8008b68 <TIM_OC1_SetConfig>
      break;
 80087a0:	e025      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68b9      	ldr	r1, [r7, #8]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 fa77 	bl	8008c9c <TIM_OC2_SetConfig>
      break;
 80087ae:	e01e      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68b9      	ldr	r1, [r7, #8]
 80087b6:	4618      	mov	r0, r3
 80087b8:	f000 fb04 	bl	8008dc4 <TIM_OC3_SetConfig>
      break;
 80087bc:	e017      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68b9      	ldr	r1, [r7, #8]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f000 fb8f 	bl	8008ee8 <TIM_OC4_SetConfig>
      break;
 80087ca:	e010      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68b9      	ldr	r1, [r7, #8]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f000 fc1c 	bl	8009010 <TIM_OC5_SetConfig>
      break;
 80087d8:	e009      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68b9      	ldr	r1, [r7, #8]
 80087e0:	4618      	mov	r0, r3
 80087e2:	f000 fc7f 	bl	80090e4 <TIM_OC6_SetConfig>
      break;
 80087e6:	e002      	b.n	80087ee <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	75fb      	strb	r3, [r7, #23]
      break;
 80087ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3718      	adds	r7, #24
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008814:	2b01      	cmp	r3, #1
 8008816:	d101      	bne.n	800881c <HAL_TIM_ConfigClockSource+0x1c>
 8008818:	2302      	movs	r3, #2
 800881a:	e0ee      	b.n	80089fa <HAL_TIM_ConfigClockSource+0x1fa>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2202      	movs	r2, #2
 8008828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800883a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800883e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008846:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68ba      	ldr	r2, [r7, #8]
 800884e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a6b      	ldr	r2, [pc, #428]	; (8008a04 <HAL_TIM_ConfigClockSource+0x204>)
 8008856:	4293      	cmp	r3, r2
 8008858:	f000 80b9 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800885c:	4a69      	ldr	r2, [pc, #420]	; (8008a04 <HAL_TIM_ConfigClockSource+0x204>)
 800885e:	4293      	cmp	r3, r2
 8008860:	f200 80be 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008864:	4a68      	ldr	r2, [pc, #416]	; (8008a08 <HAL_TIM_ConfigClockSource+0x208>)
 8008866:	4293      	cmp	r3, r2
 8008868:	f000 80b1 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800886c:	4a66      	ldr	r2, [pc, #408]	; (8008a08 <HAL_TIM_ConfigClockSource+0x208>)
 800886e:	4293      	cmp	r3, r2
 8008870:	f200 80b6 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008874:	4a65      	ldr	r2, [pc, #404]	; (8008a0c <HAL_TIM_ConfigClockSource+0x20c>)
 8008876:	4293      	cmp	r3, r2
 8008878:	f000 80a9 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800887c:	4a63      	ldr	r2, [pc, #396]	; (8008a0c <HAL_TIM_ConfigClockSource+0x20c>)
 800887e:	4293      	cmp	r3, r2
 8008880:	f200 80ae 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008884:	4a62      	ldr	r2, [pc, #392]	; (8008a10 <HAL_TIM_ConfigClockSource+0x210>)
 8008886:	4293      	cmp	r3, r2
 8008888:	f000 80a1 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800888c:	4a60      	ldr	r2, [pc, #384]	; (8008a10 <HAL_TIM_ConfigClockSource+0x210>)
 800888e:	4293      	cmp	r3, r2
 8008890:	f200 80a6 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008894:	4a5f      	ldr	r2, [pc, #380]	; (8008a14 <HAL_TIM_ConfigClockSource+0x214>)
 8008896:	4293      	cmp	r3, r2
 8008898:	f000 8099 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800889c:	4a5d      	ldr	r2, [pc, #372]	; (8008a14 <HAL_TIM_ConfigClockSource+0x214>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	f200 809e 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088a4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80088a8:	f000 8091 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 80088ac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80088b0:	f200 8096 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088b8:	f000 8089 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 80088bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088c0:	f200 808e 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088c8:	d03e      	beq.n	8008948 <HAL_TIM_ConfigClockSource+0x148>
 80088ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088ce:	f200 8087 	bhi.w	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088d6:	f000 8086 	beq.w	80089e6 <HAL_TIM_ConfigClockSource+0x1e6>
 80088da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088de:	d87f      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088e0:	2b70      	cmp	r3, #112	; 0x70
 80088e2:	d01a      	beq.n	800891a <HAL_TIM_ConfigClockSource+0x11a>
 80088e4:	2b70      	cmp	r3, #112	; 0x70
 80088e6:	d87b      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088e8:	2b60      	cmp	r3, #96	; 0x60
 80088ea:	d050      	beq.n	800898e <HAL_TIM_ConfigClockSource+0x18e>
 80088ec:	2b60      	cmp	r3, #96	; 0x60
 80088ee:	d877      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088f0:	2b50      	cmp	r3, #80	; 0x50
 80088f2:	d03c      	beq.n	800896e <HAL_TIM_ConfigClockSource+0x16e>
 80088f4:	2b50      	cmp	r3, #80	; 0x50
 80088f6:	d873      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 80088f8:	2b40      	cmp	r3, #64	; 0x40
 80088fa:	d058      	beq.n	80089ae <HAL_TIM_ConfigClockSource+0x1ae>
 80088fc:	2b40      	cmp	r3, #64	; 0x40
 80088fe:	d86f      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008900:	2b30      	cmp	r3, #48	; 0x30
 8008902:	d064      	beq.n	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 8008904:	2b30      	cmp	r3, #48	; 0x30
 8008906:	d86b      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008908:	2b20      	cmp	r3, #32
 800890a:	d060      	beq.n	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 800890c:	2b20      	cmp	r3, #32
 800890e:	d867      	bhi.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
 8008910:	2b00      	cmp	r3, #0
 8008912:	d05c      	beq.n	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 8008914:	2b10      	cmp	r3, #16
 8008916:	d05a      	beq.n	80089ce <HAL_TIM_ConfigClockSource+0x1ce>
 8008918:	e062      	b.n	80089e0 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6818      	ldr	r0, [r3, #0]
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	6899      	ldr	r1, [r3, #8]
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	685a      	ldr	r2, [r3, #4]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f000 fcc3 	bl	80092b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800893c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	609a      	str	r2, [r3, #8]
      break;
 8008946:	e04f      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6818      	ldr	r0, [r3, #0]
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	6899      	ldr	r1, [r3, #8]
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	f000 fcac 	bl	80092b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	689a      	ldr	r2, [r3, #8]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800896a:	609a      	str	r2, [r3, #8]
      break;
 800896c:	e03c      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6818      	ldr	r0, [r3, #0]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	6859      	ldr	r1, [r3, #4]
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	461a      	mov	r2, r3
 800897c:	f000 fc1e 	bl	80091bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2150      	movs	r1, #80	; 0x50
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fc77 	bl	800927a <TIM_ITRx_SetConfig>
      break;
 800898c:	e02c      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6818      	ldr	r0, [r3, #0]
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	6859      	ldr	r1, [r3, #4]
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	461a      	mov	r2, r3
 800899c:	f000 fc3d 	bl	800921a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2160      	movs	r1, #96	; 0x60
 80089a6:	4618      	mov	r0, r3
 80089a8:	f000 fc67 	bl	800927a <TIM_ITRx_SetConfig>
      break;
 80089ac:	e01c      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6818      	ldr	r0, [r3, #0]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	6859      	ldr	r1, [r3, #4]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	461a      	mov	r2, r3
 80089bc:	f000 fbfe 	bl	80091bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2140      	movs	r1, #64	; 0x40
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 fc57 	bl	800927a <TIM_ITRx_SetConfig>
      break;
 80089cc:	e00c      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4619      	mov	r1, r3
 80089d8:	4610      	mov	r0, r2
 80089da:	f000 fc4e 	bl	800927a <TIM_ITRx_SetConfig>
      break;
 80089de:	e003      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	73fb      	strb	r3, [r7, #15]
      break;
 80089e4:	e000      	b.n	80089e8 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 80089e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	00100070 	.word	0x00100070
 8008a08:	00100050 	.word	0x00100050
 8008a0c:	00100040 	.word	0x00100040
 8008a10:	00100030 	.word	0x00100030
 8008a14:	00100020 	.word	0x00100020

08008a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a46      	ldr	r2, [pc, #280]	; (8008b44 <TIM_Base_SetConfig+0x12c>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d017      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a36:	d013      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a43      	ldr	r2, [pc, #268]	; (8008b48 <TIM_Base_SetConfig+0x130>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d00f      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a42      	ldr	r2, [pc, #264]	; (8008b4c <TIM_Base_SetConfig+0x134>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00b      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a41      	ldr	r2, [pc, #260]	; (8008b50 <TIM_Base_SetConfig+0x138>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d007      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a40      	ldr	r2, [pc, #256]	; (8008b54 <TIM_Base_SetConfig+0x13c>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d003      	beq.n	8008a60 <TIM_Base_SetConfig+0x48>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a3f      	ldr	r2, [pc, #252]	; (8008b58 <TIM_Base_SetConfig+0x140>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d108      	bne.n	8008a72 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	68fa      	ldr	r2, [r7, #12]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a33      	ldr	r2, [pc, #204]	; (8008b44 <TIM_Base_SetConfig+0x12c>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d023      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a80:	d01f      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a30      	ldr	r2, [pc, #192]	; (8008b48 <TIM_Base_SetConfig+0x130>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d01b      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a2f      	ldr	r2, [pc, #188]	; (8008b4c <TIM_Base_SetConfig+0x134>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d017      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a2e      	ldr	r2, [pc, #184]	; (8008b50 <TIM_Base_SetConfig+0x138>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d013      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a2d      	ldr	r2, [pc, #180]	; (8008b54 <TIM_Base_SetConfig+0x13c>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d00f      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a2d      	ldr	r2, [pc, #180]	; (8008b5c <TIM_Base_SetConfig+0x144>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d00b      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a2c      	ldr	r2, [pc, #176]	; (8008b60 <TIM_Base_SetConfig+0x148>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d007      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a2b      	ldr	r2, [pc, #172]	; (8008b64 <TIM_Base_SetConfig+0x14c>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d003      	beq.n	8008ac2 <TIM_Base_SetConfig+0xaa>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a26      	ldr	r2, [pc, #152]	; (8008b58 <TIM_Base_SetConfig+0x140>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d108      	bne.n	8008ad4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	695b      	ldr	r3, [r3, #20]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	689a      	ldr	r2, [r3, #8]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a12      	ldr	r2, [pc, #72]	; (8008b44 <TIM_Base_SetConfig+0x12c>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d013      	beq.n	8008b28 <TIM_Base_SetConfig+0x110>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4a14      	ldr	r2, [pc, #80]	; (8008b54 <TIM_Base_SetConfig+0x13c>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d00f      	beq.n	8008b28 <TIM_Base_SetConfig+0x110>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a14      	ldr	r2, [pc, #80]	; (8008b5c <TIM_Base_SetConfig+0x144>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d00b      	beq.n	8008b28 <TIM_Base_SetConfig+0x110>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a13      	ldr	r2, [pc, #76]	; (8008b60 <TIM_Base_SetConfig+0x148>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d007      	beq.n	8008b28 <TIM_Base_SetConfig+0x110>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4a12      	ldr	r2, [pc, #72]	; (8008b64 <TIM_Base_SetConfig+0x14c>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d003      	beq.n	8008b28 <TIM_Base_SetConfig+0x110>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a0d      	ldr	r2, [pc, #52]	; (8008b58 <TIM_Base_SetConfig+0x140>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d103      	bne.n	8008b30 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	691a      	ldr	r2, [r3, #16]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	615a      	str	r2, [r3, #20]
}
 8008b36:	bf00      	nop
 8008b38:	3714      	adds	r7, #20
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	40012c00 	.word	0x40012c00
 8008b48:	40000400 	.word	0x40000400
 8008b4c:	40000800 	.word	0x40000800
 8008b50:	40000c00 	.word	0x40000c00
 8008b54:	40013400 	.word	0x40013400
 8008b58:	40015000 	.word	0x40015000
 8008b5c:	40014000 	.word	0x40014000
 8008b60:	40014400 	.word	0x40014400
 8008b64:	40014800 	.word	0x40014800

08008b68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b087      	sub	sp, #28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	f023 0201 	bic.w	r2, r3, #1
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
 8008b82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 0303 	bic.w	r3, r3, #3
 8008ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	f023 0302 	bic.w	r3, r3, #2
 8008bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a30      	ldr	r2, [pc, #192]	; (8008c84 <TIM_OC1_SetConfig+0x11c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d013      	beq.n	8008bf0 <TIM_OC1_SetConfig+0x88>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a2f      	ldr	r2, [pc, #188]	; (8008c88 <TIM_OC1_SetConfig+0x120>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d00f      	beq.n	8008bf0 <TIM_OC1_SetConfig+0x88>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a2e      	ldr	r2, [pc, #184]	; (8008c8c <TIM_OC1_SetConfig+0x124>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d00b      	beq.n	8008bf0 <TIM_OC1_SetConfig+0x88>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a2d      	ldr	r2, [pc, #180]	; (8008c90 <TIM_OC1_SetConfig+0x128>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d007      	beq.n	8008bf0 <TIM_OC1_SetConfig+0x88>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a2c      	ldr	r2, [pc, #176]	; (8008c94 <TIM_OC1_SetConfig+0x12c>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d003      	beq.n	8008bf0 <TIM_OC1_SetConfig+0x88>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a2b      	ldr	r2, [pc, #172]	; (8008c98 <TIM_OC1_SetConfig+0x130>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d10c      	bne.n	8008c0a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	f023 0308 	bic.w	r3, r3, #8
 8008bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	697a      	ldr	r2, [r7, #20]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	f023 0304 	bic.w	r3, r3, #4
 8008c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a1d      	ldr	r2, [pc, #116]	; (8008c84 <TIM_OC1_SetConfig+0x11c>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d013      	beq.n	8008c3a <TIM_OC1_SetConfig+0xd2>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a1c      	ldr	r2, [pc, #112]	; (8008c88 <TIM_OC1_SetConfig+0x120>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d00f      	beq.n	8008c3a <TIM_OC1_SetConfig+0xd2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a1b      	ldr	r2, [pc, #108]	; (8008c8c <TIM_OC1_SetConfig+0x124>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d00b      	beq.n	8008c3a <TIM_OC1_SetConfig+0xd2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a1a      	ldr	r2, [pc, #104]	; (8008c90 <TIM_OC1_SetConfig+0x128>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d007      	beq.n	8008c3a <TIM_OC1_SetConfig+0xd2>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a19      	ldr	r2, [pc, #100]	; (8008c94 <TIM_OC1_SetConfig+0x12c>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d003      	beq.n	8008c3a <TIM_OC1_SetConfig+0xd2>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a18      	ldr	r2, [pc, #96]	; (8008c98 <TIM_OC1_SetConfig+0x130>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d111      	bne.n	8008c5e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	699b      	ldr	r3, [r3, #24]
 8008c58:	693a      	ldr	r2, [r7, #16]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	621a      	str	r2, [r3, #32]
}
 8008c78:	bf00      	nop
 8008c7a:	371c      	adds	r7, #28
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr
 8008c84:	40012c00 	.word	0x40012c00
 8008c88:	40013400 	.word	0x40013400
 8008c8c:	40014000 	.word	0x40014000
 8008c90:	40014400 	.word	0x40014400
 8008c94:	40014800 	.word	0x40014800
 8008c98:	40015000 	.word	0x40015000

08008c9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b087      	sub	sp, #28
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a1b      	ldr	r3, [r3, #32]
 8008caa:	f023 0210 	bic.w	r2, r3, #16
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	021b      	lsls	r3, r3, #8
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	f023 0320 	bic.w	r3, r3, #32
 8008cea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	697a      	ldr	r2, [r7, #20]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a2c      	ldr	r2, [pc, #176]	; (8008dac <TIM_OC2_SetConfig+0x110>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d007      	beq.n	8008d10 <TIM_OC2_SetConfig+0x74>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a2b      	ldr	r2, [pc, #172]	; (8008db0 <TIM_OC2_SetConfig+0x114>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d003      	beq.n	8008d10 <TIM_OC2_SetConfig+0x74>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a2a      	ldr	r2, [pc, #168]	; (8008db4 <TIM_OC2_SetConfig+0x118>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d10d      	bne.n	8008d2c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	4a1f      	ldr	r2, [pc, #124]	; (8008dac <TIM_OC2_SetConfig+0x110>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d013      	beq.n	8008d5c <TIM_OC2_SetConfig+0xc0>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4a1e      	ldr	r2, [pc, #120]	; (8008db0 <TIM_OC2_SetConfig+0x114>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d00f      	beq.n	8008d5c <TIM_OC2_SetConfig+0xc0>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	4a1e      	ldr	r2, [pc, #120]	; (8008db8 <TIM_OC2_SetConfig+0x11c>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d00b      	beq.n	8008d5c <TIM_OC2_SetConfig+0xc0>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4a1d      	ldr	r2, [pc, #116]	; (8008dbc <TIM_OC2_SetConfig+0x120>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d007      	beq.n	8008d5c <TIM_OC2_SetConfig+0xc0>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	4a1c      	ldr	r2, [pc, #112]	; (8008dc0 <TIM_OC2_SetConfig+0x124>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d003      	beq.n	8008d5c <TIM_OC2_SetConfig+0xc0>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a17      	ldr	r2, [pc, #92]	; (8008db4 <TIM_OC2_SetConfig+0x118>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d113      	bne.n	8008d84 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	695b      	ldr	r3, [r3, #20]
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	699b      	ldr	r3, [r3, #24]
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	693a      	ldr	r2, [r7, #16]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	621a      	str	r2, [r3, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	371c      	adds	r7, #28
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	40012c00 	.word	0x40012c00
 8008db0:	40013400 	.word	0x40013400
 8008db4:	40015000 	.word	0x40015000
 8008db8:	40014000 	.word	0x40014000
 8008dbc:	40014400 	.word	0x40014400
 8008dc0:	40014800 	.word	0x40014800

08008dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b087      	sub	sp, #28
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a1b      	ldr	r3, [r3, #32]
 8008dde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f023 0303 	bic.w	r3, r3, #3
 8008dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	021b      	lsls	r3, r3, #8
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a2b      	ldr	r2, [pc, #172]	; (8008ed0 <TIM_OC3_SetConfig+0x10c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d007      	beq.n	8008e36 <TIM_OC3_SetConfig+0x72>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a2a      	ldr	r2, [pc, #168]	; (8008ed4 <TIM_OC3_SetConfig+0x110>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d003      	beq.n	8008e36 <TIM_OC3_SetConfig+0x72>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a29      	ldr	r2, [pc, #164]	; (8008ed8 <TIM_OC3_SetConfig+0x114>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d10d      	bne.n	8008e52 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	021b      	lsls	r3, r3, #8
 8008e44:	697a      	ldr	r2, [r7, #20]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a1e      	ldr	r2, [pc, #120]	; (8008ed0 <TIM_OC3_SetConfig+0x10c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d013      	beq.n	8008e82 <TIM_OC3_SetConfig+0xbe>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a1d      	ldr	r2, [pc, #116]	; (8008ed4 <TIM_OC3_SetConfig+0x110>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d00f      	beq.n	8008e82 <TIM_OC3_SetConfig+0xbe>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a1d      	ldr	r2, [pc, #116]	; (8008edc <TIM_OC3_SetConfig+0x118>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d00b      	beq.n	8008e82 <TIM_OC3_SetConfig+0xbe>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a1c      	ldr	r2, [pc, #112]	; (8008ee0 <TIM_OC3_SetConfig+0x11c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d007      	beq.n	8008e82 <TIM_OC3_SetConfig+0xbe>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a1b      	ldr	r2, [pc, #108]	; (8008ee4 <TIM_OC3_SetConfig+0x120>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d003      	beq.n	8008e82 <TIM_OC3_SetConfig+0xbe>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a16      	ldr	r2, [pc, #88]	; (8008ed8 <TIM_OC3_SetConfig+0x114>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d113      	bne.n	8008eaa <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	695b      	ldr	r3, [r3, #20]
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	011b      	lsls	r3, r3, #4
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	693a      	ldr	r2, [r7, #16]
 8008eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	685a      	ldr	r2, [r3, #4]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	697a      	ldr	r2, [r7, #20]
 8008ec2:	621a      	str	r2, [r3, #32]
}
 8008ec4:	bf00      	nop
 8008ec6:	371c      	adds	r7, #28
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	40012c00 	.word	0x40012c00
 8008ed4:	40013400 	.word	0x40013400
 8008ed8:	40015000 	.word	0x40015000
 8008edc:	40014000 	.word	0x40014000
 8008ee0:	40014400 	.word	0x40014400
 8008ee4:	40014800 	.word	0x40014800

08008ee8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b087      	sub	sp, #28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	021b      	lsls	r3, r3, #8
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	031b      	lsls	r3, r3, #12
 8008f3e:	697a      	ldr	r2, [r7, #20]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a2c      	ldr	r2, [pc, #176]	; (8008ff8 <TIM_OC4_SetConfig+0x110>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d007      	beq.n	8008f5c <TIM_OC4_SetConfig+0x74>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a2b      	ldr	r2, [pc, #172]	; (8008ffc <TIM_OC4_SetConfig+0x114>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d003      	beq.n	8008f5c <TIM_OC4_SetConfig+0x74>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a2a      	ldr	r2, [pc, #168]	; (8009000 <TIM_OC4_SetConfig+0x118>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d10d      	bne.n	8008f78 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	031b      	lsls	r3, r3, #12
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a1f      	ldr	r2, [pc, #124]	; (8008ff8 <TIM_OC4_SetConfig+0x110>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d013      	beq.n	8008fa8 <TIM_OC4_SetConfig+0xc0>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a1e      	ldr	r2, [pc, #120]	; (8008ffc <TIM_OC4_SetConfig+0x114>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d00f      	beq.n	8008fa8 <TIM_OC4_SetConfig+0xc0>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a1e      	ldr	r2, [pc, #120]	; (8009004 <TIM_OC4_SetConfig+0x11c>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d00b      	beq.n	8008fa8 <TIM_OC4_SetConfig+0xc0>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a1d      	ldr	r2, [pc, #116]	; (8009008 <TIM_OC4_SetConfig+0x120>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d007      	beq.n	8008fa8 <TIM_OC4_SetConfig+0xc0>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	4a1c      	ldr	r2, [pc, #112]	; (800900c <TIM_OC4_SetConfig+0x124>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d003      	beq.n	8008fa8 <TIM_OC4_SetConfig+0xc0>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a17      	ldr	r2, [pc, #92]	; (8009000 <TIM_OC4_SetConfig+0x118>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d113      	bne.n	8008fd0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fae:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008fb6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	019b      	lsls	r3, r3, #6
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	019b      	lsls	r3, r3, #6
 8008fca:	693a      	ldr	r2, [r7, #16]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	693a      	ldr	r2, [r7, #16]
 8008fd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	68fa      	ldr	r2, [r7, #12]
 8008fda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	621a      	str	r2, [r3, #32]
}
 8008fea:	bf00      	nop
 8008fec:	371c      	adds	r7, #28
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	40012c00 	.word	0x40012c00
 8008ffc:	40013400 	.word	0x40013400
 8009000:	40015000 	.word	0x40015000
 8009004:	40014000 	.word	0x40014000
 8009008:	40014400 	.word	0x40014400
 800900c:	40014800 	.word	0x40014800

08009010 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009010:	b480      	push	{r7}
 8009012:	b087      	sub	sp, #28
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a1b      	ldr	r3, [r3, #32]
 800901e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800903e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	4313      	orrs	r3, r2
 800904c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009054:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	041b      	lsls	r3, r3, #16
 800905c:	693a      	ldr	r2, [r7, #16]
 800905e:	4313      	orrs	r3, r2
 8009060:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a19      	ldr	r2, [pc, #100]	; (80090cc <TIM_OC5_SetConfig+0xbc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d013      	beq.n	8009092 <TIM_OC5_SetConfig+0x82>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a18      	ldr	r2, [pc, #96]	; (80090d0 <TIM_OC5_SetConfig+0xc0>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d00f      	beq.n	8009092 <TIM_OC5_SetConfig+0x82>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a17      	ldr	r2, [pc, #92]	; (80090d4 <TIM_OC5_SetConfig+0xc4>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d00b      	beq.n	8009092 <TIM_OC5_SetConfig+0x82>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a16      	ldr	r2, [pc, #88]	; (80090d8 <TIM_OC5_SetConfig+0xc8>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d007      	beq.n	8009092 <TIM_OC5_SetConfig+0x82>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a15      	ldr	r2, [pc, #84]	; (80090dc <TIM_OC5_SetConfig+0xcc>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d003      	beq.n	8009092 <TIM_OC5_SetConfig+0x82>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a14      	ldr	r2, [pc, #80]	; (80090e0 <TIM_OC5_SetConfig+0xd0>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d109      	bne.n	80090a6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009098:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	695b      	ldr	r3, [r3, #20]
 800909e:	021b      	lsls	r3, r3, #8
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	697a      	ldr	r2, [r7, #20]
 80090aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	685a      	ldr	r2, [r3, #4]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	621a      	str	r2, [r3, #32]
}
 80090c0:	bf00      	nop
 80090c2:	371c      	adds	r7, #28
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	40012c00 	.word	0x40012c00
 80090d0:	40013400 	.word	0x40013400
 80090d4:	40014000 	.word	0x40014000
 80090d8:	40014400 	.word	0x40014400
 80090dc:	40014800 	.word	0x40014800
 80090e0:	40015000 	.word	0x40015000

080090e4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b087      	sub	sp, #28
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a1b      	ldr	r3, [r3, #32]
 80090f2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6a1b      	ldr	r3, [r3, #32]
 80090fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800910a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	021b      	lsls	r3, r3, #8
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	4313      	orrs	r3, r2
 8009122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800912a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	051b      	lsls	r3, r3, #20
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	4313      	orrs	r3, r2
 8009136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a1a      	ldr	r2, [pc, #104]	; (80091a4 <TIM_OC6_SetConfig+0xc0>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d013      	beq.n	8009168 <TIM_OC6_SetConfig+0x84>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a19      	ldr	r2, [pc, #100]	; (80091a8 <TIM_OC6_SetConfig+0xc4>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d00f      	beq.n	8009168 <TIM_OC6_SetConfig+0x84>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a18      	ldr	r2, [pc, #96]	; (80091ac <TIM_OC6_SetConfig+0xc8>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d00b      	beq.n	8009168 <TIM_OC6_SetConfig+0x84>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a17      	ldr	r2, [pc, #92]	; (80091b0 <TIM_OC6_SetConfig+0xcc>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d007      	beq.n	8009168 <TIM_OC6_SetConfig+0x84>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a16      	ldr	r2, [pc, #88]	; (80091b4 <TIM_OC6_SetConfig+0xd0>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d003      	beq.n	8009168 <TIM_OC6_SetConfig+0x84>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a15      	ldr	r2, [pc, #84]	; (80091b8 <TIM_OC6_SetConfig+0xd4>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d109      	bne.n	800917c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800916e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	695b      	ldr	r3, [r3, #20]
 8009174:	029b      	lsls	r3, r3, #10
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4313      	orrs	r3, r2
 800917a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	621a      	str	r2, [r3, #32]
}
 8009196:	bf00      	nop
 8009198:	371c      	adds	r7, #28
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	40012c00 	.word	0x40012c00
 80091a8:	40013400 	.word	0x40013400
 80091ac:	40014000 	.word	0x40014000
 80091b0:	40014400 	.word	0x40014400
 80091b4:	40014800 	.word	0x40014800
 80091b8:	40015000 	.word	0x40015000

080091bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6a1b      	ldr	r3, [r3, #32]
 80091cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	f023 0201 	bic.w	r2, r3, #1
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f023 030a 	bic.w	r3, r3, #10
 80091f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091fa:	697a      	ldr	r2, [r7, #20]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	4313      	orrs	r3, r2
 8009200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	621a      	str	r2, [r3, #32]
}
 800920e:	bf00      	nop
 8009210:	371c      	adds	r7, #28
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800921a:	b480      	push	{r7}
 800921c:	b087      	sub	sp, #28
 800921e:	af00      	add	r7, sp, #0
 8009220:	60f8      	str	r0, [r7, #12]
 8009222:	60b9      	str	r1, [r7, #8]
 8009224:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	f023 0210 	bic.w	r2, r3, #16
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6a1b      	ldr	r3, [r3, #32]
 800923c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	031b      	lsls	r3, r3, #12
 800924a:	697a      	ldr	r2, [r7, #20]
 800924c:	4313      	orrs	r3, r2
 800924e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009256:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	693a      	ldr	r2, [r7, #16]
 800925e:	4313      	orrs	r3, r2
 8009260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	693a      	ldr	r2, [r7, #16]
 800926c:	621a      	str	r2, [r3, #32]
}
 800926e:	bf00      	nop
 8009270:	371c      	adds	r7, #28
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800927a:	b480      	push	{r7}
 800927c:	b085      	sub	sp, #20
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
 8009282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009294:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009296:	683a      	ldr	r2, [r7, #0]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4313      	orrs	r3, r2
 800929c:	f043 0307 	orr.w	r3, r3, #7
 80092a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	609a      	str	r2, [r3, #8]
}
 80092a8:	bf00      	nop
 80092aa:	3714      	adds	r7, #20
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b087      	sub	sp, #28
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
 80092c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	021a      	lsls	r2, r3, #8
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	431a      	orrs	r2, r3
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4313      	orrs	r3, r2
 80092dc:	697a      	ldr	r2, [r7, #20]
 80092de:	4313      	orrs	r3, r2
 80092e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	609a      	str	r2, [r3, #8]
}
 80092e8:	bf00      	nop
 80092ea:	371c      	adds	r7, #28
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b087      	sub	sp, #28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	f003 031f 	and.w	r3, r3, #31
 8009306:	2201      	movs	r2, #1
 8009308:	fa02 f303 	lsl.w	r3, r2, r3
 800930c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	6a1a      	ldr	r2, [r3, #32]
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	43db      	mvns	r3, r3
 8009316:	401a      	ands	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6a1a      	ldr	r2, [r3, #32]
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f003 031f 	and.w	r3, r3, #31
 8009326:	6879      	ldr	r1, [r7, #4]
 8009328:	fa01 f303 	lsl.w	r3, r1, r3
 800932c:	431a      	orrs	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
	...

08009340 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009340:	b480      	push	{r7}
 8009342:	b085      	sub	sp, #20
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009350:	2b01      	cmp	r3, #1
 8009352:	d101      	bne.n	8009358 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009354:	2302      	movs	r3, #2
 8009356:	e074      	b.n	8009442 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2202      	movs	r2, #2
 8009364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a34      	ldr	r2, [pc, #208]	; (8009450 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d009      	beq.n	8009396 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a33      	ldr	r2, [pc, #204]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d004      	beq.n	8009396 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a31      	ldr	r2, [pc, #196]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d108      	bne.n	80093a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800939c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80093ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a21      	ldr	r2, [pc, #132]	; (8009450 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d022      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d8:	d01d      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a1f      	ldr	r2, [pc, #124]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d018      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a1d      	ldr	r2, [pc, #116]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d013      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a1c      	ldr	r2, [pc, #112]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d00e      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a15      	ldr	r2, [pc, #84]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d009      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a18      	ldr	r2, [pc, #96]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d004      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a11      	ldr	r2, [pc, #68]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d10c      	bne.n	8009430 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800941c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	68ba      	ldr	r2, [r7, #8]
 8009424:	4313      	orrs	r3, r2
 8009426:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	40012c00 	.word	0x40012c00
 8009454:	40013400 	.word	0x40013400
 8009458:	40015000 	.word	0x40015000
 800945c:	40000400 	.word	0x40000400
 8009460:	40000800 	.word	0x40000800
 8009464:	40000c00 	.word	0x40000c00
 8009468:	40014000 	.word	0x40014000

0800946c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009476:	2300      	movs	r3, #0
 8009478:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009480:	2b01      	cmp	r3, #1
 8009482:	d101      	bne.n	8009488 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009484:	2302      	movs	r3, #2
 8009486:	e096      	b.n	80095b6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	4313      	orrs	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	691b      	ldr	r3, [r3, #16]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	041b      	lsls	r3, r3, #16
 80094fe:	4313      	orrs	r3, r2
 8009500:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a2f      	ldr	r2, [pc, #188]	; (80095c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d009      	beq.n	8009520 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a2d      	ldr	r2, [pc, #180]	; (80095c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d004      	beq.n	8009520 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a2c      	ldr	r2, [pc, #176]	; (80095cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d106      	bne.n	800952e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	69db      	ldr	r3, [r3, #28]
 800952a:	4313      	orrs	r3, r2
 800952c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a24      	ldr	r2, [pc, #144]	; (80095c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d009      	beq.n	800954c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a22      	ldr	r2, [pc, #136]	; (80095c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d004      	beq.n	800954c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a21      	ldr	r2, [pc, #132]	; (80095cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d12b      	bne.n	80095a4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009556:	051b      	lsls	r3, r3, #20
 8009558:	4313      	orrs	r3, r2
 800955a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	6a1b      	ldr	r3, [r3, #32]
 8009566:	4313      	orrs	r3, r2
 8009568:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009574:	4313      	orrs	r3, r2
 8009576:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a11      	ldr	r2, [pc, #68]	; (80095c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d009      	beq.n	8009596 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a10      	ldr	r2, [pc, #64]	; (80095c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d004      	beq.n	8009596 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a0e      	ldr	r2, [pc, #56]	; (80095cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d106      	bne.n	80095a4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095a0:	4313      	orrs	r3, r2
 80095a2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	68fa      	ldr	r2, [r7, #12]
 80095aa:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095b4:	2300      	movs	r3, #0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3714      	adds	r7, #20
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	40012c00 	.word	0x40012c00
 80095c8:	40013400 	.word	0x40013400
 80095cc:	40015000 	.word	0x40015000

080095d0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80095e0:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80095e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80095f0:	2300      	movs	r3, #0
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3714      	adds	r7, #20
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr

080095fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80095fe:	b480      	push	{r7}
 8009600:	b085      	sub	sp, #20
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009606:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800960a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009612:	b29a      	uxth	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	b29b      	uxth	r3, r3
 8009618:	43db      	mvns	r3, r3
 800961a:	b29b      	uxth	r3, r3
 800961c:	4013      	ands	r3, r2
 800961e:	b29a      	uxth	r2, r3
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3714      	adds	r7, #20
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr

08009634 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009634:	b084      	sub	sp, #16
 8009636:	b480      	push	{r7}
 8009638:	b083      	sub	sp, #12
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
 800963e:	f107 0014 	add.w	r0, r7, #20
 8009642:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2201      	movs	r2, #1
 800964a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2200      	movs	r2, #0
 8009652:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	b004      	add	sp, #16
 8009674:	4770      	bx	lr
	...

08009678 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009678:	b480      	push	{r7}
 800967a:	b09d      	sub	sp, #116	; 0x74
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	781b      	ldrb	r3, [r3, #0]
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4413      	add	r3, r2
 8009692:	881b      	ldrh	r3, [r3, #0]
 8009694:	b29b      	uxth	r3, r3
 8009696:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800969a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800969e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	78db      	ldrb	r3, [r3, #3]
 80096a6:	2b03      	cmp	r3, #3
 80096a8:	d81f      	bhi.n	80096ea <USB_ActivateEndpoint+0x72>
 80096aa:	a201      	add	r2, pc, #4	; (adr r2, 80096b0 <USB_ActivateEndpoint+0x38>)
 80096ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b0:	080096c1 	.word	0x080096c1
 80096b4:	080096dd 	.word	0x080096dd
 80096b8:	080096f3 	.word	0x080096f3
 80096bc:	080096cf 	.word	0x080096cf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80096c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096c8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096cc:	e012      	b.n	80096f4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80096ce:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096d2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80096d6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096da:	e00b      	b.n	80096f4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80096dc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80096e4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096e8:	e004      	b.n	80096f4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80096ea:	2301      	movs	r3, #1
 80096ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80096f0:	e000      	b.n	80096f4 <USB_ActivateEndpoint+0x7c>
      break;
 80096f2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80096f4:	687a      	ldr	r2, [r7, #4]
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	441a      	add	r2, r3
 80096fe:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800970a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800970e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009712:	b29b      	uxth	r3, r3
 8009714:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4413      	add	r3, r2
 8009720:	881b      	ldrh	r3, [r3, #0]
 8009722:	b29b      	uxth	r3, r3
 8009724:	b21b      	sxth	r3, r3
 8009726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800972a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800972e:	b21a      	sxth	r2, r3
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	b21b      	sxth	r3, r3
 8009736:	4313      	orrs	r3, r2
 8009738:	b21b      	sxth	r3, r3
 800973a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	441a      	add	r2, r3
 8009748:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800974c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009750:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009754:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800975c:	b29b      	uxth	r3, r3
 800975e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	7b1b      	ldrb	r3, [r3, #12]
 8009764:	2b00      	cmp	r3, #0
 8009766:	f040 8149 	bne.w	80099fc <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	785b      	ldrb	r3, [r3, #1]
 800976e:	2b00      	cmp	r3, #0
 8009770:	f000 8084 	beq.w	800987c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	61bb      	str	r3, [r7, #24]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800977e:	b29b      	uxth	r3, r3
 8009780:	461a      	mov	r2, r3
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	4413      	add	r3, r2
 8009786:	61bb      	str	r3, [r7, #24]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	00da      	lsls	r2, r3, #3
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	4413      	add	r3, r2
 8009792:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009796:	617b      	str	r3, [r7, #20]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	88db      	ldrh	r3, [r3, #6]
 800979c:	085b      	lsrs	r3, r3, #1
 800979e:	b29b      	uxth	r3, r3
 80097a0:	005b      	lsls	r3, r3, #1
 80097a2:	b29a      	uxth	r2, r3
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	881b      	ldrh	r3, [r3, #0]
 80097b4:	827b      	strh	r3, [r7, #18]
 80097b6:	8a7b      	ldrh	r3, [r7, #18]
 80097b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d01b      	beq.n	80097f8 <USB_ActivateEndpoint+0x180>
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	781b      	ldrb	r3, [r3, #0]
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	881b      	ldrh	r3, [r3, #0]
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097d6:	823b      	strh	r3, [r7, #16]
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	441a      	add	r2, r3
 80097e2:	8a3b      	ldrh	r3, [r7, #16]
 80097e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	78db      	ldrb	r3, [r3, #3]
 80097fc:	2b01      	cmp	r3, #1
 80097fe:	d020      	beq.n	8009842 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	881b      	ldrh	r3, [r3, #0]
 800980c:	b29b      	uxth	r3, r3
 800980e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009816:	81bb      	strh	r3, [r7, #12]
 8009818:	89bb      	ldrh	r3, [r7, #12]
 800981a:	f083 0320 	eor.w	r3, r3, #32
 800981e:	81bb      	strh	r3, [r7, #12]
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	441a      	add	r2, r3
 800982a:	89bb      	ldrh	r3, [r7, #12]
 800982c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009830:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009834:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800983c:	b29b      	uxth	r3, r3
 800983e:	8013      	strh	r3, [r2, #0]
 8009840:	e2a6      	b.n	8009d90 <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	4413      	add	r3, r2
 800984c:	881b      	ldrh	r3, [r3, #0]
 800984e:	b29b      	uxth	r3, r3
 8009850:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009858:	81fb      	strh	r3, [r7, #14]
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	441a      	add	r2, r3
 8009864:	89fb      	ldrh	r3, [r7, #14]
 8009866:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800986a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800986e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009872:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009876:	b29b      	uxth	r3, r3
 8009878:	8013      	strh	r3, [r2, #0]
 800987a:	e289      	b.n	8009d90 <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	633b      	str	r3, [r7, #48]	; 0x30
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009886:	b29b      	uxth	r3, r3
 8009888:	461a      	mov	r2, r3
 800988a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800988c:	4413      	add	r3, r2
 800988e:	633b      	str	r3, [r7, #48]	; 0x30
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	00da      	lsls	r2, r3, #3
 8009896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009898:	4413      	add	r3, r2
 800989a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800989e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	88db      	ldrh	r3, [r3, #6]
 80098a4:	085b      	lsrs	r3, r3, #1
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	005b      	lsls	r3, r3, #1
 80098aa:	b29a      	uxth	r2, r3
 80098ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098ae:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	461a      	mov	r2, r3
 80098be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098c0:	4413      	add	r3, r2
 80098c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	00da      	lsls	r2, r3, #3
 80098ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098cc:	4413      	add	r3, r2
 80098ce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80098d2:	627b      	str	r3, [r7, #36]	; 0x24
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	691b      	ldr	r3, [r3, #16]
 80098d8:	2b3e      	cmp	r3, #62	; 0x3e
 80098da:	d918      	bls.n	800990e <USB_ActivateEndpoint+0x296>
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	691b      	ldr	r3, [r3, #16]
 80098e0:	095b      	lsrs	r3, r3, #5
 80098e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	f003 031f 	and.w	r3, r3, #31
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d102      	bne.n	80098f6 <USB_ActivateEndpoint+0x27e>
 80098f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098f2:	3b01      	subs	r3, #1
 80098f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80098f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	029b      	lsls	r3, r3, #10
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009906:	b29a      	uxth	r2, r3
 8009908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990a:	801a      	strh	r2, [r3, #0]
 800990c:	e029      	b.n	8009962 <USB_ActivateEndpoint+0x2ea>
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d112      	bne.n	800993c <USB_ActivateEndpoint+0x2c4>
 8009916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	b29b      	uxth	r3, r3
 800991c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009920:	b29a      	uxth	r2, r3
 8009922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009924:	801a      	strh	r2, [r3, #0]
 8009926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009928:	881b      	ldrh	r3, [r3, #0]
 800992a:	b29b      	uxth	r3, r3
 800992c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009934:	b29a      	uxth	r2, r3
 8009936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009938:	801a      	strh	r2, [r3, #0]
 800993a:	e012      	b.n	8009962 <USB_ActivateEndpoint+0x2ea>
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	085b      	lsrs	r3, r3, #1
 8009942:	66bb      	str	r3, [r7, #104]	; 0x68
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	f003 0301 	and.w	r3, r3, #1
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <USB_ActivateEndpoint+0x2de>
 8009950:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009952:	3301      	adds	r3, #1
 8009954:	66bb      	str	r3, [r7, #104]	; 0x68
 8009956:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009958:	b29b      	uxth	r3, r3
 800995a:	029b      	lsls	r3, r3, #10
 800995c:	b29a      	uxth	r2, r3
 800995e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009960:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	4413      	add	r3, r2
 800996c:	881b      	ldrh	r3, [r3, #0]
 800996e:	847b      	strh	r3, [r7, #34]	; 0x22
 8009970:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009976:	2b00      	cmp	r3, #0
 8009978:	d01b      	beq.n	80099b2 <USB_ActivateEndpoint+0x33a>
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	4413      	add	r3, r2
 8009984:	881b      	ldrh	r3, [r3, #0]
 8009986:	b29b      	uxth	r3, r3
 8009988:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800998c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009990:	843b      	strh	r3, [r7, #32]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	441a      	add	r2, r3
 800999c:	8c3b      	ldrh	r3, [r7, #32]
 800999e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80099aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099ae:	b29b      	uxth	r3, r3
 80099b0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4413      	add	r3, r2
 80099bc:	881b      	ldrh	r3, [r3, #0]
 80099be:	b29b      	uxth	r3, r3
 80099c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099c8:	83fb      	strh	r3, [r7, #30]
 80099ca:	8bfb      	ldrh	r3, [r7, #30]
 80099cc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80099d0:	83fb      	strh	r3, [r7, #30]
 80099d2:	8bfb      	ldrh	r3, [r7, #30]
 80099d4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80099d8:	83fb      	strh	r3, [r7, #30]
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	441a      	add	r2, r3
 80099e4:	8bfb      	ldrh	r3, [r7, #30]
 80099e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	8013      	strh	r3, [r2, #0]
 80099fa:	e1c9      	b.n	8009d90 <USB_ActivateEndpoint+0x718>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	78db      	ldrb	r3, [r3, #3]
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d11e      	bne.n	8009a42 <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4413      	add	r3, r2
 8009a0e:	881b      	ldrh	r3, [r3, #0]
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a1a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	441a      	add	r2, r3
 8009a28:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009a2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a34:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	8013      	strh	r3, [r2, #0]
 8009a40:	e01d      	b.n	8009a7e <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	881b      	ldrh	r3, [r3, #0]
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a58:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	441a      	add	r2, r3
 8009a66:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a8e:	4413      	add	r3, r2
 8009a90:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	00da      	lsls	r2, r3, #3
 8009a98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009aa0:	65bb      	str	r3, [r7, #88]	; 0x58
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	891b      	ldrh	r3, [r3, #8]
 8009aa6:	085b      	lsrs	r3, r3, #1
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	005b      	lsls	r3, r3, #1
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009ab0:	801a      	strh	r2, [r3, #0]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	657b      	str	r3, [r7, #84]	; 0x54
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	461a      	mov	r2, r3
 8009ac0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ac2:	4413      	add	r3, r2
 8009ac4:	657b      	str	r3, [r7, #84]	; 0x54
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	00da      	lsls	r2, r3, #3
 8009acc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ace:	4413      	add	r3, r2
 8009ad0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009ad4:	653b      	str	r3, [r7, #80]	; 0x50
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	895b      	ldrh	r3, [r3, #10]
 8009ada:	085b      	lsrs	r3, r3, #1
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	005b      	lsls	r3, r3, #1
 8009ae0:	b29a      	uxth	r2, r3
 8009ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ae4:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	785b      	ldrb	r3, [r3, #1]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f040 8093 	bne.w	8009c16 <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	781b      	ldrb	r3, [r3, #0]
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	881b      	ldrh	r3, [r3, #0]
 8009afc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009b00:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009b04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d01b      	beq.n	8009b44 <USB_ActivateEndpoint+0x4cc>
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4413      	add	r3, r2
 8009b16:	881b      	ldrh	r3, [r3, #0]
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b22:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	441a      	add	r2, r3
 8009b2e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009b30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	4413      	add	r3, r2
 8009b4e:	881b      	ldrh	r3, [r3, #0]
 8009b50:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009b52:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01b      	beq.n	8009b94 <USB_ActivateEndpoint+0x51c>
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4413      	add	r3, r2
 8009b66:	881b      	ldrh	r3, [r3, #0]
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b72:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	781b      	ldrb	r3, [r3, #0]
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	441a      	add	r2, r3
 8009b7e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009b80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b8c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	781b      	ldrb	r3, [r3, #0]
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4413      	add	r3, r2
 8009b9e:	881b      	ldrh	r3, [r3, #0]
 8009ba0:	b29b      	uxth	r3, r3
 8009ba2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009baa:	873b      	strh	r3, [r7, #56]	; 0x38
 8009bac:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009bae:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009bb2:	873b      	strh	r3, [r7, #56]	; 0x38
 8009bb4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009bb6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009bba:	873b      	strh	r3, [r7, #56]	; 0x38
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	441a      	add	r2, r3
 8009bc6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009bc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	4413      	add	r3, r2
 8009be6:	881b      	ldrh	r3, [r3, #0]
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bf2:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	441a      	add	r2, r3
 8009bfe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009c00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	8013      	strh	r3, [r2, #0]
 8009c14:	e0bc      	b.n	8009d90 <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	4413      	add	r3, r2
 8009c20:	881b      	ldrh	r3, [r3, #0]
 8009c22:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8009c26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d01d      	beq.n	8009c6e <USB_ActivateEndpoint+0x5f6>
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	881b      	ldrh	r3, [r3, #0]
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c48:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8009c4c:	687a      	ldr	r2, [r7, #4]
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	441a      	add	r2, r3
 8009c56:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009c5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	4413      	add	r3, r2
 8009c78:	881b      	ldrh	r3, [r3, #0]
 8009c7a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009c7e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d01d      	beq.n	8009cc6 <USB_ActivateEndpoint+0x64e>
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4413      	add	r3, r2
 8009c94:	881b      	ldrh	r3, [r3, #0]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ca0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	441a      	add	r2, r3
 8009cae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009cb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cbe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	78db      	ldrb	r3, [r3, #3]
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d024      	beq.n	8009d18 <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	4413      	add	r3, r2
 8009cd8:	881b      	ldrh	r3, [r3, #0]
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ce0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ce4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009ce8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009cec:	f083 0320 	eor.w	r3, r3, #32
 8009cf0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	441a      	add	r2, r3
 8009cfe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009d02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d12:	b29b      	uxth	r3, r3
 8009d14:	8013      	strh	r3, [r2, #0]
 8009d16:	e01d      	b.n	8009d54 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4413      	add	r3, r2
 8009d22:	881b      	ldrh	r3, [r3, #0]
 8009d24:	b29b      	uxth	r3, r3
 8009d26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d2e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	441a      	add	r2, r3
 8009d3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009d40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d6a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	441a      	add	r2, r3
 8009d78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009d7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009d90:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3774      	adds	r7, #116	; 0x74
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b08d      	sub	sp, #52	; 0x34
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	7b1b      	ldrb	r3, [r3, #12]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	f040 808e 	bne.w	8009ed0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	785b      	ldrb	r3, [r3, #1]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d044      	beq.n	8009e46 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	4413      	add	r3, r2
 8009dc6:	881b      	ldrh	r3, [r3, #0]
 8009dc8:	81bb      	strh	r3, [r7, #12]
 8009dca:	89bb      	ldrh	r3, [r7, #12]
 8009dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d01b      	beq.n	8009e0c <USB_DeactivateEndpoint+0x6c>
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	4413      	add	r3, r2
 8009dde:	881b      	ldrh	r3, [r3, #0]
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dea:	817b      	strh	r3, [r7, #10]
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	441a      	add	r2, r3
 8009df6:	897b      	ldrh	r3, [r7, #10]
 8009df8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dfc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	4413      	add	r3, r2
 8009e16:	881b      	ldrh	r3, [r3, #0]
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e22:	813b      	strh	r3, [r7, #8]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	441a      	add	r2, r3
 8009e2e:	893b      	ldrh	r3, [r7, #8]
 8009e30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	8013      	strh	r3, [r2, #0]
 8009e44:	e192      	b.n	800a16c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4413      	add	r3, r2
 8009e50:	881b      	ldrh	r3, [r3, #0]
 8009e52:	827b      	strh	r3, [r7, #18]
 8009e54:	8a7b      	ldrh	r3, [r7, #18]
 8009e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d01b      	beq.n	8009e96 <USB_DeactivateEndpoint+0xf6>
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	4413      	add	r3, r2
 8009e68:	881b      	ldrh	r3, [r3, #0]
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e74:	823b      	strh	r3, [r7, #16]
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	441a      	add	r2, r3
 8009e80:	8a3b      	ldrh	r3, [r7, #16]
 8009e82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	781b      	ldrb	r3, [r3, #0]
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	4413      	add	r3, r2
 8009ea0:	881b      	ldrh	r3, [r3, #0]
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009eac:	81fb      	strh	r3, [r7, #14]
 8009eae:	687a      	ldr	r2, [r7, #4]
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	441a      	add	r2, r3
 8009eb8:	89fb      	ldrh	r3, [r7, #14]
 8009eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	8013      	strh	r3, [r2, #0]
 8009ece:	e14d      	b.n	800a16c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	785b      	ldrb	r3, [r3, #1]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	f040 80a5 	bne.w	800a024 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	4413      	add	r3, r2
 8009ee4:	881b      	ldrh	r3, [r3, #0]
 8009ee6:	843b      	strh	r3, [r7, #32]
 8009ee8:	8c3b      	ldrh	r3, [r7, #32]
 8009eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d01b      	beq.n	8009f2a <USB_DeactivateEndpoint+0x18a>
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	881b      	ldrh	r3, [r3, #0]
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f08:	83fb      	strh	r3, [r7, #30]
 8009f0a:	687a      	ldr	r2, [r7, #4]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	441a      	add	r2, r3
 8009f14:	8bfb      	ldrh	r3, [r7, #30]
 8009f16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4413      	add	r3, r2
 8009f34:	881b      	ldrh	r3, [r3, #0]
 8009f36:	83bb      	strh	r3, [r7, #28]
 8009f38:	8bbb      	ldrh	r3, [r7, #28]
 8009f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d01b      	beq.n	8009f7a <USB_DeactivateEndpoint+0x1da>
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4413      	add	r3, r2
 8009f4c:	881b      	ldrh	r3, [r3, #0]
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f58:	837b      	strh	r3, [r7, #26]
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	441a      	add	r2, r3
 8009f64:	8b7b      	ldrh	r3, [r7, #26]
 8009f66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f72:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	4413      	add	r3, r2
 8009f84:	881b      	ldrh	r3, [r3, #0]
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f90:	833b      	strh	r3, [r7, #24]
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	781b      	ldrb	r3, [r3, #0]
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	441a      	add	r2, r3
 8009f9c:	8b3b      	ldrh	r3, [r7, #24]
 8009f9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009faa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4413      	add	r3, r2
 8009fbc:	881b      	ldrh	r3, [r3, #0]
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fc8:	82fb      	strh	r3, [r7, #22]
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	781b      	ldrb	r3, [r3, #0]
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	441a      	add	r2, r3
 8009fd4:	8afb      	ldrh	r3, [r7, #22]
 8009fd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	4413      	add	r3, r2
 8009ff4:	881b      	ldrh	r3, [r3, #0]
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ffc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a000:	82bb      	strh	r3, [r7, #20]
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	441a      	add	r2, r3
 800a00c:	8abb      	ldrh	r3, [r7, #20]
 800a00e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a012:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a01a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a01e:	b29b      	uxth	r3, r3
 800a020:	8013      	strh	r3, [r2, #0]
 800a022:	e0a3      	b.n	800a16c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4413      	add	r3, r2
 800a02e:	881b      	ldrh	r3, [r3, #0]
 800a030:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a032:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d01b      	beq.n	800a074 <USB_DeactivateEndpoint+0x2d4>
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	881b      	ldrh	r3, [r3, #0]
 800a048:	b29b      	uxth	r3, r3
 800a04a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a04e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a052:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	781b      	ldrb	r3, [r3, #0]
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	441a      	add	r2, r3
 800a05e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a060:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a064:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a068:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a06c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a070:	b29b      	uxth	r3, r3
 800a072:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	009b      	lsls	r3, r3, #2
 800a07c:	4413      	add	r3, r2
 800a07e:	881b      	ldrh	r3, [r3, #0]
 800a080:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a082:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d01b      	beq.n	800a0c4 <USB_DeactivateEndpoint+0x324>
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	4413      	add	r3, r2
 800a096:	881b      	ldrh	r3, [r3, #0]
 800a098:	b29b      	uxth	r3, r3
 800a09a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a09e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0a2:	853b      	strh	r3, [r7, #40]	; 0x28
 800a0a4:	687a      	ldr	r2, [r7, #4]
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	009b      	lsls	r3, r3, #2
 800a0ac:	441a      	add	r2, r3
 800a0ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a0b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a0bc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	4413      	add	r3, r2
 800a0ce:	881b      	ldrh	r3, [r3, #0]
 800a0d0:	b29b      	uxth	r3, r3
 800a0d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0da:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	441a      	add	r2, r3
 800a0e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a0f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4413      	add	r3, r2
 800a106:	881b      	ldrh	r3, [r3, #0]
 800a108:	b29b      	uxth	r3, r3
 800a10a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a10e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a112:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	441a      	add	r2, r3
 800a11e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a120:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a124:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a128:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a12c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a130:	b29b      	uxth	r3, r3
 800a132:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	4413      	add	r3, r2
 800a13e:	881b      	ldrh	r3, [r3, #0]
 800a140:	b29b      	uxth	r3, r3
 800a142:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a14a:	847b      	strh	r3, [r7, #34]	; 0x22
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	441a      	add	r2, r3
 800a156:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a158:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a15c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a160:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a168:	b29b      	uxth	r3, r3
 800a16a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3734      	adds	r7, #52	; 0x34
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr

0800a17a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a17a:	b580      	push	{r7, lr}
 800a17c:	b0c2      	sub	sp, #264	; 0x108
 800a17e:	af00      	add	r7, sp, #0
 800a180:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a184:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a188:	6018      	str	r0, [r3, #0]
 800a18a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a18e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a192:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	785b      	ldrb	r3, [r3, #1]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	f040 867b 	bne.w	800ae9c <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a1a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	699a      	ldr	r2, [r3, #24]
 800a1b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	691b      	ldr	r3, [r3, #16]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d908      	bls.n	800a1d4 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800a1c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	691b      	ldr	r3, [r3, #16]
 800a1ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a1d2:	e007      	b.n	800a1e4 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800a1d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a1e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	7b1b      	ldrb	r3, [r3, #12]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d13a      	bne.n	800a26a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a1f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	6959      	ldr	r1, [r3, #20]
 800a200:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a204:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	88da      	ldrh	r2, [r3, #6]
 800a20c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a210:	b29b      	uxth	r3, r3
 800a212:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a216:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a21a:	6800      	ldr	r0, [r0, #0]
 800a21c:	f001 fc1d 	bl	800ba5a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a220:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a224:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	613b      	str	r3, [r7, #16]
 800a22c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a230:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	461a      	mov	r2, r3
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	4413      	add	r3, r2
 800a242:	613b      	str	r3, [r7, #16]
 800a244:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a248:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	00da      	lsls	r2, r3, #3
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	4413      	add	r3, r2
 800a256:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a25a:	60fb      	str	r3, [r7, #12]
 800a25c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a260:	b29a      	uxth	r2, r3
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	801a      	strh	r2, [r3, #0]
 800a266:	f000 bde3 	b.w	800ae30 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a26a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a26e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	78db      	ldrb	r3, [r3, #3]
 800a276:	2b02      	cmp	r3, #2
 800a278:	f040 843a 	bne.w	800aaf0 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a27c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a280:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	6a1a      	ldr	r2, [r3, #32]
 800a288:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a28c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	429a      	cmp	r2, r3
 800a296:	f240 83b7 	bls.w	800aa08 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a29a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a29e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	881b      	ldrh	r3, [r3, #0]
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2c0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800a2c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	441a      	add	r2, r3
 800a2de:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a2e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2ea:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a2ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a2f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6a1a      	ldr	r2, [r3, #32]
 800a302:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a306:	1ad2      	subs	r2, r2, r3
 800a308:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a30c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a314:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a318:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a322:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	4413      	add	r3, r2
 800a32e:	881b      	ldrh	r3, [r3, #0]
 800a330:	b29b      	uxth	r3, r3
 800a332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a336:	2b00      	cmp	r3, #0
 800a338:	f000 81b3 	beq.w	800a6a2 <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a33c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a340:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	633b      	str	r3, [r7, #48]	; 0x30
 800a348:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a34c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	785b      	ldrb	r3, [r3, #1]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d16d      	bne.n	800a434 <USB_EPStartXfer+0x2ba>
 800a358:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a35c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	62bb      	str	r3, [r7, #40]	; 0x28
 800a364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a368:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a372:	b29b      	uxth	r3, r3
 800a374:	461a      	mov	r2, r3
 800a376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a378:	4413      	add	r3, r2
 800a37a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a37c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	00da      	lsls	r2, r3, #3
 800a38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38c:	4413      	add	r3, r2
 800a38e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a392:	627b      	str	r3, [r7, #36]	; 0x24
 800a394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a398:	2b3e      	cmp	r3, #62	; 0x3e
 800a39a:	d91c      	bls.n	800a3d6 <USB_EPStartXfer+0x25c>
 800a39c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3a0:	095b      	lsrs	r3, r3, #5
 800a3a2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a3a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3aa:	f003 031f 	and.w	r3, r3, #31
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d104      	bne.n	800a3bc <USB_EPStartXfer+0x242>
 800a3b2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a3bc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	029b      	lsls	r3, r3, #10
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d2:	801a      	strh	r2, [r3, #0]
 800a3d4:	e053      	b.n	800a47e <USB_EPStartXfer+0x304>
 800a3d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d112      	bne.n	800a404 <USB_EPStartXfer+0x28a>
 800a3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e0:	881b      	ldrh	r3, [r3, #0]
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a3e8:	b29a      	uxth	r2, r3
 800a3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ec:	801a      	strh	r2, [r3, #0]
 800a3ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3f0:	881b      	ldrh	r3, [r3, #0]
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3fc:	b29a      	uxth	r2, r3
 800a3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a400:	801a      	strh	r2, [r3, #0]
 800a402:	e03c      	b.n	800a47e <USB_EPStartXfer+0x304>
 800a404:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a408:	085b      	lsrs	r3, r3, #1
 800a40a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a40e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	2b00      	cmp	r3, #0
 800a418:	d004      	beq.n	800a424 <USB_EPStartXfer+0x2aa>
 800a41a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a41e:	3301      	adds	r3, #1
 800a420:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a424:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a428:	b29b      	uxth	r3, r3
 800a42a:	029b      	lsls	r3, r3, #10
 800a42c:	b29a      	uxth	r2, r3
 800a42e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a430:	801a      	strh	r2, [r3, #0]
 800a432:	e024      	b.n	800a47e <USB_EPStartXfer+0x304>
 800a434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	785b      	ldrb	r3, [r3, #1]
 800a440:	2b01      	cmp	r3, #1
 800a442:	d11c      	bne.n	800a47e <USB_EPStartXfer+0x304>
 800a444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a448:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a452:	b29b      	uxth	r3, r3
 800a454:	461a      	mov	r2, r3
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	4413      	add	r3, r2
 800a45a:	633b      	str	r3, [r7, #48]	; 0x30
 800a45c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	781b      	ldrb	r3, [r3, #0]
 800a468:	00da      	lsls	r2, r3, #3
 800a46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46c:	4413      	add	r3, r2
 800a46e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a472:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a474:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a478:	b29a      	uxth	r2, r3
 800a47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a47c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a47e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a482:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	895b      	ldrh	r3, [r3, #10]
 800a48a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a48e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a492:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	6959      	ldr	r1, [r3, #20]
 800a49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a4a4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a4a8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a4ac:	6800      	ldr	r0, [r0, #0]
 800a4ae:	f001 fad4 	bl	800ba5a <USB_WritePMA>
            ep->xfer_buff += len;
 800a4b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	695a      	ldr	r2, [r3, #20]
 800a4be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4c2:	441a      	add	r2, r3
 800a4c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a4d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	6a1a      	ldr	r2, [r3, #32]
 800a4dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	691b      	ldr	r3, [r3, #16]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d90f      	bls.n	800a50c <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800a4ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	6a1a      	ldr	r2, [r3, #32]
 800a4f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4fc:	1ad2      	subs	r2, r2, r3
 800a4fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a502:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	621a      	str	r2, [r3, #32]
 800a50a:	e00e      	b.n	800a52a <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800a50c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a510:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	6a1b      	ldr	r3, [r3, #32]
 800a518:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a51c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a520:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2200      	movs	r2, #0
 800a528:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a52a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a52e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	785b      	ldrb	r3, [r3, #1]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d16d      	bne.n	800a616 <USB_EPStartXfer+0x49c>
 800a53a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a53e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	61bb      	str	r3, [r7, #24]
 800a546:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a54a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a554:	b29b      	uxth	r3, r3
 800a556:	461a      	mov	r2, r3
 800a558:	69bb      	ldr	r3, [r7, #24]
 800a55a:	4413      	add	r3, r2
 800a55c:	61bb      	str	r3, [r7, #24]
 800a55e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a562:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	00da      	lsls	r2, r3, #3
 800a56c:	69bb      	ldr	r3, [r7, #24]
 800a56e:	4413      	add	r3, r2
 800a570:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a574:	617b      	str	r3, [r7, #20]
 800a576:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a57a:	2b3e      	cmp	r3, #62	; 0x3e
 800a57c:	d91c      	bls.n	800a5b8 <USB_EPStartXfer+0x43e>
 800a57e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a582:	095b      	lsrs	r3, r3, #5
 800a584:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a588:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a58c:	f003 031f 	and.w	r3, r3, #31
 800a590:	2b00      	cmp	r3, #0
 800a592:	d104      	bne.n	800a59e <USB_EPStartXfer+0x424>
 800a594:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a598:	3b01      	subs	r3, #1
 800a59a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a59e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5a2:	b29b      	uxth	r3, r3
 800a5a4:	029b      	lsls	r3, r3, #10
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5b0:	b29a      	uxth	r2, r3
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	801a      	strh	r2, [r3, #0]
 800a5b6:	e059      	b.n	800a66c <USB_EPStartXfer+0x4f2>
 800a5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d112      	bne.n	800a5e6 <USB_EPStartXfer+0x46c>
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	881b      	ldrh	r3, [r3, #0]
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a5ca:	b29a      	uxth	r2, r3
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	801a      	strh	r2, [r3, #0]
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	881b      	ldrh	r3, [r3, #0]
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5de:	b29a      	uxth	r2, r3
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	801a      	strh	r2, [r3, #0]
 800a5e4:	e042      	b.n	800a66c <USB_EPStartXfer+0x4f2>
 800a5e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5ea:	085b      	lsrs	r3, r3, #1
 800a5ec:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a5f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d004      	beq.n	800a606 <USB_EPStartXfer+0x48c>
 800a5fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a600:	3301      	adds	r3, #1
 800a602:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	029b      	lsls	r3, r3, #10
 800a60e:	b29a      	uxth	r2, r3
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	801a      	strh	r2, [r3, #0]
 800a614:	e02a      	b.n	800a66c <USB_EPStartXfer+0x4f2>
 800a616:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a61a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	785b      	ldrb	r3, [r3, #1]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d122      	bne.n	800a66c <USB_EPStartXfer+0x4f2>
 800a626:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a62a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	623b      	str	r3, [r7, #32]
 800a632:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a636:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a640:	b29b      	uxth	r3, r3
 800a642:	461a      	mov	r2, r3
 800a644:	6a3b      	ldr	r3, [r7, #32]
 800a646:	4413      	add	r3, r2
 800a648:	623b      	str	r3, [r7, #32]
 800a64a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a64e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	00da      	lsls	r2, r3, #3
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	4413      	add	r3, r2
 800a65c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a660:	61fb      	str	r3, [r7, #28]
 800a662:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a666:	b29a      	uxth	r2, r3
 800a668:	69fb      	ldr	r3, [r7, #28]
 800a66a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a66c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a670:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	891b      	ldrh	r3, [r3, #8]
 800a678:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a67c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a680:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	6959      	ldr	r1, [r3, #20]
 800a688:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a692:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a696:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a69a:	6800      	ldr	r0, [r0, #0]
 800a69c:	f001 f9dd 	bl	800ba5a <USB_WritePMA>
 800a6a0:	e3c6      	b.n	800ae30 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a6a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	785b      	ldrb	r3, [r3, #1]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d16d      	bne.n	800a78e <USB_EPStartXfer+0x614>
 800a6b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6d2:	4413      	add	r3, r2
 800a6d4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	00da      	lsls	r2, r3, #3
 800a6e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6e6:	4413      	add	r3, r2
 800a6e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a6ec:	647b      	str	r3, [r7, #68]	; 0x44
 800a6ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6f2:	2b3e      	cmp	r3, #62	; 0x3e
 800a6f4:	d91c      	bls.n	800a730 <USB_EPStartXfer+0x5b6>
 800a6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6fa:	095b      	lsrs	r3, r3, #5
 800a6fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a700:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a704:	f003 031f 	and.w	r3, r3, #31
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d104      	bne.n	800a716 <USB_EPStartXfer+0x59c>
 800a70c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a710:	3b01      	subs	r3, #1
 800a712:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a716:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a71a:	b29b      	uxth	r3, r3
 800a71c:	029b      	lsls	r3, r3, #10
 800a71e:	b29b      	uxth	r3, r3
 800a720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a728:	b29a      	uxth	r2, r3
 800a72a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a72c:	801a      	strh	r2, [r3, #0]
 800a72e:	e059      	b.n	800a7e4 <USB_EPStartXfer+0x66a>
 800a730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a734:	2b00      	cmp	r3, #0
 800a736:	d112      	bne.n	800a75e <USB_EPStartXfer+0x5e4>
 800a738:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a73a:	881b      	ldrh	r3, [r3, #0]
 800a73c:	b29b      	uxth	r3, r3
 800a73e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a742:	b29a      	uxth	r2, r3
 800a744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a746:	801a      	strh	r2, [r3, #0]
 800a748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a74a:	881b      	ldrh	r3, [r3, #0]
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a756:	b29a      	uxth	r2, r3
 800a758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a75a:	801a      	strh	r2, [r3, #0]
 800a75c:	e042      	b.n	800a7e4 <USB_EPStartXfer+0x66a>
 800a75e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a762:	085b      	lsrs	r3, r3, #1
 800a764:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a76c:	f003 0301 	and.w	r3, r3, #1
 800a770:	2b00      	cmp	r3, #0
 800a772:	d004      	beq.n	800a77e <USB_EPStartXfer+0x604>
 800a774:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a778:	3301      	adds	r3, #1
 800a77a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a77e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a782:	b29b      	uxth	r3, r3
 800a784:	029b      	lsls	r3, r3, #10
 800a786:	b29a      	uxth	r2, r3
 800a788:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a78a:	801a      	strh	r2, [r3, #0]
 800a78c:	e02a      	b.n	800a7e4 <USB_EPStartXfer+0x66a>
 800a78e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	785b      	ldrb	r3, [r3, #1]
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d122      	bne.n	800a7e4 <USB_EPStartXfer+0x66a>
 800a79e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	653b      	str	r3, [r7, #80]	; 0x50
 800a7aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7be:	4413      	add	r3, r2
 800a7c0:	653b      	str	r3, [r7, #80]	; 0x50
 800a7c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	00da      	lsls	r2, r3, #3
 800a7d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7d2:	4413      	add	r3, r2
 800a7d4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a7d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7de:	b29a      	uxth	r2, r3
 800a7e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7e2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a7e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	891b      	ldrh	r3, [r3, #8]
 800a7f0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a7f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	6959      	ldr	r1, [r3, #20]
 800a800:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a804:	b29b      	uxth	r3, r3
 800a806:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a80a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a80e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a812:	6800      	ldr	r0, [r0, #0]
 800a814:	f001 f921 	bl	800ba5a <USB_WritePMA>
            ep->xfer_buff += len;
 800a818:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a81c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	695a      	ldr	r2, [r3, #20]
 800a824:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a828:	441a      	add	r2, r3
 800a82a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a82e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a836:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a83a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	6a1a      	ldr	r2, [r3, #32]
 800a842:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a846:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	691b      	ldr	r3, [r3, #16]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d90f      	bls.n	800a872 <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800a852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	6a1a      	ldr	r2, [r3, #32]
 800a85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a862:	1ad2      	subs	r2, r2, r3
 800a864:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	621a      	str	r2, [r3, #32]
 800a870:	e00e      	b.n	800a890 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800a872:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a876:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	6a1b      	ldr	r3, [r3, #32]
 800a87e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a886:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2200      	movs	r2, #0
 800a88e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a890:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a894:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	643b      	str	r3, [r7, #64]	; 0x40
 800a89c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	785b      	ldrb	r3, [r3, #1]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d16d      	bne.n	800a988 <USB_EPStartXfer+0x80e>
 800a8ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8c6:	b29b      	uxth	r3, r3
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8cc:	4413      	add	r3, r2
 800a8ce:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	00da      	lsls	r2, r3, #3
 800a8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8e0:	4413      	add	r3, r2
 800a8e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a8e6:	637b      	str	r3, [r7, #52]	; 0x34
 800a8e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8ec:	2b3e      	cmp	r3, #62	; 0x3e
 800a8ee:	d91c      	bls.n	800a92a <USB_EPStartXfer+0x7b0>
 800a8f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8f4:	095b      	lsrs	r3, r3, #5
 800a8f6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a8fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8fe:	f003 031f 	and.w	r3, r3, #31
 800a902:	2b00      	cmp	r3, #0
 800a904:	d104      	bne.n	800a910 <USB_EPStartXfer+0x796>
 800a906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a90a:	3b01      	subs	r3, #1
 800a90c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a914:	b29b      	uxth	r3, r3
 800a916:	029b      	lsls	r3, r3, #10
 800a918:	b29b      	uxth	r3, r3
 800a91a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a91e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a922:	b29a      	uxth	r2, r3
 800a924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a926:	801a      	strh	r2, [r3, #0]
 800a928:	e053      	b.n	800a9d2 <USB_EPStartXfer+0x858>
 800a92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d112      	bne.n	800a958 <USB_EPStartXfer+0x7de>
 800a932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a934:	881b      	ldrh	r3, [r3, #0]
 800a936:	b29b      	uxth	r3, r3
 800a938:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a93c:	b29a      	uxth	r2, r3
 800a93e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a940:	801a      	strh	r2, [r3, #0]
 800a942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a944:	881b      	ldrh	r3, [r3, #0]
 800a946:	b29b      	uxth	r3, r3
 800a948:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a94c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a950:	b29a      	uxth	r2, r3
 800a952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a954:	801a      	strh	r2, [r3, #0]
 800a956:	e03c      	b.n	800a9d2 <USB_EPStartXfer+0x858>
 800a958:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a95c:	085b      	lsrs	r3, r3, #1
 800a95e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a962:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a966:	f003 0301 	and.w	r3, r3, #1
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d004      	beq.n	800a978 <USB_EPStartXfer+0x7fe>
 800a96e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a972:	3301      	adds	r3, #1
 800a974:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a97c:	b29b      	uxth	r3, r3
 800a97e:	029b      	lsls	r3, r3, #10
 800a980:	b29a      	uxth	r2, r3
 800a982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a984:	801a      	strh	r2, [r3, #0]
 800a986:	e024      	b.n	800a9d2 <USB_EPStartXfer+0x858>
 800a988:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a98c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	785b      	ldrb	r3, [r3, #1]
 800a994:	2b01      	cmp	r3, #1
 800a996:	d11c      	bne.n	800a9d2 <USB_EPStartXfer+0x858>
 800a998:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a99c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9ac:	4413      	add	r3, r2
 800a9ae:	643b      	str	r3, [r7, #64]	; 0x40
 800a9b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	00da      	lsls	r2, r3, #3
 800a9be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9c0:	4413      	add	r3, r2
 800a9c2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a9c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9cc:	b29a      	uxth	r2, r3
 800a9ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a9d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	895b      	ldrh	r3, [r3, #10]
 800a9de:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a9e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	6959      	ldr	r1, [r3, #20]
 800a9ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a9f8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a9fc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aa00:	6800      	ldr	r0, [r0, #0]
 800aa02:	f001 f82a 	bl	800ba5a <USB_WritePMA>
 800aa06:	e213      	b.n	800ae30 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800aa08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	6a1b      	ldr	r3, [r3, #32]
 800aa14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800aa18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa20:	681a      	ldr	r2, [r3, #0]
 800aa22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	781b      	ldrb	r3, [r3, #0]
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	4413      	add	r3, r2
 800aa32:	881b      	ldrh	r3, [r3, #0]
 800aa34:	b29b      	uxth	r3, r3
 800aa36:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800aa3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa3e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800aa42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	009b      	lsls	r3, r3, #2
 800aa5a:	441a      	add	r2, r3
 800aa5c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800aa60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aa74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa84:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	461a      	mov	r2, r3
 800aa92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa94:	4413      	add	r3, r2
 800aa96:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	00da      	lsls	r2, r3, #3
 800aaa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aaa8:	4413      	add	r3, r2
 800aaaa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aaae:	65bb      	str	r3, [r7, #88]	; 0x58
 800aab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aab4:	b29a      	uxth	r2, r3
 800aab6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aab8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800aaba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aabe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	891b      	ldrh	r3, [r3, #8]
 800aac6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aaca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aace:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	6959      	ldr	r1, [r3, #20]
 800aad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aada:	b29b      	uxth	r3, r3
 800aadc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800aae0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800aae4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aae8:	6800      	ldr	r0, [r0, #0]
 800aaea:	f000 ffb6 	bl	800ba5a <USB_WritePMA>
 800aaee:	e19f      	b.n	800ae30 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800aaf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aaf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6a1a      	ldr	r2, [r3, #32]
 800aafc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab00:	1ad2      	subs	r2, r2, r3
 800ab02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ab0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	4413      	add	r3, r2
 800ab28:	881b      	ldrh	r3, [r3, #0]
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f000 80bc 	beq.w	800acae <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	673b      	str	r3, [r7, #112]	; 0x70
 800ab42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	785b      	ldrb	r3, [r3, #1]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d16d      	bne.n	800ac2e <USB_EPStartXfer+0xab4>
 800ab52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	461a      	mov	r2, r3
 800ab70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ab72:	4413      	add	r3, r2
 800ab74:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	00da      	lsls	r2, r3, #3
 800ab84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ab86:	4413      	add	r3, r2
 800ab88:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab8c:	667b      	str	r3, [r7, #100]	; 0x64
 800ab8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab92:	2b3e      	cmp	r3, #62	; 0x3e
 800ab94:	d91c      	bls.n	800abd0 <USB_EPStartXfer+0xa56>
 800ab96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab9a:	095b      	lsrs	r3, r3, #5
 800ab9c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800aba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aba4:	f003 031f 	and.w	r3, r3, #31
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d104      	bne.n	800abb6 <USB_EPStartXfer+0xa3c>
 800abac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800abb0:	3b01      	subs	r3, #1
 800abb2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800abb6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800abba:	b29b      	uxth	r3, r3
 800abbc:	029b      	lsls	r3, r3, #10
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abc8:	b29a      	uxth	r2, r3
 800abca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abcc:	801a      	strh	r2, [r3, #0]
 800abce:	e053      	b.n	800ac78 <USB_EPStartXfer+0xafe>
 800abd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d112      	bne.n	800abfe <USB_EPStartXfer+0xa84>
 800abd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abda:	881b      	ldrh	r3, [r3, #0]
 800abdc:	b29b      	uxth	r3, r3
 800abde:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800abe2:	b29a      	uxth	r2, r3
 800abe4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abe6:	801a      	strh	r2, [r3, #0]
 800abe8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abea:	881b      	ldrh	r3, [r3, #0]
 800abec:	b29b      	uxth	r3, r3
 800abee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abf6:	b29a      	uxth	r2, r3
 800abf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abfa:	801a      	strh	r2, [r3, #0]
 800abfc:	e03c      	b.n	800ac78 <USB_EPStartXfer+0xafe>
 800abfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac02:	085b      	lsrs	r3, r3, #1
 800ac04:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ac08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac0c:	f003 0301 	and.w	r3, r3, #1
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d004      	beq.n	800ac1e <USB_EPStartXfer+0xaa4>
 800ac14:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ac18:	3301      	adds	r3, #1
 800ac1a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ac1e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	029b      	lsls	r3, r3, #10
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac2a:	801a      	strh	r2, [r3, #0]
 800ac2c:	e024      	b.n	800ac78 <USB_EPStartXfer+0xafe>
 800ac2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	785b      	ldrb	r3, [r3, #1]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d11c      	bne.n	800ac78 <USB_EPStartXfer+0xafe>
 800ac3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac4c:	b29b      	uxth	r3, r3
 800ac4e:	461a      	mov	r2, r3
 800ac50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac52:	4413      	add	r3, r2
 800ac54:	673b      	str	r3, [r7, #112]	; 0x70
 800ac56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	00da      	lsls	r2, r3, #3
 800ac64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac66:	4413      	add	r3, r2
 800ac68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ac6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac72:	b29a      	uxth	r2, r3
 800ac74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac76:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ac78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	895b      	ldrh	r3, [r3, #10]
 800ac84:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6959      	ldr	r1, [r3, #20]
 800ac94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ac9e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800aca2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aca6:	6800      	ldr	r0, [r0, #0]
 800aca8:	f000 fed7 	bl	800ba5a <USB_WritePMA>
 800acac:	e0c0      	b.n	800ae30 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800acae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	785b      	ldrb	r3, [r3, #1]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d16d      	bne.n	800ad9a <USB_EPStartXfer+0xc20>
 800acbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800acca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800acd8:	b29b      	uxth	r3, r3
 800acda:	461a      	mov	r2, r3
 800acdc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800acde:	4413      	add	r3, r2
 800ace0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ace2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ace6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	781b      	ldrb	r3, [r3, #0]
 800acee:	00da      	lsls	r2, r3, #3
 800acf0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800acf2:	4413      	add	r3, r2
 800acf4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800acf8:	67bb      	str	r3, [r7, #120]	; 0x78
 800acfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acfe:	2b3e      	cmp	r3, #62	; 0x3e
 800ad00:	d91c      	bls.n	800ad3c <USB_EPStartXfer+0xbc2>
 800ad02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad06:	095b      	lsrs	r3, r3, #5
 800ad08:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad10:	f003 031f 	and.w	r3, r3, #31
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d104      	bne.n	800ad22 <USB_EPStartXfer+0xba8>
 800ad18:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad1c:	3b01      	subs	r3, #1
 800ad1e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad22:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	029b      	lsls	r3, r3, #10
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad34:	b29a      	uxth	r2, r3
 800ad36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad38:	801a      	strh	r2, [r3, #0]
 800ad3a:	e05f      	b.n	800adfc <USB_EPStartXfer+0xc82>
 800ad3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d112      	bne.n	800ad6a <USB_EPStartXfer+0xbf0>
 800ad44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad46:	881b      	ldrh	r3, [r3, #0]
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad4e:	b29a      	uxth	r2, r3
 800ad50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad52:	801a      	strh	r2, [r3, #0]
 800ad54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad56:	881b      	ldrh	r3, [r3, #0]
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad62:	b29a      	uxth	r2, r3
 800ad64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad66:	801a      	strh	r2, [r3, #0]
 800ad68:	e048      	b.n	800adfc <USB_EPStartXfer+0xc82>
 800ad6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad6e:	085b      	lsrs	r3, r3, #1
 800ad70:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad78:	f003 0301 	and.w	r3, r3, #1
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d004      	beq.n	800ad8a <USB_EPStartXfer+0xc10>
 800ad80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad84:	3301      	adds	r3, #1
 800ad86:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad8a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	029b      	lsls	r3, r3, #10
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad96:	801a      	strh	r2, [r3, #0]
 800ad98:	e030      	b.n	800adfc <USB_EPStartXfer+0xc82>
 800ad9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	785b      	ldrb	r3, [r3, #1]
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d128      	bne.n	800adfc <USB_EPStartXfer+0xc82>
 800adaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800adb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adbc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	461a      	mov	r2, r3
 800adca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800adce:	4413      	add	r3, r2
 800add0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800add4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800add8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	00da      	lsls	r2, r3, #3
 800ade2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ade6:	4413      	add	r3, r2
 800ade8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800adec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800adf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adf4:	b29a      	uxth	r2, r3
 800adf6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800adfa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800adfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	891b      	ldrh	r3, [r3, #8]
 800ae08:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	6959      	ldr	r1, [r3, #20]
 800ae18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ae22:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ae26:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ae2a:	6800      	ldr	r0, [r0, #0]
 800ae2c:	f000 fe15 	bl	800ba5a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ae30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	009b      	lsls	r3, r3, #2
 800ae48:	4413      	add	r3, r2
 800ae4a:	881b      	ldrh	r3, [r3, #0]
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae56:	817b      	strh	r3, [r7, #10]
 800ae58:	897b      	ldrh	r3, [r7, #10]
 800ae5a:	f083 0310 	eor.w	r3, r3, #16
 800ae5e:	817b      	strh	r3, [r7, #10]
 800ae60:	897b      	ldrh	r3, [r7, #10]
 800ae62:	f083 0320 	eor.w	r3, r3, #32
 800ae66:	817b      	strh	r3, [r7, #10]
 800ae68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	009b      	lsls	r3, r3, #2
 800ae80:	441a      	add	r2, r3
 800ae82:	897b      	ldrh	r3, [r7, #10]
 800ae84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae94:	b29b      	uxth	r3, r3
 800ae96:	8013      	strh	r3, [r2, #0]
 800ae98:	f000 bc9f 	b.w	800b7da <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ae9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aea0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	7b1b      	ldrb	r3, [r3, #12]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	f040 80ae 	bne.w	800b00a <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800aeae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aeb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	699a      	ldr	r2, [r3, #24]
 800aeba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d917      	bls.n	800aefa <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800aeca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aece:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800aeda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aede:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	699a      	ldr	r2, [r3, #24]
 800aee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aeea:	1ad2      	subs	r2, r2, r3
 800aeec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aef0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	619a      	str	r2, [r3, #24]
 800aef8:	e00e      	b.n	800af18 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800aefa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aefe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	699b      	ldr	r3, [r3, #24]
 800af06:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800af0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	2200      	movs	r2, #0
 800af16:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800af18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af34:	b29b      	uxth	r3, r3
 800af36:	461a      	mov	r2, r3
 800af38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af3c:	4413      	add	r3, r2
 800af3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	00da      	lsls	r2, r3, #3
 800af50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af54:	4413      	add	r3, r2
 800af56:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800af5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800af5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af62:	2b3e      	cmp	r3, #62	; 0x3e
 800af64:	d91d      	bls.n	800afa2 <USB_EPStartXfer+0xe28>
 800af66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af6a:	095b      	lsrs	r3, r3, #5
 800af6c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af74:	f003 031f 	and.w	r3, r3, #31
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d104      	bne.n	800af86 <USB_EPStartXfer+0xe0c>
 800af7c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af80:	3b01      	subs	r3, #1
 800af82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	029b      	lsls	r3, r3, #10
 800af8e:	b29b      	uxth	r3, r3
 800af90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af98:	b29a      	uxth	r2, r3
 800af9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800af9e:	801a      	strh	r2, [r3, #0]
 800afa0:	e3e1      	b.n	800b766 <USB_EPStartXfer+0x15ec>
 800afa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d116      	bne.n	800afd8 <USB_EPStartXfer+0xe5e>
 800afaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afae:	881b      	ldrh	r3, [r3, #0]
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800afb6:	b29a      	uxth	r2, r3
 800afb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afbc:	801a      	strh	r2, [r3, #0]
 800afbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afc2:	881b      	ldrh	r3, [r3, #0]
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afce:	b29a      	uxth	r2, r3
 800afd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afd4:	801a      	strh	r2, [r3, #0]
 800afd6:	e3c6      	b.n	800b766 <USB_EPStartXfer+0x15ec>
 800afd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afdc:	085b      	lsrs	r3, r3, #1
 800afde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800afe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afe6:	f003 0301 	and.w	r3, r3, #1
 800afea:	2b00      	cmp	r3, #0
 800afec:	d004      	beq.n	800aff8 <USB_EPStartXfer+0xe7e>
 800afee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aff2:	3301      	adds	r3, #1
 800aff4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aff8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800affc:	b29b      	uxth	r3, r3
 800affe:	029b      	lsls	r3, r3, #10
 800b000:	b29a      	uxth	r2, r3
 800b002:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b006:	801a      	strh	r2, [r3, #0]
 800b008:	e3ad      	b.n	800b766 <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b00a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b00e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	78db      	ldrb	r3, [r3, #3]
 800b016:	2b02      	cmp	r3, #2
 800b018:	f040 8200 	bne.w	800b41c <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b01c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b020:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	785b      	ldrb	r3, [r3, #1]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	f040 8091 	bne.w	800b150 <USB_EPStartXfer+0xfd6>
 800b02e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b032:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b03c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b040:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	461a      	mov	r2, r3
 800b04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b052:	4413      	add	r3, r2
 800b054:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b05c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	00da      	lsls	r2, r3, #3
 800b066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b06a:	4413      	add	r3, r2
 800b06c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b070:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b074:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b078:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	691b      	ldr	r3, [r3, #16]
 800b080:	2b3e      	cmp	r3, #62	; 0x3e
 800b082:	d925      	bls.n	800b0d0 <USB_EPStartXfer+0xf56>
 800b084:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b088:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	691b      	ldr	r3, [r3, #16]
 800b090:	095b      	lsrs	r3, r3, #5
 800b092:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b096:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b09a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	691b      	ldr	r3, [r3, #16]
 800b0a2:	f003 031f 	and.w	r3, r3, #31
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d104      	bne.n	800b0b4 <USB_EPStartXfer+0xf3a>
 800b0aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0ae:	3b01      	subs	r3, #1
 800b0b0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	029b      	lsls	r3, r3, #10
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0c6:	b29a      	uxth	r2, r3
 800b0c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0cc:	801a      	strh	r2, [r3, #0]
 800b0ce:	e074      	b.n	800b1ba <USB_EPStartXfer+0x1040>
 800b0d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	691b      	ldr	r3, [r3, #16]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d116      	bne.n	800b10e <USB_EPStartXfer+0xf94>
 800b0e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0e4:	881b      	ldrh	r3, [r3, #0]
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b0ec:	b29a      	uxth	r2, r3
 800b0ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0f2:	801a      	strh	r2, [r3, #0]
 800b0f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0f8:	881b      	ldrh	r3, [r3, #0]
 800b0fa:	b29b      	uxth	r3, r3
 800b0fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b100:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b104:	b29a      	uxth	r2, r3
 800b106:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b10a:	801a      	strh	r2, [r3, #0]
 800b10c:	e055      	b.n	800b1ba <USB_EPStartXfer+0x1040>
 800b10e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b112:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	691b      	ldr	r3, [r3, #16]
 800b11a:	085b      	lsrs	r3, r3, #1
 800b11c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b124:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	691b      	ldr	r3, [r3, #16]
 800b12c:	f003 0301 	and.w	r3, r3, #1
 800b130:	2b00      	cmp	r3, #0
 800b132:	d004      	beq.n	800b13e <USB_EPStartXfer+0xfc4>
 800b134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b138:	3301      	adds	r3, #1
 800b13a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b142:	b29b      	uxth	r3, r3
 800b144:	029b      	lsls	r3, r3, #10
 800b146:	b29a      	uxth	r2, r3
 800b148:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b14c:	801a      	strh	r2, [r3, #0]
 800b14e:	e034      	b.n	800b1ba <USB_EPStartXfer+0x1040>
 800b150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b154:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	785b      	ldrb	r3, [r3, #1]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d12c      	bne.n	800b1ba <USB_EPStartXfer+0x1040>
 800b160:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b164:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b16e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b172:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	461a      	mov	r2, r3
 800b180:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b184:	4413      	add	r3, r2
 800b186:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b18a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b18e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	00da      	lsls	r2, r3, #3
 800b198:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b19c:	4413      	add	r3, r2
 800b19e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b1a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b1a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	691b      	ldr	r3, [r3, #16]
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b1b8:	801a      	strh	r2, [r3, #0]
 800b1ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b1c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	785b      	ldrb	r3, [r3, #1]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	f040 8091 	bne.w	800b2fc <USB_EPStartXfer+0x1182>
 800b1da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b1fe:	4413      	add	r3, r2
 800b200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b208:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	00da      	lsls	r2, r3, #3
 800b212:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b216:	4413      	add	r3, r2
 800b218:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b21c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b220:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b224:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	691b      	ldr	r3, [r3, #16]
 800b22c:	2b3e      	cmp	r3, #62	; 0x3e
 800b22e:	d925      	bls.n	800b27c <USB_EPStartXfer+0x1102>
 800b230:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b234:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	691b      	ldr	r3, [r3, #16]
 800b23c:	095b      	lsrs	r3, r3, #5
 800b23e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b242:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b246:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	691b      	ldr	r3, [r3, #16]
 800b24e:	f003 031f 	and.w	r3, r3, #31
 800b252:	2b00      	cmp	r3, #0
 800b254:	d104      	bne.n	800b260 <USB_EPStartXfer+0x10e6>
 800b256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b25a:	3b01      	subs	r3, #1
 800b25c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b264:	b29b      	uxth	r3, r3
 800b266:	029b      	lsls	r3, r3, #10
 800b268:	b29b      	uxth	r3, r3
 800b26a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b26e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b272:	b29a      	uxth	r2, r3
 800b274:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b278:	801a      	strh	r2, [r3, #0]
 800b27a:	e06d      	b.n	800b358 <USB_EPStartXfer+0x11de>
 800b27c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b280:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	691b      	ldr	r3, [r3, #16]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d116      	bne.n	800b2ba <USB_EPStartXfer+0x1140>
 800b28c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b290:	881b      	ldrh	r3, [r3, #0]
 800b292:	b29b      	uxth	r3, r3
 800b294:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b298:	b29a      	uxth	r2, r3
 800b29a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b29e:	801a      	strh	r2, [r3, #0]
 800b2a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b2a4:	881b      	ldrh	r3, [r3, #0]
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2b0:	b29a      	uxth	r2, r3
 800b2b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b2b6:	801a      	strh	r2, [r3, #0]
 800b2b8:	e04e      	b.n	800b358 <USB_EPStartXfer+0x11de>
 800b2ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	691b      	ldr	r3, [r3, #16]
 800b2c6:	085b      	lsrs	r3, r3, #1
 800b2c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b2cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	f003 0301 	and.w	r3, r3, #1
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d004      	beq.n	800b2ea <USB_EPStartXfer+0x1170>
 800b2e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b2ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	029b      	lsls	r3, r3, #10
 800b2f2:	b29a      	uxth	r2, r3
 800b2f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b2f8:	801a      	strh	r2, [r3, #0]
 800b2fa:	e02d      	b.n	800b358 <USB_EPStartXfer+0x11de>
 800b2fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b300:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	785b      	ldrb	r3, [r3, #1]
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d125      	bne.n	800b358 <USB_EPStartXfer+0x11de>
 800b30c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b310:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	461a      	mov	r2, r3
 800b31e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b322:	4413      	add	r3, r2
 800b324:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b328:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b32c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	00da      	lsls	r2, r3, #3
 800b336:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b33a:	4413      	add	r3, r2
 800b33c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b340:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b344:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b348:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	691b      	ldr	r3, [r3, #16]
 800b350:	b29a      	uxth	r2, r3
 800b352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b356:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b358:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b35c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	69db      	ldr	r3, [r3, #28]
 800b364:	2b00      	cmp	r3, #0
 800b366:	f000 81fe 	beq.w	800b766 <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b36a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b36e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b372:	681a      	ldr	r2, [r3, #0]
 800b374:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b378:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	781b      	ldrb	r3, [r3, #0]
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4413      	add	r3, r2
 800b384:	881b      	ldrh	r3, [r3, #0]
 800b386:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b38a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b38e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b392:	2b00      	cmp	r3, #0
 800b394:	d005      	beq.n	800b3a2 <USB_EPStartXfer+0x1228>
 800b396:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b39a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d10d      	bne.n	800b3be <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b3a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b3a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f040 81db 	bne.w	800b766 <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b3b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b3b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	f040 81d4 	bne.w	800b766 <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b3be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	4413      	add	r3, r2
 800b3d8:	881b      	ldrh	r3, [r3, #0]
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3e4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800b3e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	781b      	ldrb	r3, [r3, #0]
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	441a      	add	r2, r3
 800b402:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800b406:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b40a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b40e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b412:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b416:	b29b      	uxth	r3, r3
 800b418:	8013      	strh	r3, [r2, #0]
 800b41a:	e1a4      	b.n	800b766 <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b41c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b420:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	78db      	ldrb	r3, [r3, #3]
 800b428:	2b01      	cmp	r3, #1
 800b42a:	f040 819a 	bne.w	800b762 <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800b42e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b432:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	699a      	ldr	r2, [r3, #24]
 800b43a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b43e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	691b      	ldr	r3, [r3, #16]
 800b446:	429a      	cmp	r2, r3
 800b448:	d917      	bls.n	800b47a <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 800b44a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b44e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800b45a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b45e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	699a      	ldr	r2, [r3, #24]
 800b466:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b46a:	1ad2      	subs	r2, r2, r3
 800b46c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	619a      	str	r2, [r3, #24]
 800b478:	e00e      	b.n	800b498 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 800b47a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b47e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	699b      	ldr	r3, [r3, #24]
 800b486:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800b48a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b48e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	2200      	movs	r2, #0
 800b496:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b49c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	785b      	ldrb	r3, [r3, #1]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d178      	bne.n	800b59a <USB_EPStartXfer+0x1420>
 800b4a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b4b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4c4:	b29b      	uxth	r3, r3
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b4d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	00da      	lsls	r2, r3, #3
 800b4e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b4e4:	4413      	add	r3, r2
 800b4e6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b4ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b4ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4f2:	2b3e      	cmp	r3, #62	; 0x3e
 800b4f4:	d91d      	bls.n	800b532 <USB_EPStartXfer+0x13b8>
 800b4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4fa:	095b      	lsrs	r3, r3, #5
 800b4fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b500:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b504:	f003 031f 	and.w	r3, r3, #31
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d104      	bne.n	800b516 <USB_EPStartXfer+0x139c>
 800b50c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b510:	3b01      	subs	r3, #1
 800b512:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	029b      	lsls	r3, r3, #10
 800b51e:	b29b      	uxth	r3, r3
 800b520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b528:	b29a      	uxth	r2, r3
 800b52a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b52e:	801a      	strh	r2, [r3, #0]
 800b530:	e064      	b.n	800b5fc <USB_EPStartXfer+0x1482>
 800b532:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b536:	2b00      	cmp	r3, #0
 800b538:	d116      	bne.n	800b568 <USB_EPStartXfer+0x13ee>
 800b53a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b53e:	881b      	ldrh	r3, [r3, #0]
 800b540:	b29b      	uxth	r3, r3
 800b542:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b546:	b29a      	uxth	r2, r3
 800b548:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b54c:	801a      	strh	r2, [r3, #0]
 800b54e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b552:	881b      	ldrh	r3, [r3, #0]
 800b554:	b29b      	uxth	r3, r3
 800b556:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b55a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b55e:	b29a      	uxth	r2, r3
 800b560:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b564:	801a      	strh	r2, [r3, #0]
 800b566:	e049      	b.n	800b5fc <USB_EPStartXfer+0x1482>
 800b568:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b56c:	085b      	lsrs	r3, r3, #1
 800b56e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b572:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d004      	beq.n	800b588 <USB_EPStartXfer+0x140e>
 800b57e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b582:	3301      	adds	r3, #1
 800b584:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b58c:	b29b      	uxth	r3, r3
 800b58e:	029b      	lsls	r3, r3, #10
 800b590:	b29a      	uxth	r2, r3
 800b592:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b596:	801a      	strh	r2, [r3, #0]
 800b598:	e030      	b.n	800b5fc <USB_EPStartXfer+0x1482>
 800b59a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b59e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	785b      	ldrb	r3, [r3, #1]
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d128      	bne.n	800b5fc <USB_EPStartXfer+0x1482>
 800b5aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5c6:	b29b      	uxth	r3, r3
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b5ce:	4413      	add	r3, r2
 800b5d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	00da      	lsls	r2, r3, #3
 800b5e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b5e6:	4413      	add	r3, r2
 800b5e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b5ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b5f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5f4:	b29a      	uxth	r2, r3
 800b5f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b5fa:	801a      	strh	r2, [r3, #0]
 800b5fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b600:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b60a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b60e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	785b      	ldrb	r3, [r3, #1]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d178      	bne.n	800b70c <USB_EPStartXfer+0x1592>
 800b61a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b61e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b628:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b62c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b636:	b29b      	uxth	r3, r3
 800b638:	461a      	mov	r2, r3
 800b63a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b63e:	4413      	add	r3, r2
 800b640:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b644:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b648:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	781b      	ldrb	r3, [r3, #0]
 800b650:	00da      	lsls	r2, r3, #3
 800b652:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b656:	4413      	add	r3, r2
 800b658:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b65c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b660:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b664:	2b3e      	cmp	r3, #62	; 0x3e
 800b666:	d91d      	bls.n	800b6a4 <USB_EPStartXfer+0x152a>
 800b668:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b66c:	095b      	lsrs	r3, r3, #5
 800b66e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b672:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b676:	f003 031f 	and.w	r3, r3, #31
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d104      	bne.n	800b688 <USB_EPStartXfer+0x150e>
 800b67e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b682:	3b01      	subs	r3, #1
 800b684:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b688:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	029b      	lsls	r3, r3, #10
 800b690:	b29b      	uxth	r3, r3
 800b692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b69a:	b29a      	uxth	r2, r3
 800b69c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6a0:	801a      	strh	r2, [r3, #0]
 800b6a2:	e060      	b.n	800b766 <USB_EPStartXfer+0x15ec>
 800b6a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d116      	bne.n	800b6da <USB_EPStartXfer+0x1560>
 800b6ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6b0:	881b      	ldrh	r3, [r3, #0]
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6be:	801a      	strh	r2, [r3, #0]
 800b6c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6c4:	881b      	ldrh	r3, [r3, #0]
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6d6:	801a      	strh	r2, [r3, #0]
 800b6d8:	e045      	b.n	800b766 <USB_EPStartXfer+0x15ec>
 800b6da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6de:	085b      	lsrs	r3, r3, #1
 800b6e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b6e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6e8:	f003 0301 	and.w	r3, r3, #1
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d004      	beq.n	800b6fa <USB_EPStartXfer+0x1580>
 800b6f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b6f4:	3301      	adds	r3, #1
 800b6f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b6fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	029b      	lsls	r3, r3, #10
 800b702:	b29a      	uxth	r2, r3
 800b704:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b708:	801a      	strh	r2, [r3, #0]
 800b70a:	e02c      	b.n	800b766 <USB_EPStartXfer+0x15ec>
 800b70c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b710:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	785b      	ldrb	r3, [r3, #1]
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d124      	bne.n	800b766 <USB_EPStartXfer+0x15ec>
 800b71c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b720:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	461a      	mov	r2, r3
 800b72e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b732:	4413      	add	r3, r2
 800b734:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b738:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b73c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	00da      	lsls	r2, r3, #3
 800b746:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b74a:	4413      	add	r3, r2
 800b74c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b750:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b754:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b758:	b29a      	uxth	r2, r3
 800b75a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b75e:	801a      	strh	r2, [r3, #0]
 800b760:	e001      	b.n	800b766 <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 800b762:	2301      	movs	r3, #1
 800b764:	e03a      	b.n	800b7dc <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b76a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b774:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	4413      	add	r3, r2
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	b29b      	uxth	r3, r3
 800b784:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b78c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b790:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b794:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b798:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b79c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b7a0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b7a4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b7a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	441a      	add	r2, r3
 800b7c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b7c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b7ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b7ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b7da:	2300      	movs	r3, #0
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b7e6:	b480      	push	{r7}
 800b7e8:	b085      	sub	sp, #20
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
 800b7ee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	785b      	ldrb	r3, [r3, #1]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d020      	beq.n	800b83a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b7f8:	687a      	ldr	r2, [r7, #4]
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	781b      	ldrb	r3, [r3, #0]
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	4413      	add	r3, r2
 800b802:	881b      	ldrh	r3, [r3, #0]
 800b804:	b29b      	uxth	r3, r3
 800b806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b80a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b80e:	81bb      	strh	r3, [r7, #12]
 800b810:	89bb      	ldrh	r3, [r7, #12]
 800b812:	f083 0310 	eor.w	r3, r3, #16
 800b816:	81bb      	strh	r3, [r7, #12]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	781b      	ldrb	r3, [r3, #0]
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	441a      	add	r2, r3
 800b822:	89bb      	ldrh	r3, [r7, #12]
 800b824:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b828:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b82c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b834:	b29b      	uxth	r3, r3
 800b836:	8013      	strh	r3, [r2, #0]
 800b838:	e01f      	b.n	800b87a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b83a:	687a      	ldr	r2, [r7, #4]
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	009b      	lsls	r3, r3, #2
 800b842:	4413      	add	r3, r2
 800b844:	881b      	ldrh	r3, [r3, #0]
 800b846:	b29b      	uxth	r3, r3
 800b848:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b84c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b850:	81fb      	strh	r3, [r7, #14]
 800b852:	89fb      	ldrh	r3, [r7, #14]
 800b854:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b858:	81fb      	strh	r3, [r7, #14]
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	781b      	ldrb	r3, [r3, #0]
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	441a      	add	r2, r3
 800b864:	89fb      	ldrh	r3, [r7, #14]
 800b866:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b86a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b86e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b872:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b876:	b29b      	uxth	r3, r3
 800b878:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr

0800b888 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b888:	b480      	push	{r7}
 800b88a:	b087      	sub	sp, #28
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
 800b890:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	7b1b      	ldrb	r3, [r3, #12]
 800b896:	2b00      	cmp	r3, #0
 800b898:	f040 809d 	bne.w	800b9d6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	785b      	ldrb	r3, [r3, #1]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d04c      	beq.n	800b93e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	4413      	add	r3, r2
 800b8ae:	881b      	ldrh	r3, [r3, #0]
 800b8b0:	823b      	strh	r3, [r7, #16]
 800b8b2:	8a3b      	ldrh	r3, [r7, #16]
 800b8b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d01b      	beq.n	800b8f4 <USB_EPClearStall+0x6c>
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	781b      	ldrb	r3, [r3, #0]
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	4413      	add	r3, r2
 800b8c6:	881b      	ldrh	r3, [r3, #0]
 800b8c8:	b29b      	uxth	r3, r3
 800b8ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8d2:	81fb      	strh	r3, [r7, #14]
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	009b      	lsls	r3, r3, #2
 800b8dc:	441a      	add	r2, r3
 800b8de:	89fb      	ldrh	r3, [r7, #14]
 800b8e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b8e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b8e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b8ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	78db      	ldrb	r3, [r3, #3]
 800b8f8:	2b01      	cmp	r3, #1
 800b8fa:	d06c      	beq.n	800b9d6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	881b      	ldrh	r3, [r3, #0]
 800b908:	b29b      	uxth	r3, r3
 800b90a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b90e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b912:	81bb      	strh	r3, [r7, #12]
 800b914:	89bb      	ldrh	r3, [r7, #12]
 800b916:	f083 0320 	eor.w	r3, r3, #32
 800b91a:	81bb      	strh	r3, [r7, #12]
 800b91c:	687a      	ldr	r2, [r7, #4]
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	009b      	lsls	r3, r3, #2
 800b924:	441a      	add	r2, r3
 800b926:	89bb      	ldrh	r3, [r7, #12]
 800b928:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b92c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b930:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b934:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b938:	b29b      	uxth	r3, r3
 800b93a:	8013      	strh	r3, [r2, #0]
 800b93c:	e04b      	b.n	800b9d6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	881b      	ldrh	r3, [r3, #0]
 800b94a:	82fb      	strh	r3, [r7, #22]
 800b94c:	8afb      	ldrh	r3, [r7, #22]
 800b94e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b952:	2b00      	cmp	r3, #0
 800b954:	d01b      	beq.n	800b98e <USB_EPClearStall+0x106>
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	4413      	add	r3, r2
 800b960:	881b      	ldrh	r3, [r3, #0]
 800b962:	b29b      	uxth	r3, r3
 800b964:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b96c:	82bb      	strh	r3, [r7, #20]
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	009b      	lsls	r3, r3, #2
 800b976:	441a      	add	r2, r3
 800b978:	8abb      	ldrh	r3, [r7, #20]
 800b97a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b97e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b982:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b98a:	b29b      	uxth	r3, r3
 800b98c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	781b      	ldrb	r3, [r3, #0]
 800b994:	009b      	lsls	r3, r3, #2
 800b996:	4413      	add	r3, r2
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b9a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9a4:	827b      	strh	r3, [r7, #18]
 800b9a6:	8a7b      	ldrh	r3, [r7, #18]
 800b9a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b9ac:	827b      	strh	r3, [r7, #18]
 800b9ae:	8a7b      	ldrh	r3, [r7, #18]
 800b9b0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b9b4:	827b      	strh	r3, [r7, #18]
 800b9b6:	687a      	ldr	r2, [r7, #4]
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	441a      	add	r2, r3
 800b9c0:	8a7b      	ldrh	r3, [r7, #18]
 800b9c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	371c      	adds	r7, #28
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b9f0:	78fb      	ldrb	r3, [r7, #3]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d103      	bne.n	800b9fe <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2280      	movs	r2, #128	; 0x80
 800b9fa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba24:	b29a      	uxth	r2, r3
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800ba2c:	2300      	movs	r3, #0
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	370c      	adds	r7, #12
 800ba32:	46bd      	mov	sp, r7
 800ba34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba38:	4770      	bx	lr

0800ba3a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800ba3a:	b480      	push	{r7}
 800ba3c:	b085      	sub	sp, #20
 800ba3e:	af00      	add	r7, sp, #0
 800ba40:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3714      	adds	r7, #20
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ba5a:	b480      	push	{r7}
 800ba5c:	b08d      	sub	sp, #52	; 0x34
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	4611      	mov	r1, r2
 800ba66:	461a      	mov	r2, r3
 800ba68:	460b      	mov	r3, r1
 800ba6a:	80fb      	strh	r3, [r7, #6]
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ba70:	88bb      	ldrh	r3, [r7, #4]
 800ba72:	3301      	adds	r3, #1
 800ba74:	085b      	lsrs	r3, r3, #1
 800ba76:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ba80:	88fa      	ldrh	r2, [r7, #6]
 800ba82:	69fb      	ldr	r3, [r7, #28]
 800ba84:	4413      	add	r3, r2
 800ba86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba8a:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800ba8c:	6a3b      	ldr	r3, [r7, #32]
 800ba8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba90:	e01b      	b.n	800baca <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 800ba92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba94:	781b      	ldrb	r3, [r3, #0]
 800ba96:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800ba98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800ba9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	021b      	lsls	r3, r3, #8
 800baa6:	b29b      	uxth	r3, r3
 800baa8:	461a      	mov	r2, r3
 800baaa:	69bb      	ldr	r3, [r7, #24]
 800baac:	4313      	orrs	r3, r2
 800baae:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baba:	3302      	adds	r3, #2
 800babc:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800babe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac0:	3301      	adds	r3, #1
 800bac2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800bac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac6:	3b01      	subs	r3, #1
 800bac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800baca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d1e0      	bne.n	800ba92 <USB_WritePMA+0x38>
  }
}
 800bad0:	bf00      	nop
 800bad2:	bf00      	nop
 800bad4:	3734      	adds	r7, #52	; 0x34
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr

0800bade <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bade:	b480      	push	{r7}
 800bae0:	b08b      	sub	sp, #44	; 0x2c
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	60f8      	str	r0, [r7, #12]
 800bae6:	60b9      	str	r1, [r7, #8]
 800bae8:	4611      	mov	r1, r2
 800baea:	461a      	mov	r2, r3
 800baec:	460b      	mov	r3, r1
 800baee:	80fb      	strh	r3, [r7, #6]
 800baf0:	4613      	mov	r3, r2
 800baf2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800baf4:	88bb      	ldrh	r3, [r7, #4]
 800baf6:	085b      	lsrs	r3, r3, #1
 800baf8:	b29b      	uxth	r3, r3
 800bafa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bb04:	88fa      	ldrh	r2, [r7, #6]
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	4413      	add	r3, r2
 800bb0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb0e:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	627b      	str	r3, [r7, #36]	; 0x24
 800bb14:	e018      	b.n	800bb48 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800bb16:	6a3b      	ldr	r3, [r7, #32]
 800bb18:	881b      	ldrh	r3, [r3, #0]
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bb1e:	6a3b      	ldr	r3, [r7, #32]
 800bb20:	3302      	adds	r3, #2
 800bb22:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	b2da      	uxtb	r2, r3
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bb2c:	69fb      	ldr	r3, [r7, #28]
 800bb2e:	3301      	adds	r3, #1
 800bb30:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	0a1b      	lsrs	r3, r3, #8
 800bb36:	b2da      	uxtb	r2, r3
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bb3c:	69fb      	ldr	r3, [r7, #28]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800bb42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb44:	3b01      	subs	r3, #1
 800bb46:	627b      	str	r3, [r7, #36]	; 0x24
 800bb48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1e3      	bne.n	800bb16 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800bb4e:	88bb      	ldrh	r3, [r7, #4]
 800bb50:	f003 0301 	and.w	r3, r3, #1
 800bb54:	b29b      	uxth	r3, r3
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d007      	beq.n	800bb6a <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 800bb5a:	6a3b      	ldr	r3, [r7, #32]
 800bb5c:	881b      	ldrh	r3, [r3, #0]
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	b2da      	uxtb	r2, r3
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	701a      	strb	r2, [r3, #0]
  }
}
 800bb6a:	bf00      	nop
 800bb6c:	372c      	adds	r7, #44	; 0x2c
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb76:	b580      	push	{r7, lr}
 800bb78:	b084      	sub	sp, #16
 800bb7a:	af00      	add	r7, sp, #0
 800bb7c:	6078      	str	r0, [r7, #4]
 800bb7e:	460b      	mov	r3, r1
 800bb80:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb82:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb86:	f002 f933 	bl	800ddf0 <USBD_static_malloc>
 800bb8a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d105      	bne.n	800bb9e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800bb9a:	2302      	movs	r3, #2
 800bb9c:	e066      	b.n	800bc6c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	7c1b      	ldrb	r3, [r3, #16]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d119      	bne.n	800bbe2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbb2:	2202      	movs	r2, #2
 800bbb4:	2181      	movs	r1, #129	; 0x81
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f001 ffbf 	bl	800db3a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	2101      	movs	r1, #1
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f001 ffb5 	bl	800db3a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2210      	movs	r2, #16
 800bbdc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800bbe0:	e016      	b.n	800bc10 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbe2:	2340      	movs	r3, #64	; 0x40
 800bbe4:	2202      	movs	r2, #2
 800bbe6:	2181      	movs	r1, #129	; 0x81
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f001 ffa6 	bl	800db3a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbf4:	2340      	movs	r3, #64	; 0x40
 800bbf6:	2202      	movs	r2, #2
 800bbf8:	2101      	movs	r1, #1
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f001 ff9d 	bl	800db3a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2210      	movs	r2, #16
 800bc0c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc10:	2308      	movs	r3, #8
 800bc12:	2203      	movs	r2, #3
 800bc14:	2182      	movs	r1, #130	; 0x82
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f001 ff8f 	bl	800db3a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2201      	movs	r2, #1
 800bc20:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2200      	movs	r2, #0
 800bc32:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	7c1b      	ldrb	r3, [r3, #16]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d109      	bne.n	800bc5a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc50:	2101      	movs	r1, #1
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f002 f861 	bl	800dd1a <USBD_LL_PrepareReceive>
 800bc58:	e007      	b.n	800bc6a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc60:	2340      	movs	r3, #64	; 0x40
 800bc62:	2101      	movs	r1, #1
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f002 f858 	bl	800dd1a <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc6a:	2300      	movs	r3, #0
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3710      	adds	r7, #16
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b082      	sub	sp, #8
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc80:	2181      	movs	r1, #129	; 0x81
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f001 ff7f 	bl	800db86 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bc8e:	2101      	movs	r1, #1
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f001 ff78 	bl	800db86 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc9e:	2182      	movs	r1, #130	; 0x82
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f001 ff70 	bl	800db86 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00e      	beq.n	800bcde <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f002 f89b 	bl	800de0c <USBD_static_free>
    pdev->pClassData = NULL;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bcde:	2300      	movs	r3, #0
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3708      	adds	r7, #8
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}

0800bce8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b086      	sub	sp, #24
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcf8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd02:	2300      	movs	r3, #0
 800bd04:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bd06:	693b      	ldr	r3, [r7, #16]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d101      	bne.n	800bd10 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	e0af      	b.n	800be70 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d03f      	beq.n	800bd9c <USBD_CDC_Setup+0xb4>
 800bd1c:	2b20      	cmp	r3, #32
 800bd1e:	f040 809f 	bne.w	800be60 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	88db      	ldrh	r3, [r3, #6]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d02e      	beq.n	800bd88 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	b25b      	sxtb	r3, r3
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	da16      	bge.n	800bd62 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	683a      	ldr	r2, [r7, #0]
 800bd3e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800bd40:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd42:	683a      	ldr	r2, [r7, #0]
 800bd44:	88d2      	ldrh	r2, [r2, #6]
 800bd46:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	88db      	ldrh	r3, [r3, #6]
 800bd4c:	2b07      	cmp	r3, #7
 800bd4e:	bf28      	it	cs
 800bd50:	2307      	movcs	r3, #7
 800bd52:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	89fa      	ldrh	r2, [r7, #14]
 800bd58:	4619      	mov	r1, r3
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f001 faeb 	bl	800d336 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800bd60:	e085      	b.n	800be6e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	785a      	ldrb	r2, [r3, #1]
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	88db      	ldrh	r3, [r3, #6]
 800bd70:	b2da      	uxtb	r2, r3
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bd78:	6939      	ldr	r1, [r7, #16]
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	88db      	ldrh	r3, [r3, #6]
 800bd7e:	461a      	mov	r2, r3
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f001 fb04 	bl	800d38e <USBD_CtlPrepareRx>
      break;
 800bd86:	e072      	b.n	800be6e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	683a      	ldr	r2, [r7, #0]
 800bd92:	7850      	ldrb	r0, [r2, #1]
 800bd94:	2200      	movs	r2, #0
 800bd96:	6839      	ldr	r1, [r7, #0]
 800bd98:	4798      	blx	r3
      break;
 800bd9a:	e068      	b.n	800be6e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	785b      	ldrb	r3, [r3, #1]
 800bda0:	2b0b      	cmp	r3, #11
 800bda2:	d852      	bhi.n	800be4a <USBD_CDC_Setup+0x162>
 800bda4:	a201      	add	r2, pc, #4	; (adr r2, 800bdac <USBD_CDC_Setup+0xc4>)
 800bda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdaa:	bf00      	nop
 800bdac:	0800bddd 	.word	0x0800bddd
 800bdb0:	0800be59 	.word	0x0800be59
 800bdb4:	0800be4b 	.word	0x0800be4b
 800bdb8:	0800be4b 	.word	0x0800be4b
 800bdbc:	0800be4b 	.word	0x0800be4b
 800bdc0:	0800be4b 	.word	0x0800be4b
 800bdc4:	0800be4b 	.word	0x0800be4b
 800bdc8:	0800be4b 	.word	0x0800be4b
 800bdcc:	0800be4b 	.word	0x0800be4b
 800bdd0:	0800be4b 	.word	0x0800be4b
 800bdd4:	0800be07 	.word	0x0800be07
 800bdd8:	0800be31 	.word	0x0800be31
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	2b03      	cmp	r3, #3
 800bde6:	d107      	bne.n	800bdf8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bde8:	f107 030a 	add.w	r3, r7, #10
 800bdec:	2202      	movs	r2, #2
 800bdee:	4619      	mov	r1, r3
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f001 faa0 	bl	800d336 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bdf6:	e032      	b.n	800be5e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bdf8:	6839      	ldr	r1, [r7, #0]
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f001 fa2a 	bl	800d254 <USBD_CtlError>
            ret = USBD_FAIL;
 800be00:	2303      	movs	r3, #3
 800be02:	75fb      	strb	r3, [r7, #23]
          break;
 800be04:	e02b      	b.n	800be5e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be0c:	b2db      	uxtb	r3, r3
 800be0e:	2b03      	cmp	r3, #3
 800be10:	d107      	bne.n	800be22 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800be12:	f107 030d 	add.w	r3, r7, #13
 800be16:	2201      	movs	r2, #1
 800be18:	4619      	mov	r1, r3
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f001 fa8b 	bl	800d336 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be20:	e01d      	b.n	800be5e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800be22:	6839      	ldr	r1, [r7, #0]
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f001 fa15 	bl	800d254 <USBD_CtlError>
            ret = USBD_FAIL;
 800be2a:	2303      	movs	r3, #3
 800be2c:	75fb      	strb	r3, [r7, #23]
          break;
 800be2e:	e016      	b.n	800be5e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be36:	b2db      	uxtb	r3, r3
 800be38:	2b03      	cmp	r3, #3
 800be3a:	d00f      	beq.n	800be5c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800be3c:	6839      	ldr	r1, [r7, #0]
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f001 fa08 	bl	800d254 <USBD_CtlError>
            ret = USBD_FAIL;
 800be44:	2303      	movs	r3, #3
 800be46:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800be48:	e008      	b.n	800be5c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800be4a:	6839      	ldr	r1, [r7, #0]
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f001 fa01 	bl	800d254 <USBD_CtlError>
          ret = USBD_FAIL;
 800be52:	2303      	movs	r3, #3
 800be54:	75fb      	strb	r3, [r7, #23]
          break;
 800be56:	e002      	b.n	800be5e <USBD_CDC_Setup+0x176>
          break;
 800be58:	bf00      	nop
 800be5a:	e008      	b.n	800be6e <USBD_CDC_Setup+0x186>
          break;
 800be5c:	bf00      	nop
      }
      break;
 800be5e:	e006      	b.n	800be6e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f001 f9f6 	bl	800d254 <USBD_CtlError>
      ret = USBD_FAIL;
 800be68:	2303      	movs	r3, #3
 800be6a:	75fb      	strb	r3, [r7, #23]
      break;
 800be6c:	bf00      	nop
  }

  return (uint8_t)ret;
 800be6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be70:	4618      	mov	r0, r3
 800be72:	3718      	adds	r7, #24
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be8a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be96:	2303      	movs	r3, #3
 800be98:	e04f      	b.n	800bf3a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bea0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bea2:	78fa      	ldrb	r2, [r7, #3]
 800bea4:	6879      	ldr	r1, [r7, #4]
 800bea6:	4613      	mov	r3, r2
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	4413      	add	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	440b      	add	r3, r1
 800beb0:	3318      	adds	r3, #24
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d029      	beq.n	800bf0c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800beb8:	78fa      	ldrb	r2, [r7, #3]
 800beba:	6879      	ldr	r1, [r7, #4]
 800bebc:	4613      	mov	r3, r2
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4413      	add	r3, r2
 800bec2:	009b      	lsls	r3, r3, #2
 800bec4:	440b      	add	r3, r1
 800bec6:	3318      	adds	r3, #24
 800bec8:	681a      	ldr	r2, [r3, #0]
 800beca:	78f9      	ldrb	r1, [r7, #3]
 800becc:	68f8      	ldr	r0, [r7, #12]
 800bece:	460b      	mov	r3, r1
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	440b      	add	r3, r1
 800bed4:	00db      	lsls	r3, r3, #3
 800bed6:	4403      	add	r3, r0
 800bed8:	3338      	adds	r3, #56	; 0x38
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	fbb2 f1f3 	udiv	r1, r2, r3
 800bee0:	fb01 f303 	mul.w	r3, r1, r3
 800bee4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d110      	bne.n	800bf0c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800beea:	78fa      	ldrb	r2, [r7, #3]
 800beec:	6879      	ldr	r1, [r7, #4]
 800beee:	4613      	mov	r3, r2
 800bef0:	009b      	lsls	r3, r3, #2
 800bef2:	4413      	add	r3, r2
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	440b      	add	r3, r1
 800bef8:	3318      	adds	r3, #24
 800befa:	2200      	movs	r2, #0
 800befc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800befe:	78f9      	ldrb	r1, [r7, #3]
 800bf00:	2300      	movs	r3, #0
 800bf02:	2200      	movs	r2, #0
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f001 fee7 	bl	800dcd8 <USBD_LL_Transmit>
 800bf0a:	e015      	b.n	800bf38 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf1a:	691b      	ldr	r3, [r3, #16]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00b      	beq.n	800bf38 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf26:	691b      	ldr	r3, [r3, #16]
 800bf28:	68ba      	ldr	r2, [r7, #8]
 800bf2a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bf2e:	68ba      	ldr	r2, [r7, #8]
 800bf30:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bf34:	78fa      	ldrb	r2, [r7, #3]
 800bf36:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bf38:	2300      	movs	r3, #0
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}

0800bf42 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf42:	b580      	push	{r7, lr}
 800bf44:	b084      	sub	sp, #16
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	6078      	str	r0, [r7, #4]
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf54:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d101      	bne.n	800bf64 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bf60:	2303      	movs	r3, #3
 800bf62:	e015      	b.n	800bf90 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf64:	78fb      	ldrb	r3, [r7, #3]
 800bf66:	4619      	mov	r1, r3
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f001 fef7 	bl	800dd5c <USBD_LL_GetRxDataSize>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	68fa      	ldr	r2, [r7, #12]
 800bf80:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf84:	68fa      	ldr	r2, [r7, #12]
 800bf86:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bf8e:	2300      	movs	r3, #0
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3710      	adds	r7, #16
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b084      	sub	sp, #16
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bfa6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d101      	bne.n	800bfb2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800bfae:	2303      	movs	r3, #3
 800bfb0:	e01b      	b.n	800bfea <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d015      	beq.n	800bfe8 <USBD_CDC_EP0_RxReady+0x50>
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bfc2:	2bff      	cmp	r3, #255	; 0xff
 800bfc4:	d010      	beq.n	800bfe8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfcc:	689b      	ldr	r3, [r3, #8]
 800bfce:	68fa      	ldr	r2, [r7, #12]
 800bfd0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bfd4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bfd6:	68fa      	ldr	r2, [r7, #12]
 800bfd8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bfdc:	b292      	uxth	r2, r2
 800bfde:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	22ff      	movs	r2, #255	; 0xff
 800bfe4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800bfe8:	2300      	movs	r3, #0
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	3710      	adds	r7, #16
 800bfee:	46bd      	mov	sp, r7
 800bff0:	bd80      	pop	{r7, pc}
	...

0800bff4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2243      	movs	r2, #67	; 0x43
 800c000:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c002:	4b03      	ldr	r3, [pc, #12]	; (800c010 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c004:	4618      	mov	r0, r3
 800c006:	370c      	adds	r7, #12
 800c008:	46bd      	mov	sp, r7
 800c00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00e:	4770      	bx	lr
 800c010:	20002768 	.word	0x20002768

0800c014 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2243      	movs	r2, #67	; 0x43
 800c020:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c022:	4b03      	ldr	r3, [pc, #12]	; (800c030 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c024:	4618      	mov	r0, r3
 800c026:	370c      	adds	r7, #12
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr
 800c030:	20002724 	.word	0x20002724

0800c034 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c034:	b480      	push	{r7}
 800c036:	b083      	sub	sp, #12
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2243      	movs	r2, #67	; 0x43
 800c040:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c042:	4b03      	ldr	r3, [pc, #12]	; (800c050 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c044:	4618      	mov	r0, r3
 800c046:	370c      	adds	r7, #12
 800c048:	46bd      	mov	sp, r7
 800c04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04e:	4770      	bx	lr
 800c050:	200027ac 	.word	0x200027ac

0800c054 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	220a      	movs	r2, #10
 800c060:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c062:	4b03      	ldr	r3, [pc, #12]	; (800c070 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c064:	4618      	mov	r0, r3
 800c066:	370c      	adds	r7, #12
 800c068:	46bd      	mov	sp, r7
 800c06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06e:	4770      	bx	lr
 800c070:	200026e0 	.word	0x200026e0

0800c074 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c074:	b480      	push	{r7}
 800c076:	b083      	sub	sp, #12
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d101      	bne.n	800c088 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c084:	2303      	movs	r3, #3
 800c086:	e004      	b.n	800c092 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	683a      	ldr	r2, [r7, #0]
 800c08c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c090:	2300      	movs	r3, #0
}
 800c092:	4618      	mov	r0, r3
 800c094:	370c      	adds	r7, #12
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr

0800c09e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c09e:	b480      	push	{r7}
 800c0a0:	b087      	sub	sp, #28
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	60f8      	str	r0, [r7, #12]
 800c0a6:	60b9      	str	r1, [r7, #8]
 800c0a8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0b0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d101      	bne.n	800c0bc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c0b8:	2303      	movs	r3, #3
 800c0ba:	e008      	b.n	800c0ce <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	68ba      	ldr	r2, [r7, #8]
 800c0c0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c0cc:	2300      	movs	r3, #0
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	371c      	adds	r7, #28
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	4770      	bx	lr

0800c0da <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c0da:	b480      	push	{r7}
 800c0dc:	b085      	sub	sp, #20
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
 800c0e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0ea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d101      	bne.n	800c0f6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c0f2:	2303      	movs	r3, #3
 800c0f4:	e004      	b.n	800c100 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	683a      	ldr	r2, [r7, #0]
 800c0fa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3714      	adds	r7, #20
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr

0800c10c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b084      	sub	sp, #16
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c11a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c11c:	2301      	movs	r3, #1
 800c11e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c126:	2b00      	cmp	r3, #0
 800c128:	d101      	bne.n	800c12e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c12a:	2303      	movs	r3, #3
 800c12c:	e01a      	b.n	800c164 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c134:	2b00      	cmp	r3, #0
 800c136:	d114      	bne.n	800c162 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	2201      	movs	r2, #1
 800c13c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c156:	2181      	movs	r1, #129	; 0x81
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f001 fdbd 	bl	800dcd8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c15e:	2300      	movs	r3, #0
 800c160:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c162:	7bfb      	ldrb	r3, [r7, #15]
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c17a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c182:	2b00      	cmp	r3, #0
 800c184:	d101      	bne.n	800c18a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c186:	2303      	movs	r3, #3
 800c188:	e016      	b.n	800c1b8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	7c1b      	ldrb	r3, [r3, #16]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d109      	bne.n	800c1a6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c198:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c19c:	2101      	movs	r1, #1
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f001 fdbb 	bl	800dd1a <USBD_LL_PrepareReceive>
 800c1a4:	e007      	b.n	800c1b6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c1ac:	2340      	movs	r3, #64	; 0x40
 800c1ae:	2101      	movs	r1, #1
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f001 fdb2 	bl	800dd1a <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c1b6:	2300      	movs	r3, #0
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3710      	adds	r7, #16
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	4613      	mov	r3, r2
 800c1cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d10a      	bne.n	800c1ea <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800c1d4:	4817      	ldr	r0, [pc, #92]	; (800c234 <USBD_Init+0x74>)
 800c1d6:	f002 faff 	bl	800e7d8 <iprintf>
 800c1da:	4817      	ldr	r0, [pc, #92]	; (800c238 <USBD_Init+0x78>)
 800c1dc:	f002 fafc 	bl	800e7d8 <iprintf>
 800c1e0:	200a      	movs	r0, #10
 800c1e2:	f002 fb11 	bl	800e808 <putchar>
#endif
    return USBD_FAIL;
 800c1e6:	2303      	movs	r3, #3
 800c1e8:	e01f      	b.n	800c22a <USBD_Init+0x6a>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d003      	beq.n	800c210 <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	68ba      	ldr	r2, [r7, #8]
 800c20c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	2201      	movs	r2, #1
 800c214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	79fa      	ldrb	r2, [r7, #7]
 800c21c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c21e:	68f8      	ldr	r0, [r7, #12]
 800c220:	f001 fc10 	bl	800da44 <USBD_LL_Init>
 800c224:	4603      	mov	r3, r0
 800c226:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c228:	7dfb      	ldrb	r3, [r7, #23]
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3718      	adds	r7, #24
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	08010a7c 	.word	0x08010a7c
 800c238:	08010a84 	.word	0x08010a84

0800c23c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b084      	sub	sp, #16
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
 800c244:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c246:	2300      	movs	r3, #0
 800c248:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d10a      	bne.n	800c266 <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800c250:	4812      	ldr	r0, [pc, #72]	; (800c29c <USBD_RegisterClass+0x60>)
 800c252:	f002 fac1 	bl	800e7d8 <iprintf>
 800c256:	4812      	ldr	r0, [pc, #72]	; (800c2a0 <USBD_RegisterClass+0x64>)
 800c258:	f002 fabe 	bl	800e7d8 <iprintf>
 800c25c:	200a      	movs	r0, #10
 800c25e:	f002 fad3 	bl	800e808 <putchar>
#endif
    return USBD_FAIL;
 800c262:	2303      	movs	r3, #3
 800c264:	e016      	b.n	800c294 <USBD_RegisterClass+0x58>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	683a      	ldr	r2, [r7, #0]
 800c26a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c276:	2b00      	cmp	r3, #0
 800c278:	d00b      	beq.n	800c292 <USBD_RegisterClass+0x56>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c282:	f107 020e 	add.w	r2, r7, #14
 800c286:	4610      	mov	r0, r2
 800c288:	4798      	blx	r3
 800c28a:	4602      	mov	r2, r0
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c292:	2300      	movs	r3, #0
}
 800c294:	4618      	mov	r0, r3
 800c296:	3710      	adds	r7, #16
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}
 800c29c:	08010a7c 	.word	0x08010a7c
 800c2a0:	08010a9c 	.word	0x08010a9c

0800c2a4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b082      	sub	sp, #8
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c2ac:	6878      	ldr	r0, [r7, #4]
 800c2ae:	f001 fc29 	bl	800db04 <USBD_LL_Start>
 800c2b2:	4603      	mov	r3, r0
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3708      	adds	r7, #8
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}

0800c2bc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c2bc:	b480      	push	{r7}
 800c2be:	b083      	sub	sp, #12
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	370c      	adds	r7, #12
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr

0800c2d2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2d2:	b580      	push	{r7, lr}
 800c2d4:	b084      	sub	sp, #16
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	460b      	mov	r3, r1
 800c2dc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c2de:	2303      	movs	r3, #3
 800c2e0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d009      	beq.n	800c300 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	78fa      	ldrb	r2, [r7, #3]
 800c2f6:	4611      	mov	r1, r2
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	4798      	blx	r3
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c300:	7bfb      	ldrb	r3, [r7, #15]
}
 800c302:	4618      	mov	r0, r3
 800c304:	3710      	adds	r7, #16
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}

0800c30a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c30a:	b580      	push	{r7, lr}
 800c30c:	b082      	sub	sp, #8
 800c30e:	af00      	add	r7, sp, #0
 800c310:	6078      	str	r0, [r7, #4]
 800c312:	460b      	mov	r3, r1
 800c314:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d007      	beq.n	800c330 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	78fa      	ldrb	r2, [r7, #3]
 800c32a:	4611      	mov	r1, r2
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	4798      	blx	r3
  }

  return USBD_OK;
 800c330:	2300      	movs	r3, #0
}
 800c332:	4618      	mov	r0, r3
 800c334:	3708      	adds	r7, #8
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}

0800c33a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b084      	sub	sp, #16
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c34a:	6839      	ldr	r1, [r7, #0]
 800c34c:	4618      	mov	r0, r3
 800c34e:	f000 ff47 	bl	800d1e0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2201      	movs	r2, #1
 800c356:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c360:	461a      	mov	r2, r3
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c36e:	f003 031f 	and.w	r3, r3, #31
 800c372:	2b02      	cmp	r3, #2
 800c374:	d01a      	beq.n	800c3ac <USBD_LL_SetupStage+0x72>
 800c376:	2b02      	cmp	r3, #2
 800c378:	d822      	bhi.n	800c3c0 <USBD_LL_SetupStage+0x86>
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d002      	beq.n	800c384 <USBD_LL_SetupStage+0x4a>
 800c37e:	2b01      	cmp	r3, #1
 800c380:	d00a      	beq.n	800c398 <USBD_LL_SetupStage+0x5e>
 800c382:	e01d      	b.n	800c3c0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c38a:	4619      	mov	r1, r3
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 f9ef 	bl	800c770 <USBD_StdDevReq>
 800c392:	4603      	mov	r3, r0
 800c394:	73fb      	strb	r3, [r7, #15]
      break;
 800c396:	e020      	b.n	800c3da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c39e:	4619      	mov	r1, r3
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f000 fa53 	bl	800c84c <USBD_StdItfReq>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	73fb      	strb	r3, [r7, #15]
      break;
 800c3aa:	e016      	b.n	800c3da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c3b2:	4619      	mov	r1, r3
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 fa92 	bl	800c8de <USBD_StdEPReq>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	73fb      	strb	r3, [r7, #15]
      break;
 800c3be:	e00c      	b.n	800c3da <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c3c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c3ca:	b2db      	uxtb	r3, r3
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f001 fbf8 	bl	800dbc4 <USBD_LL_StallEP>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	73fb      	strb	r3, [r7, #15]
      break;
 800c3d8:	bf00      	nop
  }

  return ret;
 800c3da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3710      	adds	r7, #16
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b086      	sub	sp, #24
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	60f8      	str	r0, [r7, #12]
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	607a      	str	r2, [r7, #4]
 800c3f0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c3f2:	7afb      	ldrb	r3, [r7, #11]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d138      	bne.n	800c46a <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c3fe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c406:	2b03      	cmp	r3, #3
 800c408:	d14a      	bne.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	689a      	ldr	r2, [r3, #8]
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	68db      	ldr	r3, [r3, #12]
 800c412:	429a      	cmp	r2, r3
 800c414:	d913      	bls.n	800c43e <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	689a      	ldr	r2, [r3, #8]
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	68db      	ldr	r3, [r3, #12]
 800c41e:	1ad2      	subs	r2, r2, r3
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	68da      	ldr	r2, [r3, #12]
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	4293      	cmp	r3, r2
 800c42e:	bf28      	it	cs
 800c430:	4613      	movcs	r3, r2
 800c432:	461a      	mov	r2, r3
 800c434:	6879      	ldr	r1, [r7, #4]
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f000 ffc6 	bl	800d3c8 <USBD_CtlContinueRx>
 800c43c:	e030      	b.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c444:	b2db      	uxtb	r3, r3
 800c446:	2b03      	cmp	r3, #3
 800c448:	d10b      	bne.n	800c462 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d005      	beq.n	800c462 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c45c:	691b      	ldr	r3, [r3, #16]
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c462:	68f8      	ldr	r0, [r7, #12]
 800c464:	f000 ffc1 	bl	800d3ea <USBD_CtlSendStatus>
 800c468:	e01a      	b.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c470:	b2db      	uxtb	r3, r3
 800c472:	2b03      	cmp	r3, #3
 800c474:	d114      	bne.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c47c:	699b      	ldr	r3, [r3, #24]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00e      	beq.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c488:	699b      	ldr	r3, [r3, #24]
 800c48a:	7afa      	ldrb	r2, [r7, #11]
 800c48c:	4611      	mov	r1, r2
 800c48e:	68f8      	ldr	r0, [r7, #12]
 800c490:	4798      	blx	r3
 800c492:	4603      	mov	r3, r0
 800c494:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c496:	7dfb      	ldrb	r3, [r7, #23]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d001      	beq.n	800c4a0 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c49c:	7dfb      	ldrb	r3, [r7, #23]
 800c49e:	e000      	b.n	800c4a2 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3718      	adds	r7, #24
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}

0800c4aa <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c4aa:	b580      	push	{r7, lr}
 800c4ac:	b086      	sub	sp, #24
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	60f8      	str	r0, [r7, #12]
 800c4b2:	460b      	mov	r3, r1
 800c4b4:	607a      	str	r2, [r7, #4]
 800c4b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c4b8:	7afb      	ldrb	r3, [r7, #11]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d16b      	bne.n	800c596 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	3314      	adds	r3, #20
 800c4c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c4ca:	2b02      	cmp	r3, #2
 800c4cc:	d156      	bne.n	800c57c <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	689a      	ldr	r2, [r3, #8]
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d914      	bls.n	800c504 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	689a      	ldr	r2, [r3, #8]
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	68db      	ldr	r3, [r3, #12]
 800c4e2:	1ad2      	subs	r2, r2, r3
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	6879      	ldr	r1, [r7, #4]
 800c4f0:	68f8      	ldr	r0, [r7, #12]
 800c4f2:	f000 ff3b 	bl	800d36c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	2100      	movs	r1, #0
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f001 fc0c 	bl	800dd1a <USBD_LL_PrepareReceive>
 800c502:	e03b      	b.n	800c57c <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	68da      	ldr	r2, [r3, #12]
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	689b      	ldr	r3, [r3, #8]
 800c50c:	429a      	cmp	r2, r3
 800c50e:	d11c      	bne.n	800c54a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	685a      	ldr	r2, [r3, #4]
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c518:	429a      	cmp	r2, r3
 800c51a:	d316      	bcc.n	800c54a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	685a      	ldr	r2, [r3, #4]
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c526:	429a      	cmp	r2, r3
 800c528:	d20f      	bcs.n	800c54a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c52a:	2200      	movs	r2, #0
 800c52c:	2100      	movs	r1, #0
 800c52e:	68f8      	ldr	r0, [r7, #12]
 800c530:	f000 ff1c 	bl	800d36c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2200      	movs	r2, #0
 800c538:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c53c:	2300      	movs	r3, #0
 800c53e:	2200      	movs	r2, #0
 800c540:	2100      	movs	r1, #0
 800c542:	68f8      	ldr	r0, [r7, #12]
 800c544:	f001 fbe9 	bl	800dd1a <USBD_LL_PrepareReceive>
 800c548:	e018      	b.n	800c57c <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c550:	b2db      	uxtb	r3, r3
 800c552:	2b03      	cmp	r3, #3
 800c554:	d10b      	bne.n	800c56e <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c55c:	68db      	ldr	r3, [r3, #12]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d005      	beq.n	800c56e <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c568:	68db      	ldr	r3, [r3, #12]
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c56e:	2180      	movs	r1, #128	; 0x80
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	f001 fb27 	bl	800dbc4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c576:	68f8      	ldr	r0, [r7, #12]
 800c578:	f000 ff4a 	bl	800d410 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c582:	2b01      	cmp	r3, #1
 800c584:	d122      	bne.n	800c5cc <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c586:	68f8      	ldr	r0, [r7, #12]
 800c588:	f7ff fe98 	bl	800c2bc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2200      	movs	r2, #0
 800c590:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c594:	e01a      	b.n	800c5cc <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c59c:	b2db      	uxtb	r3, r3
 800c59e:	2b03      	cmp	r3, #3
 800c5a0:	d114      	bne.n	800c5cc <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5a8:	695b      	ldr	r3, [r3, #20]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00e      	beq.n	800c5cc <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5b4:	695b      	ldr	r3, [r3, #20]
 800c5b6:	7afa      	ldrb	r2, [r7, #11]
 800c5b8:	4611      	mov	r1, r2
 800c5ba:	68f8      	ldr	r0, [r7, #12]
 800c5bc:	4798      	blx	r3
 800c5be:	4603      	mov	r3, r0
 800c5c0:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c5c2:	7dfb      	ldrb	r3, [r7, #23]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c5c8:	7dfb      	ldrb	r3, [r7, #23]
 800c5ca:	e000      	b.n	800c5ce <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c5cc:	2300      	movs	r3, #0
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3718      	adds	r7, #24
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c5d6:	b580      	push	{r7, lr}
 800c5d8:	b082      	sub	sp, #8
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2201      	movs	r2, #1
 800c5e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c602:	2b00      	cmp	r3, #0
 800c604:	d101      	bne.n	800c60a <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c606:	2303      	movs	r3, #3
 800c608:	e02f      	b.n	800c66a <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00f      	beq.n	800c634 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c61a:	685b      	ldr	r3, [r3, #4]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d009      	beq.n	800c634 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	687a      	ldr	r2, [r7, #4]
 800c62a:	6852      	ldr	r2, [r2, #4]
 800c62c:	b2d2      	uxtb	r2, r2
 800c62e:	4611      	mov	r1, r2
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c634:	2340      	movs	r3, #64	; 0x40
 800c636:	2200      	movs	r2, #0
 800c638:	2100      	movs	r1, #0
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f001 fa7d 	bl	800db3a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2201      	movs	r2, #1
 800c644:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2240      	movs	r2, #64	; 0x40
 800c64c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c650:	2340      	movs	r3, #64	; 0x40
 800c652:	2200      	movs	r2, #0
 800c654:	2180      	movs	r1, #128	; 0x80
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f001 fa6f 	bl	800db3a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2201      	movs	r2, #1
 800c660:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2240      	movs	r2, #64	; 0x40
 800c666:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c668:	2300      	movs	r3, #0
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3708      	adds	r7, #8
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}

0800c672 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c672:	b480      	push	{r7}
 800c674:	b083      	sub	sp, #12
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
 800c67a:	460b      	mov	r3, r1
 800c67c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	78fa      	ldrb	r2, [r7, #3]
 800c682:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c684:	2300      	movs	r3, #0
}
 800c686:	4618      	mov	r0, r3
 800c688:	370c      	adds	r7, #12
 800c68a:	46bd      	mov	sp, r7
 800c68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c690:	4770      	bx	lr

0800c692 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c692:	b480      	push	{r7}
 800c694:	b083      	sub	sp, #12
 800c696:	af00      	add	r7, sp, #0
 800c698:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6a0:	b2da      	uxtb	r2, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2204      	movs	r2, #4
 800c6ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c6b0:	2300      	movs	r3, #0
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	370c      	adds	r7, #12
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c6be:	b480      	push	{r7}
 800c6c0:	b083      	sub	sp, #12
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	2b04      	cmp	r3, #4
 800c6d0:	d106      	bne.n	800c6e0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c6d8:	b2da      	uxtb	r2, r3
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c6e0:	2300      	movs	r3, #0
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	370c      	adds	r7, #12
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr

0800c6ee <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b082      	sub	sp, #8
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d101      	bne.n	800c704 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c700:	2303      	movs	r3, #3
 800c702:	e012      	b.n	800c72a <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	2b03      	cmp	r3, #3
 800c70e:	d10b      	bne.n	800c728 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c716:	69db      	ldr	r3, [r3, #28]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d005      	beq.n	800c728 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c722:	69db      	ldr	r3, [r3, #28]
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c728:	2300      	movs	r3, #0
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3708      	adds	r7, #8
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}

0800c732 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c732:	b480      	push	{r7}
 800c734:	b087      	sub	sp, #28
 800c736:	af00      	add	r7, sp, #0
 800c738:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	3301      	adds	r3, #1
 800c748:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c750:	8a3b      	ldrh	r3, [r7, #16]
 800c752:	021b      	lsls	r3, r3, #8
 800c754:	b21a      	sxth	r2, r3
 800c756:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	b21b      	sxth	r3, r3
 800c75e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c760:	89fb      	ldrh	r3, [r7, #14]
}
 800c762:	4618      	mov	r0, r3
 800c764:	371c      	adds	r7, #28
 800c766:	46bd      	mov	sp, r7
 800c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76c:	4770      	bx	lr
	...

0800c770 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c77a:	2300      	movs	r3, #0
 800c77c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c786:	2b40      	cmp	r3, #64	; 0x40
 800c788:	d005      	beq.n	800c796 <USBD_StdDevReq+0x26>
 800c78a:	2b40      	cmp	r3, #64	; 0x40
 800c78c:	d853      	bhi.n	800c836 <USBD_StdDevReq+0xc6>
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d00b      	beq.n	800c7aa <USBD_StdDevReq+0x3a>
 800c792:	2b20      	cmp	r3, #32
 800c794:	d14f      	bne.n	800c836 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	6839      	ldr	r1, [r7, #0]
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	4798      	blx	r3
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c7a8:	e04a      	b.n	800c840 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	785b      	ldrb	r3, [r3, #1]
 800c7ae:	2b09      	cmp	r3, #9
 800c7b0:	d83b      	bhi.n	800c82a <USBD_StdDevReq+0xba>
 800c7b2:	a201      	add	r2, pc, #4	; (adr r2, 800c7b8 <USBD_StdDevReq+0x48>)
 800c7b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7b8:	0800c80d 	.word	0x0800c80d
 800c7bc:	0800c821 	.word	0x0800c821
 800c7c0:	0800c82b 	.word	0x0800c82b
 800c7c4:	0800c817 	.word	0x0800c817
 800c7c8:	0800c82b 	.word	0x0800c82b
 800c7cc:	0800c7eb 	.word	0x0800c7eb
 800c7d0:	0800c7e1 	.word	0x0800c7e1
 800c7d4:	0800c82b 	.word	0x0800c82b
 800c7d8:	0800c803 	.word	0x0800c803
 800c7dc:	0800c7f5 	.word	0x0800c7f5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c7e0:	6839      	ldr	r1, [r7, #0]
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f000 f9de 	bl	800cba4 <USBD_GetDescriptor>
          break;
 800c7e8:	e024      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c7ea:	6839      	ldr	r1, [r7, #0]
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f000 fb6d 	bl	800cecc <USBD_SetAddress>
          break;
 800c7f2:	e01f      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c7f4:	6839      	ldr	r1, [r7, #0]
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f000 fbac 	bl	800cf54 <USBD_SetConfig>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	73fb      	strb	r3, [r7, #15]
          break;
 800c800:	e018      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c802:	6839      	ldr	r1, [r7, #0]
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f000 fc4b 	bl	800d0a0 <USBD_GetConfig>
          break;
 800c80a:	e013      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c80c:	6839      	ldr	r1, [r7, #0]
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 fc7c 	bl	800d10c <USBD_GetStatus>
          break;
 800c814:	e00e      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c816:	6839      	ldr	r1, [r7, #0]
 800c818:	6878      	ldr	r0, [r7, #4]
 800c81a:	f000 fcab 	bl	800d174 <USBD_SetFeature>
          break;
 800c81e:	e009      	b.n	800c834 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c820:	6839      	ldr	r1, [r7, #0]
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 fcba 	bl	800d19c <USBD_ClrFeature>
          break;
 800c828:	e004      	b.n	800c834 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c82a:	6839      	ldr	r1, [r7, #0]
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f000 fd11 	bl	800d254 <USBD_CtlError>
          break;
 800c832:	bf00      	nop
      }
      break;
 800c834:	e004      	b.n	800c840 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c836:	6839      	ldr	r1, [r7, #0]
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 fd0b 	bl	800d254 <USBD_CtlError>
      break;
 800c83e:	bf00      	nop
  }

  return ret;
 800c840:	7bfb      	ldrb	r3, [r7, #15]
}
 800c842:	4618      	mov	r0, r3
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop

0800c84c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c856:	2300      	movs	r3, #0
 800c858:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c862:	2b40      	cmp	r3, #64	; 0x40
 800c864:	d005      	beq.n	800c872 <USBD_StdItfReq+0x26>
 800c866:	2b40      	cmp	r3, #64	; 0x40
 800c868:	d82f      	bhi.n	800c8ca <USBD_StdItfReq+0x7e>
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d001      	beq.n	800c872 <USBD_StdItfReq+0x26>
 800c86e:	2b20      	cmp	r3, #32
 800c870:	d12b      	bne.n	800c8ca <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	3b01      	subs	r3, #1
 800c87c:	2b02      	cmp	r3, #2
 800c87e:	d81d      	bhi.n	800c8bc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	889b      	ldrh	r3, [r3, #4]
 800c884:	b2db      	uxtb	r3, r3
 800c886:	2b01      	cmp	r3, #1
 800c888:	d813      	bhi.n	800c8b2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	6839      	ldr	r1, [r7, #0]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	4798      	blx	r3
 800c898:	4603      	mov	r3, r0
 800c89a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	88db      	ldrh	r3, [r3, #6]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d110      	bne.n	800c8c6 <USBD_StdItfReq+0x7a>
 800c8a4:	7bfb      	ldrb	r3, [r7, #15]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d10d      	bne.n	800c8c6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f000 fd9d 	bl	800d3ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c8b0:	e009      	b.n	800c8c6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 fccd 	bl	800d254 <USBD_CtlError>
          break;
 800c8ba:	e004      	b.n	800c8c6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c8bc:	6839      	ldr	r1, [r7, #0]
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 fcc8 	bl	800d254 <USBD_CtlError>
          break;
 800c8c4:	e000      	b.n	800c8c8 <USBD_StdItfReq+0x7c>
          break;
 800c8c6:	bf00      	nop
      }
      break;
 800c8c8:	e004      	b.n	800c8d4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c8ca:	6839      	ldr	r1, [r7, #0]
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f000 fcc1 	bl	800d254 <USBD_CtlError>
      break;
 800c8d2:	bf00      	nop
  }

  return ret;
 800c8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3710      	adds	r7, #16
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}

0800c8de <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8de:	b580      	push	{r7, lr}
 800c8e0:	b084      	sub	sp, #16
 800c8e2:	af00      	add	r7, sp, #0
 800c8e4:	6078      	str	r0, [r7, #4]
 800c8e6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	889b      	ldrh	r3, [r3, #4]
 800c8f0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	781b      	ldrb	r3, [r3, #0]
 800c8f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c8fa:	2b40      	cmp	r3, #64	; 0x40
 800c8fc:	d007      	beq.n	800c90e <USBD_StdEPReq+0x30>
 800c8fe:	2b40      	cmp	r3, #64	; 0x40
 800c900:	f200 8145 	bhi.w	800cb8e <USBD_StdEPReq+0x2b0>
 800c904:	2b00      	cmp	r3, #0
 800c906:	d00c      	beq.n	800c922 <USBD_StdEPReq+0x44>
 800c908:	2b20      	cmp	r3, #32
 800c90a:	f040 8140 	bne.w	800cb8e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	6839      	ldr	r1, [r7, #0]
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	4798      	blx	r3
 800c91c:	4603      	mov	r3, r0
 800c91e:	73fb      	strb	r3, [r7, #15]
      break;
 800c920:	e13a      	b.n	800cb98 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	785b      	ldrb	r3, [r3, #1]
 800c926:	2b03      	cmp	r3, #3
 800c928:	d007      	beq.n	800c93a <USBD_StdEPReq+0x5c>
 800c92a:	2b03      	cmp	r3, #3
 800c92c:	f300 8129 	bgt.w	800cb82 <USBD_StdEPReq+0x2a4>
 800c930:	2b00      	cmp	r3, #0
 800c932:	d07f      	beq.n	800ca34 <USBD_StdEPReq+0x156>
 800c934:	2b01      	cmp	r3, #1
 800c936:	d03c      	beq.n	800c9b2 <USBD_StdEPReq+0xd4>
 800c938:	e123      	b.n	800cb82 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c940:	b2db      	uxtb	r3, r3
 800c942:	2b02      	cmp	r3, #2
 800c944:	d002      	beq.n	800c94c <USBD_StdEPReq+0x6e>
 800c946:	2b03      	cmp	r3, #3
 800c948:	d016      	beq.n	800c978 <USBD_StdEPReq+0x9a>
 800c94a:	e02c      	b.n	800c9a6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c94c:	7bbb      	ldrb	r3, [r7, #14]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d00d      	beq.n	800c96e <USBD_StdEPReq+0x90>
 800c952:	7bbb      	ldrb	r3, [r7, #14]
 800c954:	2b80      	cmp	r3, #128	; 0x80
 800c956:	d00a      	beq.n	800c96e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c958:	7bbb      	ldrb	r3, [r7, #14]
 800c95a:	4619      	mov	r1, r3
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f001 f931 	bl	800dbc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c962:	2180      	movs	r1, #128	; 0x80
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f001 f92d 	bl	800dbc4 <USBD_LL_StallEP>
 800c96a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c96c:	e020      	b.n	800c9b0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c96e:	6839      	ldr	r1, [r7, #0]
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	f000 fc6f 	bl	800d254 <USBD_CtlError>
              break;
 800c976:	e01b      	b.n	800c9b0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	885b      	ldrh	r3, [r3, #2]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d10e      	bne.n	800c99e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c980:	7bbb      	ldrb	r3, [r7, #14]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00b      	beq.n	800c99e <USBD_StdEPReq+0xc0>
 800c986:	7bbb      	ldrb	r3, [r7, #14]
 800c988:	2b80      	cmp	r3, #128	; 0x80
 800c98a:	d008      	beq.n	800c99e <USBD_StdEPReq+0xc0>
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	88db      	ldrh	r3, [r3, #6]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d104      	bne.n	800c99e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c994:	7bbb      	ldrb	r3, [r7, #14]
 800c996:	4619      	mov	r1, r3
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f001 f913 	bl	800dbc4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 fd23 	bl	800d3ea <USBD_CtlSendStatus>

              break;
 800c9a4:	e004      	b.n	800c9b0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c9a6:	6839      	ldr	r1, [r7, #0]
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 fc53 	bl	800d254 <USBD_CtlError>
              break;
 800c9ae:	bf00      	nop
          }
          break;
 800c9b0:	e0ec      	b.n	800cb8c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9b8:	b2db      	uxtb	r3, r3
 800c9ba:	2b02      	cmp	r3, #2
 800c9bc:	d002      	beq.n	800c9c4 <USBD_StdEPReq+0xe6>
 800c9be:	2b03      	cmp	r3, #3
 800c9c0:	d016      	beq.n	800c9f0 <USBD_StdEPReq+0x112>
 800c9c2:	e030      	b.n	800ca26 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9c4:	7bbb      	ldrb	r3, [r7, #14]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d00d      	beq.n	800c9e6 <USBD_StdEPReq+0x108>
 800c9ca:	7bbb      	ldrb	r3, [r7, #14]
 800c9cc:	2b80      	cmp	r3, #128	; 0x80
 800c9ce:	d00a      	beq.n	800c9e6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9d0:	7bbb      	ldrb	r3, [r7, #14]
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	f001 f8f5 	bl	800dbc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9da:	2180      	movs	r1, #128	; 0x80
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f001 f8f1 	bl	800dbc4 <USBD_LL_StallEP>
 800c9e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c9e4:	e025      	b.n	800ca32 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c9e6:	6839      	ldr	r1, [r7, #0]
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 fc33 	bl	800d254 <USBD_CtlError>
              break;
 800c9ee:	e020      	b.n	800ca32 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	885b      	ldrh	r3, [r3, #2]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d11b      	bne.n	800ca30 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c9f8:	7bbb      	ldrb	r3, [r7, #14]
 800c9fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d004      	beq.n	800ca0c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ca02:	7bbb      	ldrb	r3, [r7, #14]
 800ca04:	4619      	mov	r1, r3
 800ca06:	6878      	ldr	r0, [r7, #4]
 800ca08:	f001 f8fb 	bl	800dc02 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f000 fcec 	bl	800d3ea <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	6839      	ldr	r1, [r7, #0]
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	4798      	blx	r3
 800ca20:	4603      	mov	r3, r0
 800ca22:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ca24:	e004      	b.n	800ca30 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ca26:	6839      	ldr	r1, [r7, #0]
 800ca28:	6878      	ldr	r0, [r7, #4]
 800ca2a:	f000 fc13 	bl	800d254 <USBD_CtlError>
              break;
 800ca2e:	e000      	b.n	800ca32 <USBD_StdEPReq+0x154>
              break;
 800ca30:	bf00      	nop
          }
          break;
 800ca32:	e0ab      	b.n	800cb8c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	2b02      	cmp	r3, #2
 800ca3e:	d002      	beq.n	800ca46 <USBD_StdEPReq+0x168>
 800ca40:	2b03      	cmp	r3, #3
 800ca42:	d032      	beq.n	800caaa <USBD_StdEPReq+0x1cc>
 800ca44:	e097      	b.n	800cb76 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ca46:	7bbb      	ldrb	r3, [r7, #14]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d007      	beq.n	800ca5c <USBD_StdEPReq+0x17e>
 800ca4c:	7bbb      	ldrb	r3, [r7, #14]
 800ca4e:	2b80      	cmp	r3, #128	; 0x80
 800ca50:	d004      	beq.n	800ca5c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ca52:	6839      	ldr	r1, [r7, #0]
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f000 fbfd 	bl	800d254 <USBD_CtlError>
                break;
 800ca5a:	e091      	b.n	800cb80 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	da0b      	bge.n	800ca7c <USBD_StdEPReq+0x19e>
 800ca64:	7bbb      	ldrb	r3, [r7, #14]
 800ca66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca6a:	4613      	mov	r3, r2
 800ca6c:	009b      	lsls	r3, r3, #2
 800ca6e:	4413      	add	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	3310      	adds	r3, #16
 800ca74:	687a      	ldr	r2, [r7, #4]
 800ca76:	4413      	add	r3, r2
 800ca78:	3304      	adds	r3, #4
 800ca7a:	e00b      	b.n	800ca94 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca7c:	7bbb      	ldrb	r3, [r7, #14]
 800ca7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca82:	4613      	mov	r3, r2
 800ca84:	009b      	lsls	r3, r3, #2
 800ca86:	4413      	add	r3, r2
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca8e:	687a      	ldr	r2, [r7, #4]
 800ca90:	4413      	add	r3, r2
 800ca92:	3304      	adds	r3, #4
 800ca94:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	2202      	movs	r2, #2
 800caa0:	4619      	mov	r1, r3
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	f000 fc47 	bl	800d336 <USBD_CtlSendData>
              break;
 800caa8:	e06a      	b.n	800cb80 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800caaa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	da11      	bge.n	800cad6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cab2:	7bbb      	ldrb	r3, [r7, #14]
 800cab4:	f003 020f 	and.w	r2, r3, #15
 800cab8:	6879      	ldr	r1, [r7, #4]
 800caba:	4613      	mov	r3, r2
 800cabc:	009b      	lsls	r3, r3, #2
 800cabe:	4413      	add	r3, r2
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	440b      	add	r3, r1
 800cac4:	3324      	adds	r3, #36	; 0x24
 800cac6:	881b      	ldrh	r3, [r3, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d117      	bne.n	800cafc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cacc:	6839      	ldr	r1, [r7, #0]
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f000 fbc0 	bl	800d254 <USBD_CtlError>
                  break;
 800cad4:	e054      	b.n	800cb80 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cad6:	7bbb      	ldrb	r3, [r7, #14]
 800cad8:	f003 020f 	and.w	r2, r3, #15
 800cadc:	6879      	ldr	r1, [r7, #4]
 800cade:	4613      	mov	r3, r2
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4413      	add	r3, r2
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	440b      	add	r3, r1
 800cae8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800caec:	881b      	ldrh	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d104      	bne.n	800cafc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800caf2:	6839      	ldr	r1, [r7, #0]
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f000 fbad 	bl	800d254 <USBD_CtlError>
                  break;
 800cafa:	e041      	b.n	800cb80 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cafc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	da0b      	bge.n	800cb1c <USBD_StdEPReq+0x23e>
 800cb04:	7bbb      	ldrb	r3, [r7, #14]
 800cb06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	3310      	adds	r3, #16
 800cb14:	687a      	ldr	r2, [r7, #4]
 800cb16:	4413      	add	r3, r2
 800cb18:	3304      	adds	r3, #4
 800cb1a:	e00b      	b.n	800cb34 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cb1c:	7bbb      	ldrb	r3, [r7, #14]
 800cb1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb22:	4613      	mov	r3, r2
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	4413      	add	r3, r2
 800cb28:	009b      	lsls	r3, r3, #2
 800cb2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cb2e:	687a      	ldr	r2, [r7, #4]
 800cb30:	4413      	add	r3, r2
 800cb32:	3304      	adds	r3, #4
 800cb34:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cb36:	7bbb      	ldrb	r3, [r7, #14]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d002      	beq.n	800cb42 <USBD_StdEPReq+0x264>
 800cb3c:	7bbb      	ldrb	r3, [r7, #14]
 800cb3e:	2b80      	cmp	r3, #128	; 0x80
 800cb40:	d103      	bne.n	800cb4a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	2200      	movs	r2, #0
 800cb46:	601a      	str	r2, [r3, #0]
 800cb48:	e00e      	b.n	800cb68 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cb4a:	7bbb      	ldrb	r3, [r7, #14]
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f001 f876 	bl	800dc40 <USBD_LL_IsStallEP>
 800cb54:	4603      	mov	r3, r0
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d003      	beq.n	800cb62 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	601a      	str	r2, [r3, #0]
 800cb60:	e002      	b.n	800cb68 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	2200      	movs	r2, #0
 800cb66:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	2202      	movs	r2, #2
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 fbe1 	bl	800d336 <USBD_CtlSendData>
              break;
 800cb74:	e004      	b.n	800cb80 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800cb76:	6839      	ldr	r1, [r7, #0]
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f000 fb6b 	bl	800d254 <USBD_CtlError>
              break;
 800cb7e:	bf00      	nop
          }
          break;
 800cb80:	e004      	b.n	800cb8c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800cb82:	6839      	ldr	r1, [r7, #0]
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 fb65 	bl	800d254 <USBD_CtlError>
          break;
 800cb8a:	bf00      	nop
      }
      break;
 800cb8c:	e004      	b.n	800cb98 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800cb8e:	6839      	ldr	r1, [r7, #0]
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f000 fb5f 	bl	800d254 <USBD_CtlError>
      break;
 800cb96:	bf00      	nop
  }

  return ret;
 800cb98:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	3710      	adds	r7, #16
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bd80      	pop	{r7, pc}
	...

0800cba4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b084      	sub	sp, #16
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	885b      	ldrh	r3, [r3, #2]
 800cbbe:	0a1b      	lsrs	r3, r3, #8
 800cbc0:	b29b      	uxth	r3, r3
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	2b0e      	cmp	r3, #14
 800cbc6:	f200 8152 	bhi.w	800ce6e <USBD_GetDescriptor+0x2ca>
 800cbca:	a201      	add	r2, pc, #4	; (adr r2, 800cbd0 <USBD_GetDescriptor+0x2c>)
 800cbcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd0:	0800cc41 	.word	0x0800cc41
 800cbd4:	0800cc59 	.word	0x0800cc59
 800cbd8:	0800cc99 	.word	0x0800cc99
 800cbdc:	0800ce6f 	.word	0x0800ce6f
 800cbe0:	0800ce6f 	.word	0x0800ce6f
 800cbe4:	0800ce0f 	.word	0x0800ce0f
 800cbe8:	0800ce3b 	.word	0x0800ce3b
 800cbec:	0800ce6f 	.word	0x0800ce6f
 800cbf0:	0800ce6f 	.word	0x0800ce6f
 800cbf4:	0800ce6f 	.word	0x0800ce6f
 800cbf8:	0800ce6f 	.word	0x0800ce6f
 800cbfc:	0800ce6f 	.word	0x0800ce6f
 800cc00:	0800ce6f 	.word	0x0800ce6f
 800cc04:	0800ce6f 	.word	0x0800ce6f
 800cc08:	0800cc0d 	.word	0x0800cc0d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc12:	69db      	ldr	r3, [r3, #28]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d00b      	beq.n	800cc30 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc1e:	69db      	ldr	r3, [r3, #28]
 800cc20:	687a      	ldr	r2, [r7, #4]
 800cc22:	7c12      	ldrb	r2, [r2, #16]
 800cc24:	f107 0108 	add.w	r1, r7, #8
 800cc28:	4610      	mov	r0, r2
 800cc2a:	4798      	blx	r3
 800cc2c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc2e:	e126      	b.n	800ce7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cc30:	6839      	ldr	r1, [r7, #0]
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 fb0e 	bl	800d254 <USBD_CtlError>
        err++;
 800cc38:	7afb      	ldrb	r3, [r7, #11]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	72fb      	strb	r3, [r7, #11]
      break;
 800cc3e:	e11e      	b.n	800ce7e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	687a      	ldr	r2, [r7, #4]
 800cc4a:	7c12      	ldrb	r2, [r2, #16]
 800cc4c:	f107 0108 	add.w	r1, r7, #8
 800cc50:	4610      	mov	r0, r2
 800cc52:	4798      	blx	r3
 800cc54:	60f8      	str	r0, [r7, #12]
      break;
 800cc56:	e112      	b.n	800ce7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	7c1b      	ldrb	r3, [r3, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10d      	bne.n	800cc7c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc68:	f107 0208 	add.w	r2, r7, #8
 800cc6c:	4610      	mov	r0, r2
 800cc6e:	4798      	blx	r3
 800cc70:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	3301      	adds	r3, #1
 800cc76:	2202      	movs	r2, #2
 800cc78:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cc7a:	e100      	b.n	800ce7e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc84:	f107 0208 	add.w	r2, r7, #8
 800cc88:	4610      	mov	r0, r2
 800cc8a:	4798      	blx	r3
 800cc8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	3301      	adds	r3, #1
 800cc92:	2202      	movs	r2, #2
 800cc94:	701a      	strb	r2, [r3, #0]
      break;
 800cc96:	e0f2      	b.n	800ce7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	885b      	ldrh	r3, [r3, #2]
 800cc9c:	b2db      	uxtb	r3, r3
 800cc9e:	2b05      	cmp	r3, #5
 800cca0:	f200 80ac 	bhi.w	800cdfc <USBD_GetDescriptor+0x258>
 800cca4:	a201      	add	r2, pc, #4	; (adr r2, 800ccac <USBD_GetDescriptor+0x108>)
 800cca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccaa:	bf00      	nop
 800ccac:	0800ccc5 	.word	0x0800ccc5
 800ccb0:	0800ccf9 	.word	0x0800ccf9
 800ccb4:	0800cd2d 	.word	0x0800cd2d
 800ccb8:	0800cd61 	.word	0x0800cd61
 800ccbc:	0800cd95 	.word	0x0800cd95
 800ccc0:	0800cdc9 	.word	0x0800cdc9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccca:	685b      	ldr	r3, [r3, #4]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d00b      	beq.n	800cce8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	7c12      	ldrb	r2, [r2, #16]
 800ccdc:	f107 0108 	add.w	r1, r7, #8
 800cce0:	4610      	mov	r0, r2
 800cce2:	4798      	blx	r3
 800cce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cce6:	e091      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cce8:	6839      	ldr	r1, [r7, #0]
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 fab2 	bl	800d254 <USBD_CtlError>
            err++;
 800ccf0:	7afb      	ldrb	r3, [r7, #11]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	72fb      	strb	r3, [r7, #11]
          break;
 800ccf6:	e089      	b.n	800ce0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d00b      	beq.n	800cd1c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd0a:	689b      	ldr	r3, [r3, #8]
 800cd0c:	687a      	ldr	r2, [r7, #4]
 800cd0e:	7c12      	ldrb	r2, [r2, #16]
 800cd10:	f107 0108 	add.w	r1, r7, #8
 800cd14:	4610      	mov	r0, r2
 800cd16:	4798      	blx	r3
 800cd18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd1a:	e077      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd1c:	6839      	ldr	r1, [r7, #0]
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 fa98 	bl	800d254 <USBD_CtlError>
            err++;
 800cd24:	7afb      	ldrb	r3, [r7, #11]
 800cd26:	3301      	adds	r3, #1
 800cd28:	72fb      	strb	r3, [r7, #11]
          break;
 800cd2a:	e06f      	b.n	800ce0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd32:	68db      	ldr	r3, [r3, #12]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d00b      	beq.n	800cd50 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	687a      	ldr	r2, [r7, #4]
 800cd42:	7c12      	ldrb	r2, [r2, #16]
 800cd44:	f107 0108 	add.w	r1, r7, #8
 800cd48:	4610      	mov	r0, r2
 800cd4a:	4798      	blx	r3
 800cd4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd4e:	e05d      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd50:	6839      	ldr	r1, [r7, #0]
 800cd52:	6878      	ldr	r0, [r7, #4]
 800cd54:	f000 fa7e 	bl	800d254 <USBD_CtlError>
            err++;
 800cd58:	7afb      	ldrb	r3, [r7, #11]
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	72fb      	strb	r3, [r7, #11]
          break;
 800cd5e:	e055      	b.n	800ce0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd66:	691b      	ldr	r3, [r3, #16]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d00b      	beq.n	800cd84 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd72:	691b      	ldr	r3, [r3, #16]
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	7c12      	ldrb	r2, [r2, #16]
 800cd78:	f107 0108 	add.w	r1, r7, #8
 800cd7c:	4610      	mov	r0, r2
 800cd7e:	4798      	blx	r3
 800cd80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd82:	e043      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd84:	6839      	ldr	r1, [r7, #0]
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 fa64 	bl	800d254 <USBD_CtlError>
            err++;
 800cd8c:	7afb      	ldrb	r3, [r7, #11]
 800cd8e:	3301      	adds	r3, #1
 800cd90:	72fb      	strb	r3, [r7, #11]
          break;
 800cd92:	e03b      	b.n	800ce0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd9a:	695b      	ldr	r3, [r3, #20]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d00b      	beq.n	800cdb8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cda6:	695b      	ldr	r3, [r3, #20]
 800cda8:	687a      	ldr	r2, [r7, #4]
 800cdaa:	7c12      	ldrb	r2, [r2, #16]
 800cdac:	f107 0108 	add.w	r1, r7, #8
 800cdb0:	4610      	mov	r0, r2
 800cdb2:	4798      	blx	r3
 800cdb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cdb6:	e029      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f000 fa4a 	bl	800d254 <USBD_CtlError>
            err++;
 800cdc0:	7afb      	ldrb	r3, [r7, #11]
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	72fb      	strb	r3, [r7, #11]
          break;
 800cdc6:	e021      	b.n	800ce0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cdce:	699b      	ldr	r3, [r3, #24]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d00b      	beq.n	800cdec <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cdda:	699b      	ldr	r3, [r3, #24]
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	7c12      	ldrb	r2, [r2, #16]
 800cde0:	f107 0108 	add.w	r1, r7, #8
 800cde4:	4610      	mov	r0, r2
 800cde6:	4798      	blx	r3
 800cde8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cdea:	e00f      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cdec:	6839      	ldr	r1, [r7, #0]
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 fa30 	bl	800d254 <USBD_CtlError>
            err++;
 800cdf4:	7afb      	ldrb	r3, [r7, #11]
 800cdf6:	3301      	adds	r3, #1
 800cdf8:	72fb      	strb	r3, [r7, #11]
          break;
 800cdfa:	e007      	b.n	800ce0c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cdfc:	6839      	ldr	r1, [r7, #0]
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f000 fa28 	bl	800d254 <USBD_CtlError>
          err++;
 800ce04:	7afb      	ldrb	r3, [r7, #11]
 800ce06:	3301      	adds	r3, #1
 800ce08:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800ce0a:	bf00      	nop
      }
      break;
 800ce0c:	e037      	b.n	800ce7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	7c1b      	ldrb	r3, [r3, #16]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d109      	bne.n	800ce2a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce1e:	f107 0208 	add.w	r2, r7, #8
 800ce22:	4610      	mov	r0, r2
 800ce24:	4798      	blx	r3
 800ce26:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce28:	e029      	b.n	800ce7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce2a:	6839      	ldr	r1, [r7, #0]
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 fa11 	bl	800d254 <USBD_CtlError>
        err++;
 800ce32:	7afb      	ldrb	r3, [r7, #11]
 800ce34:	3301      	adds	r3, #1
 800ce36:	72fb      	strb	r3, [r7, #11]
      break;
 800ce38:	e021      	b.n	800ce7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	7c1b      	ldrb	r3, [r3, #16]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10d      	bne.n	800ce5e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce4a:	f107 0208 	add.w	r2, r7, #8
 800ce4e:	4610      	mov	r0, r2
 800ce50:	4798      	blx	r3
 800ce52:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	3301      	adds	r3, #1
 800ce58:	2207      	movs	r2, #7
 800ce5a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce5c:	e00f      	b.n	800ce7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce5e:	6839      	ldr	r1, [r7, #0]
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f000 f9f7 	bl	800d254 <USBD_CtlError>
        err++;
 800ce66:	7afb      	ldrb	r3, [r7, #11]
 800ce68:	3301      	adds	r3, #1
 800ce6a:	72fb      	strb	r3, [r7, #11]
      break;
 800ce6c:	e007      	b.n	800ce7e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ce6e:	6839      	ldr	r1, [r7, #0]
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f000 f9ef 	bl	800d254 <USBD_CtlError>
      err++;
 800ce76:	7afb      	ldrb	r3, [r7, #11]
 800ce78:	3301      	adds	r3, #1
 800ce7a:	72fb      	strb	r3, [r7, #11]
      break;
 800ce7c:	bf00      	nop
  }

  if (err != 0U)
 800ce7e:	7afb      	ldrb	r3, [r7, #11]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d11e      	bne.n	800cec2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	88db      	ldrh	r3, [r3, #6]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d016      	beq.n	800ceba <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ce8c:	893b      	ldrh	r3, [r7, #8]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d00e      	beq.n	800ceb0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	88da      	ldrh	r2, [r3, #6]
 800ce96:	893b      	ldrh	r3, [r7, #8]
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	bf28      	it	cs
 800ce9c:	4613      	movcs	r3, r2
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cea2:	893b      	ldrh	r3, [r7, #8]
 800cea4:	461a      	mov	r2, r3
 800cea6:	68f9      	ldr	r1, [r7, #12]
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f000 fa44 	bl	800d336 <USBD_CtlSendData>
 800ceae:	e009      	b.n	800cec4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ceb0:	6839      	ldr	r1, [r7, #0]
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 f9ce 	bl	800d254 <USBD_CtlError>
 800ceb8:	e004      	b.n	800cec4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f000 fa95 	bl	800d3ea <USBD_CtlSendStatus>
 800cec0:	e000      	b.n	800cec4 <USBD_GetDescriptor+0x320>
    return;
 800cec2:	bf00      	nop
  }
}
 800cec4:	3710      	adds	r7, #16
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}
 800ceca:	bf00      	nop

0800cecc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b084      	sub	sp, #16
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	889b      	ldrh	r3, [r3, #4]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d131      	bne.n	800cf42 <USBD_SetAddress+0x76>
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	88db      	ldrh	r3, [r3, #6]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d12d      	bne.n	800cf42 <USBD_SetAddress+0x76>
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	885b      	ldrh	r3, [r3, #2]
 800ceea:	2b7f      	cmp	r3, #127	; 0x7f
 800ceec:	d829      	bhi.n	800cf42 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	885b      	ldrh	r3, [r3, #2]
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cef8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	2b03      	cmp	r3, #3
 800cf04:	d104      	bne.n	800cf10 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cf06:	6839      	ldr	r1, [r7, #0]
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f000 f9a3 	bl	800d254 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf0e:	e01d      	b.n	800cf4c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	7bfa      	ldrb	r2, [r7, #15]
 800cf14:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cf18:	7bfb      	ldrb	r3, [r7, #15]
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 febc 	bl	800dc9a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f000 fa61 	bl	800d3ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cf28:	7bfb      	ldrb	r3, [r7, #15]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d004      	beq.n	800cf38 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	2202      	movs	r2, #2
 800cf32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf36:	e009      	b.n	800cf4c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf40:	e004      	b.n	800cf4c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cf42:	6839      	ldr	r1, [r7, #0]
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f000 f985 	bl	800d254 <USBD_CtlError>
  }
}
 800cf4a:	bf00      	nop
 800cf4c:	bf00      	nop
 800cf4e:	3710      	adds	r7, #16
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}

0800cf54 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	885b      	ldrh	r3, [r3, #2]
 800cf66:	b2da      	uxtb	r2, r3
 800cf68:	4b4c      	ldr	r3, [pc, #304]	; (800d09c <USBD_SetConfig+0x148>)
 800cf6a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cf6c:	4b4b      	ldr	r3, [pc, #300]	; (800d09c <USBD_SetConfig+0x148>)
 800cf6e:	781b      	ldrb	r3, [r3, #0]
 800cf70:	2b01      	cmp	r3, #1
 800cf72:	d905      	bls.n	800cf80 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cf74:	6839      	ldr	r1, [r7, #0]
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f96c 	bl	800d254 <USBD_CtlError>
    return USBD_FAIL;
 800cf7c:	2303      	movs	r3, #3
 800cf7e:	e088      	b.n	800d092 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf86:	b2db      	uxtb	r3, r3
 800cf88:	2b02      	cmp	r3, #2
 800cf8a:	d002      	beq.n	800cf92 <USBD_SetConfig+0x3e>
 800cf8c:	2b03      	cmp	r3, #3
 800cf8e:	d025      	beq.n	800cfdc <USBD_SetConfig+0x88>
 800cf90:	e071      	b.n	800d076 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cf92:	4b42      	ldr	r3, [pc, #264]	; (800d09c <USBD_SetConfig+0x148>)
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d01c      	beq.n	800cfd4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800cf9a:	4b40      	ldr	r3, [pc, #256]	; (800d09c <USBD_SetConfig+0x148>)
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	461a      	mov	r2, r3
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cfa4:	4b3d      	ldr	r3, [pc, #244]	; (800d09c <USBD_SetConfig+0x148>)
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f7ff f991 	bl	800c2d2 <USBD_SetClassConfig>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cfb4:	7bfb      	ldrb	r3, [r7, #15]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d004      	beq.n	800cfc4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800cfba:	6839      	ldr	r1, [r7, #0]
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 f949 	bl	800d254 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cfc2:	e065      	b.n	800d090 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f000 fa10 	bl	800d3ea <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	2203      	movs	r2, #3
 800cfce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cfd2:	e05d      	b.n	800d090 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f000 fa08 	bl	800d3ea <USBD_CtlSendStatus>
      break;
 800cfda:	e059      	b.n	800d090 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cfdc:	4b2f      	ldr	r3, [pc, #188]	; (800d09c <USBD_SetConfig+0x148>)
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d112      	bne.n	800d00a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2202      	movs	r2, #2
 800cfe8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800cfec:	4b2b      	ldr	r3, [pc, #172]	; (800d09c <USBD_SetConfig+0x148>)
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	461a      	mov	r2, r3
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cff6:	4b29      	ldr	r3, [pc, #164]	; (800d09c <USBD_SetConfig+0x148>)
 800cff8:	781b      	ldrb	r3, [r3, #0]
 800cffa:	4619      	mov	r1, r3
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	f7ff f984 	bl	800c30a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d002:	6878      	ldr	r0, [r7, #4]
 800d004:	f000 f9f1 	bl	800d3ea <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d008:	e042      	b.n	800d090 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d00a:	4b24      	ldr	r3, [pc, #144]	; (800d09c <USBD_SetConfig+0x148>)
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	461a      	mov	r2, r3
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	429a      	cmp	r2, r3
 800d016:	d02a      	beq.n	800d06e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	685b      	ldr	r3, [r3, #4]
 800d01c:	b2db      	uxtb	r3, r3
 800d01e:	4619      	mov	r1, r3
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f7ff f972 	bl	800c30a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d026:	4b1d      	ldr	r3, [pc, #116]	; (800d09c <USBD_SetConfig+0x148>)
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	461a      	mov	r2, r3
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d030:	4b1a      	ldr	r3, [pc, #104]	; (800d09c <USBD_SetConfig+0x148>)
 800d032:	781b      	ldrb	r3, [r3, #0]
 800d034:	4619      	mov	r1, r3
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f7ff f94b 	bl	800c2d2 <USBD_SetClassConfig>
 800d03c:	4603      	mov	r3, r0
 800d03e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d040:	7bfb      	ldrb	r3, [r7, #15]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00f      	beq.n	800d066 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d046:	6839      	ldr	r1, [r7, #0]
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 f903 	bl	800d254 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	b2db      	uxtb	r3, r3
 800d054:	4619      	mov	r1, r3
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f7ff f957 	bl	800c30a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2202      	movs	r2, #2
 800d060:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d064:	e014      	b.n	800d090 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 f9bf 	bl	800d3ea <USBD_CtlSendStatus>
      break;
 800d06c:	e010      	b.n	800d090 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 f9bb 	bl	800d3ea <USBD_CtlSendStatus>
      break;
 800d074:	e00c      	b.n	800d090 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d076:	6839      	ldr	r1, [r7, #0]
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f000 f8eb 	bl	800d254 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d07e:	4b07      	ldr	r3, [pc, #28]	; (800d09c <USBD_SetConfig+0x148>)
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	4619      	mov	r1, r3
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f7ff f940 	bl	800c30a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d08a:	2303      	movs	r3, #3
 800d08c:	73fb      	strb	r3, [r7, #15]
      break;
 800d08e:	bf00      	nop
  }

  return ret;
 800d090:	7bfb      	ldrb	r3, [r7, #15]
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	20003208 	.word	0x20003208

0800d0a0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
 800d0a8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	88db      	ldrh	r3, [r3, #6]
 800d0ae:	2b01      	cmp	r3, #1
 800d0b0:	d004      	beq.n	800d0bc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d0b2:	6839      	ldr	r1, [r7, #0]
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f000 f8cd 	bl	800d254 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d0ba:	e023      	b.n	800d104 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0c2:	b2db      	uxtb	r3, r3
 800d0c4:	2b02      	cmp	r3, #2
 800d0c6:	dc02      	bgt.n	800d0ce <USBD_GetConfig+0x2e>
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	dc03      	bgt.n	800d0d4 <USBD_GetConfig+0x34>
 800d0cc:	e015      	b.n	800d0fa <USBD_GetConfig+0x5a>
 800d0ce:	2b03      	cmp	r3, #3
 800d0d0:	d00b      	beq.n	800d0ea <USBD_GetConfig+0x4a>
 800d0d2:	e012      	b.n	800d0fa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	3308      	adds	r3, #8
 800d0de:	2201      	movs	r2, #1
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f000 f927 	bl	800d336 <USBD_CtlSendData>
        break;
 800d0e8:	e00c      	b.n	800d104 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	3304      	adds	r3, #4
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 f91f 	bl	800d336 <USBD_CtlSendData>
        break;
 800d0f8:	e004      	b.n	800d104 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d0fa:	6839      	ldr	r1, [r7, #0]
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f000 f8a9 	bl	800d254 <USBD_CtlError>
        break;
 800d102:	bf00      	nop
}
 800d104:	bf00      	nop
 800d106:	3708      	adds	r7, #8
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}

0800d10c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
 800d114:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	3b01      	subs	r3, #1
 800d120:	2b02      	cmp	r3, #2
 800d122:	d81e      	bhi.n	800d162 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	88db      	ldrh	r3, [r3, #6]
 800d128:	2b02      	cmp	r3, #2
 800d12a:	d004      	beq.n	800d136 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d12c:	6839      	ldr	r1, [r7, #0]
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f000 f890 	bl	800d254 <USBD_CtlError>
        break;
 800d134:	e01a      	b.n	800d16c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2201      	movs	r2, #1
 800d13a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d142:	2b00      	cmp	r3, #0
 800d144:	d005      	beq.n	800d152 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	68db      	ldr	r3, [r3, #12]
 800d14a:	f043 0202 	orr.w	r2, r3, #2
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	330c      	adds	r3, #12
 800d156:	2202      	movs	r2, #2
 800d158:	4619      	mov	r1, r3
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f000 f8eb 	bl	800d336 <USBD_CtlSendData>
      break;
 800d160:	e004      	b.n	800d16c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d162:	6839      	ldr	r1, [r7, #0]
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 f875 	bl	800d254 <USBD_CtlError>
      break;
 800d16a:	bf00      	nop
  }
}
 800d16c:	bf00      	nop
 800d16e:	3708      	adds	r7, #8
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b082      	sub	sp, #8
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	885b      	ldrh	r3, [r3, #2]
 800d182:	2b01      	cmp	r3, #1
 800d184:	d106      	bne.n	800d194 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2201      	movs	r2, #1
 800d18a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f000 f92b 	bl	800d3ea <USBD_CtlSendStatus>
  }
}
 800d194:	bf00      	nop
 800d196:	3708      	adds	r7, #8
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b082      	sub	sp, #8
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	3b01      	subs	r3, #1
 800d1b0:	2b02      	cmp	r3, #2
 800d1b2:	d80b      	bhi.n	800d1cc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	885b      	ldrh	r3, [r3, #2]
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d10c      	bne.n	800d1d6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	2200      	movs	r2, #0
 800d1c0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 f910 	bl	800d3ea <USBD_CtlSendStatus>
      }
      break;
 800d1ca:	e004      	b.n	800d1d6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d1cc:	6839      	ldr	r1, [r7, #0]
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f000 f840 	bl	800d254 <USBD_CtlError>
      break;
 800d1d4:	e000      	b.n	800d1d8 <USBD_ClrFeature+0x3c>
      break;
 800d1d6:	bf00      	nop
  }
}
 800d1d8:	bf00      	nop
 800d1da:	3708      	adds	r7, #8
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	781a      	ldrb	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	781a      	ldrb	r2, [r3, #0]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	3301      	adds	r3, #1
 800d208:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d20a:	68f8      	ldr	r0, [r7, #12]
 800d20c:	f7ff fa91 	bl	800c732 <SWAPBYTE>
 800d210:	4603      	mov	r3, r0
 800d212:	461a      	mov	r2, r3
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	3301      	adds	r3, #1
 800d21c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	3301      	adds	r3, #1
 800d222:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d224:	68f8      	ldr	r0, [r7, #12]
 800d226:	f7ff fa84 	bl	800c732 <SWAPBYTE>
 800d22a:	4603      	mov	r3, r0
 800d22c:	461a      	mov	r2, r3
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	3301      	adds	r3, #1
 800d236:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	3301      	adds	r3, #1
 800d23c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f7ff fa77 	bl	800c732 <SWAPBYTE>
 800d244:	4603      	mov	r3, r0
 800d246:	461a      	mov	r2, r3
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	80da      	strh	r2, [r3, #6]
}
 800d24c:	bf00      	nop
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b082      	sub	sp, #8
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d25e:	2180      	movs	r1, #128	; 0x80
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fcaf 	bl	800dbc4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d266:	2100      	movs	r1, #0
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f000 fcab 	bl	800dbc4 <USBD_LL_StallEP>
}
 800d26e:	bf00      	nop
 800d270:	3708      	adds	r7, #8
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}

0800d276 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d276:	b580      	push	{r7, lr}
 800d278:	b086      	sub	sp, #24
 800d27a:	af00      	add	r7, sp, #0
 800d27c:	60f8      	str	r0, [r7, #12]
 800d27e:	60b9      	str	r1, [r7, #8]
 800d280:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d282:	2300      	movs	r3, #0
 800d284:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d036      	beq.n	800d2fa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d290:	6938      	ldr	r0, [r7, #16]
 800d292:	f000 f836 	bl	800d302 <USBD_GetLen>
 800d296:	4603      	mov	r3, r0
 800d298:	3301      	adds	r3, #1
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	005b      	lsls	r3, r3, #1
 800d29e:	b29a      	uxth	r2, r3
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d2a4:	7dfb      	ldrb	r3, [r7, #23]
 800d2a6:	68ba      	ldr	r2, [r7, #8]
 800d2a8:	4413      	add	r3, r2
 800d2aa:	687a      	ldr	r2, [r7, #4]
 800d2ac:	7812      	ldrb	r2, [r2, #0]
 800d2ae:	701a      	strb	r2, [r3, #0]
  idx++;
 800d2b0:	7dfb      	ldrb	r3, [r7, #23]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d2b6:	7dfb      	ldrb	r3, [r7, #23]
 800d2b8:	68ba      	ldr	r2, [r7, #8]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	2203      	movs	r2, #3
 800d2be:	701a      	strb	r2, [r3, #0]
  idx++;
 800d2c0:	7dfb      	ldrb	r3, [r7, #23]
 800d2c2:	3301      	adds	r3, #1
 800d2c4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d2c6:	e013      	b.n	800d2f0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d2c8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	4413      	add	r3, r2
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	7812      	ldrb	r2, [r2, #0]
 800d2d2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	3301      	adds	r3, #1
 800d2d8:	613b      	str	r3, [r7, #16]
    idx++;
 800d2da:	7dfb      	ldrb	r3, [r7, #23]
 800d2dc:	3301      	adds	r3, #1
 800d2de:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d2e0:	7dfb      	ldrb	r3, [r7, #23]
 800d2e2:	68ba      	ldr	r2, [r7, #8]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	701a      	strb	r2, [r3, #0]
    idx++;
 800d2ea:	7dfb      	ldrb	r3, [r7, #23]
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d1e7      	bne.n	800d2c8 <USBD_GetString+0x52>
 800d2f8:	e000      	b.n	800d2fc <USBD_GetString+0x86>
    return;
 800d2fa:	bf00      	nop
  }
}
 800d2fc:	3718      	adds	r7, #24
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}

0800d302 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d302:	b480      	push	{r7}
 800d304:	b085      	sub	sp, #20
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d30a:	2300      	movs	r3, #0
 800d30c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d312:	e005      	b.n	800d320 <USBD_GetLen+0x1e>
  {
    len++;
 800d314:	7bfb      	ldrb	r3, [r7, #15]
 800d316:	3301      	adds	r3, #1
 800d318:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	3301      	adds	r3, #1
 800d31e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	781b      	ldrb	r3, [r3, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d1f5      	bne.n	800d314 <USBD_GetLen+0x12>
  }

  return len;
 800d328:	7bfb      	ldrb	r3, [r7, #15]
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3714      	adds	r7, #20
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr

0800d336 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d336:	b580      	push	{r7, lr}
 800d338:	b084      	sub	sp, #16
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	60f8      	str	r0, [r7, #12]
 800d33e:	60b9      	str	r1, [r7, #8]
 800d340:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	2202      	movs	r2, #2
 800d346:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	687a      	ldr	r2, [r7, #4]
 800d34e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	687a      	ldr	r2, [r7, #4]
 800d354:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	68ba      	ldr	r2, [r7, #8]
 800d35a:	2100      	movs	r1, #0
 800d35c:	68f8      	ldr	r0, [r7, #12]
 800d35e:	f000 fcbb 	bl	800dcd8 <USBD_LL_Transmit>

  return USBD_OK;
 800d362:	2300      	movs	r3, #0
}
 800d364:	4618      	mov	r0, r3
 800d366:	3710      	adds	r7, #16
 800d368:	46bd      	mov	sp, r7
 800d36a:	bd80      	pop	{r7, pc}

0800d36c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	68ba      	ldr	r2, [r7, #8]
 800d37c:	2100      	movs	r1, #0
 800d37e:	68f8      	ldr	r0, [r7, #12]
 800d380:	f000 fcaa 	bl	800dcd8 <USBD_LL_Transmit>

  return USBD_OK;
 800d384:	2300      	movs	r3, #0
}
 800d386:	4618      	mov	r0, r3
 800d388:	3710      	adds	r7, #16
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}

0800d38e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d38e:	b580      	push	{r7, lr}
 800d390:	b084      	sub	sp, #16
 800d392:	af00      	add	r7, sp, #0
 800d394:	60f8      	str	r0, [r7, #12]
 800d396:	60b9      	str	r1, [r7, #8]
 800d398:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	2203      	movs	r2, #3
 800d39e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	687a      	ldr	r2, [r7, #4]
 800d3a6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	687a      	ldr	r2, [r7, #4]
 800d3ae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	68ba      	ldr	r2, [r7, #8]
 800d3b6:	2100      	movs	r1, #0
 800d3b8:	68f8      	ldr	r0, [r7, #12]
 800d3ba:	f000 fcae 	bl	800dd1a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3be:	2300      	movs	r3, #0
}
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	3710      	adds	r7, #16
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	bd80      	pop	{r7, pc}

0800d3c8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b084      	sub	sp, #16
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	60f8      	str	r0, [r7, #12]
 800d3d0:	60b9      	str	r1, [r7, #8]
 800d3d2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	68ba      	ldr	r2, [r7, #8]
 800d3d8:	2100      	movs	r1, #0
 800d3da:	68f8      	ldr	r0, [r7, #12]
 800d3dc:	f000 fc9d 	bl	800dd1a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3710      	adds	r7, #16
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}

0800d3ea <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d3ea:	b580      	push	{r7, lr}
 800d3ec:	b082      	sub	sp, #8
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2204      	movs	r2, #4
 800d3f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	2100      	movs	r1, #0
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 fc69 	bl	800dcd8 <USBD_LL_Transmit>

  return USBD_OK;
 800d406:	2300      	movs	r3, #0
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2205      	movs	r2, #5
 800d41c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d420:	2300      	movs	r3, #0
 800d422:	2200      	movs	r2, #0
 800d424:	2100      	movs	r1, #0
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f000 fc77 	bl	800dd1a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d42c:	2300      	movs	r3, #0
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3708      	adds	r7, #8
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
	...

0800d438 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d43c:	2200      	movs	r2, #0
 800d43e:	4912      	ldr	r1, [pc, #72]	; (800d488 <MX_USB_Device_Init+0x50>)
 800d440:	4812      	ldr	r0, [pc, #72]	; (800d48c <MX_USB_Device_Init+0x54>)
 800d442:	f7fe febd 	bl	800c1c0 <USBD_Init>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d001      	beq.n	800d450 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d44c:	f7f4 f94c 	bl	80016e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d450:	490f      	ldr	r1, [pc, #60]	; (800d490 <MX_USB_Device_Init+0x58>)
 800d452:	480e      	ldr	r0, [pc, #56]	; (800d48c <MX_USB_Device_Init+0x54>)
 800d454:	f7fe fef2 	bl	800c23c <USBD_RegisterClass>
 800d458:	4603      	mov	r3, r0
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d001      	beq.n	800d462 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d45e:	f7f4 f943 	bl	80016e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d462:	490c      	ldr	r1, [pc, #48]	; (800d494 <MX_USB_Device_Init+0x5c>)
 800d464:	4809      	ldr	r0, [pc, #36]	; (800d48c <MX_USB_Device_Init+0x54>)
 800d466:	f7fe fe05 	bl	800c074 <USBD_CDC_RegisterInterface>
 800d46a:	4603      	mov	r3, r0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d001      	beq.n	800d474 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d470:	f7f4 f93a 	bl	80016e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d474:	4805      	ldr	r0, [pc, #20]	; (800d48c <MX_USB_Device_Init+0x54>)
 800d476:	f7fe ff15 	bl	800c2a4 <USBD_Start>
 800d47a:	4603      	mov	r3, r0
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d001      	beq.n	800d484 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d480:	f7f4 f932 	bl	80016e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d484:	bf00      	nop
 800d486:	bd80      	pop	{r7, pc}
 800d488:	20002804 	.word	0x20002804
 800d48c:	2000320c 	.word	0x2000320c
 800d490:	200026ec 	.word	0x200026ec
 800d494:	200027f0 	.word	0x200027f0

0800d498 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d49c:	2200      	movs	r2, #0
 800d49e:	4905      	ldr	r1, [pc, #20]	; (800d4b4 <CDC_Init_FS+0x1c>)
 800d4a0:	4805      	ldr	r0, [pc, #20]	; (800d4b8 <CDC_Init_FS+0x20>)
 800d4a2:	f7fe fdfc 	bl	800c09e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d4a6:	4905      	ldr	r1, [pc, #20]	; (800d4bc <CDC_Init_FS+0x24>)
 800d4a8:	4803      	ldr	r0, [pc, #12]	; (800d4b8 <CDC_Init_FS+0x20>)
 800d4aa:	f7fe fe16 	bl	800c0da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d4ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	bd80      	pop	{r7, pc}
 800d4b4:	20003cdc 	.word	0x20003cdc
 800d4b8:	2000320c 	.word	0x2000320c
 800d4bc:	200034dc 	.word	0x200034dc

0800d4c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d4c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ce:	4770      	bx	lr

0800d4d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	b083      	sub	sp, #12
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	6039      	str	r1, [r7, #0]
 800d4da:	71fb      	strb	r3, [r7, #7]
 800d4dc:	4613      	mov	r3, r2
 800d4de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d4e0:	79fb      	ldrb	r3, [r7, #7]
 800d4e2:	2b23      	cmp	r3, #35	; 0x23
 800d4e4:	d84a      	bhi.n	800d57c <CDC_Control_FS+0xac>
 800d4e6:	a201      	add	r2, pc, #4	; (adr r2, 800d4ec <CDC_Control_FS+0x1c>)
 800d4e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4ec:	0800d57d 	.word	0x0800d57d
 800d4f0:	0800d57d 	.word	0x0800d57d
 800d4f4:	0800d57d 	.word	0x0800d57d
 800d4f8:	0800d57d 	.word	0x0800d57d
 800d4fc:	0800d57d 	.word	0x0800d57d
 800d500:	0800d57d 	.word	0x0800d57d
 800d504:	0800d57d 	.word	0x0800d57d
 800d508:	0800d57d 	.word	0x0800d57d
 800d50c:	0800d57d 	.word	0x0800d57d
 800d510:	0800d57d 	.word	0x0800d57d
 800d514:	0800d57d 	.word	0x0800d57d
 800d518:	0800d57d 	.word	0x0800d57d
 800d51c:	0800d57d 	.word	0x0800d57d
 800d520:	0800d57d 	.word	0x0800d57d
 800d524:	0800d57d 	.word	0x0800d57d
 800d528:	0800d57d 	.word	0x0800d57d
 800d52c:	0800d57d 	.word	0x0800d57d
 800d530:	0800d57d 	.word	0x0800d57d
 800d534:	0800d57d 	.word	0x0800d57d
 800d538:	0800d57d 	.word	0x0800d57d
 800d53c:	0800d57d 	.word	0x0800d57d
 800d540:	0800d57d 	.word	0x0800d57d
 800d544:	0800d57d 	.word	0x0800d57d
 800d548:	0800d57d 	.word	0x0800d57d
 800d54c:	0800d57d 	.word	0x0800d57d
 800d550:	0800d57d 	.word	0x0800d57d
 800d554:	0800d57d 	.word	0x0800d57d
 800d558:	0800d57d 	.word	0x0800d57d
 800d55c:	0800d57d 	.word	0x0800d57d
 800d560:	0800d57d 	.word	0x0800d57d
 800d564:	0800d57d 	.word	0x0800d57d
 800d568:	0800d57d 	.word	0x0800d57d
 800d56c:	0800d57d 	.word	0x0800d57d
 800d570:	0800d57d 	.word	0x0800d57d
 800d574:	0800d57d 	.word	0x0800d57d
 800d578:	0800d57d 	.word	0x0800d57d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d57c:	bf00      	nop
  }

  return (USBD_OK);
 800d57e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d580:	4618      	mov	r0, r3
 800d582:	370c      	adds	r7, #12
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr

0800d58c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b084      	sub	sp, #16
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  input_received_flag = 1;
 800d596:	4b11      	ldr	r3, [pc, #68]	; (800d5dc <CDC_Receive_FS+0x50>)
 800d598:	2201      	movs	r2, #1
 800d59a:	701a      	strb	r2, [r3, #0]
  memset (UserRxBufferFS, '\0', APP_RX_DATA_SIZE);  // clear the buffer
 800d59c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d5a0:	2100      	movs	r1, #0
 800d5a2:	480f      	ldr	r0, [pc, #60]	; (800d5e0 <CDC_Receive_FS+0x54>)
 800d5a4:	f000 fca6 	bl	800def4 <memset>
  uint8_t len = (uint8_t) Len;
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	73fb      	strb	r3, [r7, #15]
  memcpy(UserRxBufferFS, Buf, len);  // copy the data to the buffer
 800d5ac:	7bfb      	ldrb	r3, [r7, #15]
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	6879      	ldr	r1, [r7, #4]
 800d5b2:	480b      	ldr	r0, [pc, #44]	; (800d5e0 <CDC_Receive_FS+0x54>)
 800d5b4:	f000 fc90 	bl	800ded8 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 800d5b8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ba:	461a      	mov	r2, r3
 800d5bc:	2100      	movs	r1, #0
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 fc98 	bl	800def4 <memset>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d5c4:	6879      	ldr	r1, [r7, #4]
 800d5c6:	4807      	ldr	r0, [pc, #28]	; (800d5e4 <CDC_Receive_FS+0x58>)
 800d5c8:	f7fe fd87 	bl	800c0da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d5cc:	4805      	ldr	r0, [pc, #20]	; (800d5e4 <CDC_Receive_FS+0x58>)
 800d5ce:	f7fe fdcd 	bl	800c16c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d5d2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3710      	adds	r7, #16
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}
 800d5dc:	200044dc 	.word	0x200044dc
 800d5e0:	200034dc 	.word	0x200034dc
 800d5e4:	2000320c 	.word	0x2000320c

0800d5e8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d5f8:	4b0d      	ldr	r3, [pc, #52]	; (800d630 <CDC_Transmit_FS+0x48>)
 800d5fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d5fe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d606:	2b00      	cmp	r3, #0
 800d608:	d001      	beq.n	800d60e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d60a:	2301      	movs	r3, #1
 800d60c:	e00b      	b.n	800d626 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d60e:	887b      	ldrh	r3, [r7, #2]
 800d610:	461a      	mov	r2, r3
 800d612:	6879      	ldr	r1, [r7, #4]
 800d614:	4806      	ldr	r0, [pc, #24]	; (800d630 <CDC_Transmit_FS+0x48>)
 800d616:	f7fe fd42 	bl	800c09e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d61a:	4805      	ldr	r0, [pc, #20]	; (800d630 <CDC_Transmit_FS+0x48>)
 800d61c:	f7fe fd76 	bl	800c10c <USBD_CDC_TransmitPacket>
 800d620:	4603      	mov	r3, r0
 800d622:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d624:	7bfb      	ldrb	r3, [r7, #15]
}
 800d626:	4618      	mov	r0, r3
 800d628:	3710      	adds	r7, #16
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
 800d62e:	bf00      	nop
 800d630:	2000320c 	.word	0x2000320c

0800d634 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d634:	b480      	push	{r7}
 800d636:	b087      	sub	sp, #28
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	4613      	mov	r3, r2
 800d640:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d642:	2300      	movs	r3, #0
 800d644:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d646:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	371c      	adds	r7, #28
 800d64e:	46bd      	mov	sp, r7
 800d650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d654:	4770      	bx	lr
	...

0800d658 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d658:	b480      	push	{r7}
 800d65a:	b083      	sub	sp, #12
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	4603      	mov	r3, r0
 800d660:	6039      	str	r1, [r7, #0]
 800d662:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	2212      	movs	r2, #18
 800d668:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d66a:	4b03      	ldr	r3, [pc, #12]	; (800d678 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	370c      	adds	r7, #12
 800d670:	46bd      	mov	sp, r7
 800d672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d676:	4770      	bx	lr
 800d678:	20002824 	.word	0x20002824

0800d67c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d67c:	b480      	push	{r7}
 800d67e:	b083      	sub	sp, #12
 800d680:	af00      	add	r7, sp, #0
 800d682:	4603      	mov	r3, r0
 800d684:	6039      	str	r1, [r7, #0]
 800d686:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	2204      	movs	r2, #4
 800d68c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d68e:	4b03      	ldr	r3, [pc, #12]	; (800d69c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d690:	4618      	mov	r0, r3
 800d692:	370c      	adds	r7, #12
 800d694:	46bd      	mov	sp, r7
 800d696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69a:	4770      	bx	lr
 800d69c:	20002838 	.word	0x20002838

0800d6a0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b082      	sub	sp, #8
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	6039      	str	r1, [r7, #0]
 800d6aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d6ac:	79fb      	ldrb	r3, [r7, #7]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d105      	bne.n	800d6be <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d6b2:	683a      	ldr	r2, [r7, #0]
 800d6b4:	4907      	ldr	r1, [pc, #28]	; (800d6d4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d6b6:	4808      	ldr	r0, [pc, #32]	; (800d6d8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d6b8:	f7ff fddd 	bl	800d276 <USBD_GetString>
 800d6bc:	e004      	b.n	800d6c8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d6be:	683a      	ldr	r2, [r7, #0]
 800d6c0:	4904      	ldr	r1, [pc, #16]	; (800d6d4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d6c2:	4805      	ldr	r0, [pc, #20]	; (800d6d8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d6c4:	f7ff fdd7 	bl	800d276 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6c8:	4b02      	ldr	r3, [pc, #8]	; (800d6d4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3708      	adds	r7, #8
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	200044e0 	.word	0x200044e0
 800d6d8:	08010ab4 	.word	0x08010ab4

0800d6dc <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b082      	sub	sp, #8
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	4603      	mov	r3, r0
 800d6e4:	6039      	str	r1, [r7, #0]
 800d6e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d6e8:	683a      	ldr	r2, [r7, #0]
 800d6ea:	4904      	ldr	r1, [pc, #16]	; (800d6fc <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d6ec:	4804      	ldr	r0, [pc, #16]	; (800d700 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d6ee:	f7ff fdc2 	bl	800d276 <USBD_GetString>
  return USBD_StrDesc;
 800d6f2:	4b02      	ldr	r3, [pc, #8]	; (800d6fc <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3708      	adds	r7, #8
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}
 800d6fc:	200044e0 	.word	0x200044e0
 800d700:	08010acc 	.word	0x08010acc

0800d704 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b082      	sub	sp, #8
 800d708:	af00      	add	r7, sp, #0
 800d70a:	4603      	mov	r3, r0
 800d70c:	6039      	str	r1, [r7, #0]
 800d70e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	221a      	movs	r2, #26
 800d714:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d716:	f000 f843 	bl	800d7a0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d71a:	4b02      	ldr	r3, [pc, #8]	; (800d724 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3708      	adds	r7, #8
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}
 800d724:	2000283c 	.word	0x2000283c

0800d728 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b082      	sub	sp, #8
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	4603      	mov	r3, r0
 800d730:	6039      	str	r1, [r7, #0]
 800d732:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d734:	79fb      	ldrb	r3, [r7, #7]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d105      	bne.n	800d746 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d73a:	683a      	ldr	r2, [r7, #0]
 800d73c:	4907      	ldr	r1, [pc, #28]	; (800d75c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d73e:	4808      	ldr	r0, [pc, #32]	; (800d760 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d740:	f7ff fd99 	bl	800d276 <USBD_GetString>
 800d744:	e004      	b.n	800d750 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d746:	683a      	ldr	r2, [r7, #0]
 800d748:	4904      	ldr	r1, [pc, #16]	; (800d75c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d74a:	4805      	ldr	r0, [pc, #20]	; (800d760 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d74c:	f7ff fd93 	bl	800d276 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d750:	4b02      	ldr	r3, [pc, #8]	; (800d75c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d752:	4618      	mov	r0, r3
 800d754:	3708      	adds	r7, #8
 800d756:	46bd      	mov	sp, r7
 800d758:	bd80      	pop	{r7, pc}
 800d75a:	bf00      	nop
 800d75c:	200044e0 	.word	0x200044e0
 800d760:	08010ae0 	.word	0x08010ae0

0800d764 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b082      	sub	sp, #8
 800d768:	af00      	add	r7, sp, #0
 800d76a:	4603      	mov	r3, r0
 800d76c:	6039      	str	r1, [r7, #0]
 800d76e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d770:	79fb      	ldrb	r3, [r7, #7]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d105      	bne.n	800d782 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d776:	683a      	ldr	r2, [r7, #0]
 800d778:	4907      	ldr	r1, [pc, #28]	; (800d798 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d77a:	4808      	ldr	r0, [pc, #32]	; (800d79c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d77c:	f7ff fd7b 	bl	800d276 <USBD_GetString>
 800d780:	e004      	b.n	800d78c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d782:	683a      	ldr	r2, [r7, #0]
 800d784:	4904      	ldr	r1, [pc, #16]	; (800d798 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d786:	4805      	ldr	r0, [pc, #20]	; (800d79c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d788:	f7ff fd75 	bl	800d276 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d78c:	4b02      	ldr	r3, [pc, #8]	; (800d798 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d78e:	4618      	mov	r0, r3
 800d790:	3708      	adds	r7, #8
 800d792:	46bd      	mov	sp, r7
 800d794:	bd80      	pop	{r7, pc}
 800d796:	bf00      	nop
 800d798:	200044e0 	.word	0x200044e0
 800d79c:	08010aec 	.word	0x08010aec

0800d7a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d7a6:	4b0f      	ldr	r3, [pc, #60]	; (800d7e4 <Get_SerialNum+0x44>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d7ac:	4b0e      	ldr	r3, [pc, #56]	; (800d7e8 <Get_SerialNum+0x48>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d7b2:	4b0e      	ldr	r3, [pc, #56]	; (800d7ec <Get_SerialNum+0x4c>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d7b8:	68fa      	ldr	r2, [r7, #12]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4413      	add	r3, r2
 800d7be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d009      	beq.n	800d7da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d7c6:	2208      	movs	r2, #8
 800d7c8:	4909      	ldr	r1, [pc, #36]	; (800d7f0 <Get_SerialNum+0x50>)
 800d7ca:	68f8      	ldr	r0, [r7, #12]
 800d7cc:	f000 f814 	bl	800d7f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d7d0:	2204      	movs	r2, #4
 800d7d2:	4908      	ldr	r1, [pc, #32]	; (800d7f4 <Get_SerialNum+0x54>)
 800d7d4:	68b8      	ldr	r0, [r7, #8]
 800d7d6:	f000 f80f 	bl	800d7f8 <IntToUnicode>
  }
}
 800d7da:	bf00      	nop
 800d7dc:	3710      	adds	r7, #16
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	bf00      	nop
 800d7e4:	1fff7590 	.word	0x1fff7590
 800d7e8:	1fff7594 	.word	0x1fff7594
 800d7ec:	1fff7598 	.word	0x1fff7598
 800d7f0:	2000283e 	.word	0x2000283e
 800d7f4:	2000284e 	.word	0x2000284e

0800d7f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b087      	sub	sp, #28
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	60f8      	str	r0, [r7, #12]
 800d800:	60b9      	str	r1, [r7, #8]
 800d802:	4613      	mov	r3, r2
 800d804:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d806:	2300      	movs	r3, #0
 800d808:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d80a:	2300      	movs	r3, #0
 800d80c:	75fb      	strb	r3, [r7, #23]
 800d80e:	e027      	b.n	800d860 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	0f1b      	lsrs	r3, r3, #28
 800d814:	2b09      	cmp	r3, #9
 800d816:	d80b      	bhi.n	800d830 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	0f1b      	lsrs	r3, r3, #28
 800d81c:	b2da      	uxtb	r2, r3
 800d81e:	7dfb      	ldrb	r3, [r7, #23]
 800d820:	005b      	lsls	r3, r3, #1
 800d822:	4619      	mov	r1, r3
 800d824:	68bb      	ldr	r3, [r7, #8]
 800d826:	440b      	add	r3, r1
 800d828:	3230      	adds	r2, #48	; 0x30
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
 800d82e:	e00a      	b.n	800d846 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	0f1b      	lsrs	r3, r3, #28
 800d834:	b2da      	uxtb	r2, r3
 800d836:	7dfb      	ldrb	r3, [r7, #23]
 800d838:	005b      	lsls	r3, r3, #1
 800d83a:	4619      	mov	r1, r3
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	440b      	add	r3, r1
 800d840:	3237      	adds	r2, #55	; 0x37
 800d842:	b2d2      	uxtb	r2, r2
 800d844:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	011b      	lsls	r3, r3, #4
 800d84a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d84c:	7dfb      	ldrb	r3, [r7, #23]
 800d84e:	005b      	lsls	r3, r3, #1
 800d850:	3301      	adds	r3, #1
 800d852:	68ba      	ldr	r2, [r7, #8]
 800d854:	4413      	add	r3, r2
 800d856:	2200      	movs	r2, #0
 800d858:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d85a:	7dfb      	ldrb	r3, [r7, #23]
 800d85c:	3301      	adds	r3, #1
 800d85e:	75fb      	strb	r3, [r7, #23]
 800d860:	7dfa      	ldrb	r2, [r7, #23]
 800d862:	79fb      	ldrb	r3, [r7, #7]
 800d864:	429a      	cmp	r2, r3
 800d866:	d3d3      	bcc.n	800d810 <IntToUnicode+0x18>
  }
}
 800d868:	bf00      	nop
 800d86a:	bf00      	nop
 800d86c:	371c      	adds	r7, #28
 800d86e:	46bd      	mov	sp, r7
 800d870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d874:	4770      	bx	lr
	...

0800d878 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b098      	sub	sp, #96	; 0x60
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d880:	f107 030c 	add.w	r3, r7, #12
 800d884:	2254      	movs	r2, #84	; 0x54
 800d886:	2100      	movs	r1, #0
 800d888:	4618      	mov	r0, r3
 800d88a:	f000 fb33 	bl	800def4 <memset>
  if(pcdHandle->Instance==USB)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	4a15      	ldr	r2, [pc, #84]	; (800d8e8 <HAL_PCD_MspInit+0x70>)
 800d894:	4293      	cmp	r3, r2
 800d896:	d122      	bne.n	800d8de <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d898:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d89c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d89e:	2300      	movs	r3, #0
 800d8a0:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d8a2:	f107 030c 	add.w	r3, r7, #12
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7f9 fb04 	bl	8006eb4 <HAL_RCCEx_PeriphCLKConfig>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d001      	beq.n	800d8b6 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d8b2:	f7f3 ff19 	bl	80016e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d8b6:	4b0d      	ldr	r3, [pc, #52]	; (800d8ec <HAL_PCD_MspInit+0x74>)
 800d8b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8ba:	4a0c      	ldr	r2, [pc, #48]	; (800d8ec <HAL_PCD_MspInit+0x74>)
 800d8bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d8c0:	6593      	str	r3, [r2, #88]	; 0x58
 800d8c2:	4b0a      	ldr	r3, [pc, #40]	; (800d8ec <HAL_PCD_MspInit+0x74>)
 800d8c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d8ca:	60bb      	str	r3, [r7, #8]
 800d8cc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	2100      	movs	r1, #0
 800d8d2:	2014      	movs	r0, #20
 800d8d4:	f7f5 fecb 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d8d8:	2014      	movs	r0, #20
 800d8da:	f7f5 fee2 	bl	80036a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d8de:	bf00      	nop
 800d8e0:	3760      	adds	r7, #96	; 0x60
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}
 800d8e6:	bf00      	nop
 800d8e8:	40005c00 	.word	0x40005c00
 800d8ec:	40021000 	.word	0x40021000

0800d8f0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b082      	sub	sp, #8
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800d904:	4619      	mov	r1, r3
 800d906:	4610      	mov	r0, r2
 800d908:	f7fe fd17 	bl	800c33a <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d90c:	bf00      	nop
 800d90e:	3708      	adds	r7, #8
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b082      	sub	sp, #8
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
 800d91c:	460b      	mov	r3, r1
 800d91e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800d926:	78fa      	ldrb	r2, [r7, #3]
 800d928:	6879      	ldr	r1, [r7, #4]
 800d92a:	4613      	mov	r3, r2
 800d92c:	009b      	lsls	r3, r3, #2
 800d92e:	4413      	add	r3, r2
 800d930:	00db      	lsls	r3, r3, #3
 800d932:	440b      	add	r3, r1
 800d934:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800d938:	681a      	ldr	r2, [r3, #0]
 800d93a:	78fb      	ldrb	r3, [r7, #3]
 800d93c:	4619      	mov	r1, r3
 800d93e:	f7fe fd51 	bl	800c3e4 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d942:	bf00      	nop
 800d944:	3708      	adds	r7, #8
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}

0800d94a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d94a:	b580      	push	{r7, lr}
 800d94c:	b082      	sub	sp, #8
 800d94e:	af00      	add	r7, sp, #0
 800d950:	6078      	str	r0, [r7, #4]
 800d952:	460b      	mov	r3, r1
 800d954:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800d95c:	78fa      	ldrb	r2, [r7, #3]
 800d95e:	6879      	ldr	r1, [r7, #4]
 800d960:	4613      	mov	r3, r2
 800d962:	009b      	lsls	r3, r3, #2
 800d964:	4413      	add	r3, r2
 800d966:	00db      	lsls	r3, r3, #3
 800d968:	440b      	add	r3, r1
 800d96a:	333c      	adds	r3, #60	; 0x3c
 800d96c:	681a      	ldr	r2, [r3, #0]
 800d96e:	78fb      	ldrb	r3, [r7, #3]
 800d970:	4619      	mov	r1, r3
 800d972:	f7fe fd9a 	bl	800c4aa <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d976:	bf00      	nop
 800d978:	3708      	adds	r7, #8
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d97e:	b580      	push	{r7, lr}
 800d980:	b082      	sub	sp, #8
 800d982:	af00      	add	r7, sp, #0
 800d984:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7fe feae 	bl	800c6ee <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d992:	bf00      	nop
 800d994:	3708      	adds	r7, #8
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}

0800d99a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d99a:	b580      	push	{r7, lr}
 800d99c:	b084      	sub	sp, #16
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	689b      	ldr	r3, [r3, #8]
 800d9aa:	2b02      	cmp	r3, #2
 800d9ac:	d001      	beq.n	800d9b2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d9ae:	f7f3 fe9b 	bl	80016e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9b8:	7bfa      	ldrb	r2, [r7, #15]
 800d9ba:	4611      	mov	r1, r2
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f7fe fe58 	bl	800c672 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f7fe fe04 	bl	800c5d6 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d9ce:	bf00      	nop
 800d9d0:	3710      	adds	r7, #16
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
	...

0800d9d8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b082      	sub	sp, #8
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f7fe fe53 	bl	800c692 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	699b      	ldr	r3, [r3, #24]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d005      	beq.n	800da00 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9f4:	4b04      	ldr	r3, [pc, #16]	; (800da08 <HAL_PCD_SuspendCallback+0x30>)
 800d9f6:	691b      	ldr	r3, [r3, #16]
 800d9f8:	4a03      	ldr	r2, [pc, #12]	; (800da08 <HAL_PCD_SuspendCallback+0x30>)
 800d9fa:	f043 0306 	orr.w	r3, r3, #6
 800d9fe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800da00:	bf00      	nop
 800da02:	3708      	adds	r7, #8
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}
 800da08:	e000ed00 	.word	0xe000ed00

0800da0c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	699b      	ldr	r3, [r3, #24]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d007      	beq.n	800da2c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da1c:	4b08      	ldr	r3, [pc, #32]	; (800da40 <HAL_PCD_ResumeCallback+0x34>)
 800da1e:	691b      	ldr	r3, [r3, #16]
 800da20:	4a07      	ldr	r2, [pc, #28]	; (800da40 <HAL_PCD_ResumeCallback+0x34>)
 800da22:	f023 0306 	bic.w	r3, r3, #6
 800da26:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800da28:	f000 f9fa 	bl	800de20 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800da32:	4618      	mov	r0, r3
 800da34:	f7fe fe43 	bl	800c6be <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800da38:	bf00      	nop
 800da3a:	3708      	adds	r7, #8
 800da3c:	46bd      	mov	sp, r7
 800da3e:	bd80      	pop	{r7, pc}
 800da40:	e000ed00 	.word	0xe000ed00

0800da44 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b082      	sub	sp, #8
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800da4c:	4a2b      	ldr	r2, [pc, #172]	; (800dafc <USBD_LL_Init+0xb8>)
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	4a29      	ldr	r2, [pc, #164]	; (800dafc <USBD_LL_Init+0xb8>)
 800da58:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800da5c:	4b27      	ldr	r3, [pc, #156]	; (800dafc <USBD_LL_Init+0xb8>)
 800da5e:	4a28      	ldr	r2, [pc, #160]	; (800db00 <USBD_LL_Init+0xbc>)
 800da60:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800da62:	4b26      	ldr	r3, [pc, #152]	; (800dafc <USBD_LL_Init+0xb8>)
 800da64:	2208      	movs	r2, #8
 800da66:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800da68:	4b24      	ldr	r3, [pc, #144]	; (800dafc <USBD_LL_Init+0xb8>)
 800da6a:	2202      	movs	r2, #2
 800da6c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800da6e:	4b23      	ldr	r3, [pc, #140]	; (800dafc <USBD_LL_Init+0xb8>)
 800da70:	2202      	movs	r2, #2
 800da72:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800da74:	4b21      	ldr	r3, [pc, #132]	; (800dafc <USBD_LL_Init+0xb8>)
 800da76:	2200      	movs	r2, #0
 800da78:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800da7a:	4b20      	ldr	r3, [pc, #128]	; (800dafc <USBD_LL_Init+0xb8>)
 800da7c:	2200      	movs	r2, #0
 800da7e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800da80:	4b1e      	ldr	r3, [pc, #120]	; (800dafc <USBD_LL_Init+0xb8>)
 800da82:	2200      	movs	r2, #0
 800da84:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800da86:	4b1d      	ldr	r3, [pc, #116]	; (800dafc <USBD_LL_Init+0xb8>)
 800da88:	2200      	movs	r2, #0
 800da8a:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800da8c:	481b      	ldr	r0, [pc, #108]	; (800dafc <USBD_LL_Init+0xb8>)
 800da8e:	f7f6 ff36 	bl	80048fe <HAL_PCD_Init>
 800da92:	4603      	mov	r3, r0
 800da94:	2b00      	cmp	r3, #0
 800da96:	d001      	beq.n	800da9c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800da98:	f7f3 fe26 	bl	80016e8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800daa2:	2318      	movs	r3, #24
 800daa4:	2200      	movs	r2, #0
 800daa6:	2100      	movs	r1, #0
 800daa8:	f7f8 fbef 	bl	800628a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dab2:	2358      	movs	r3, #88	; 0x58
 800dab4:	2200      	movs	r2, #0
 800dab6:	2180      	movs	r1, #128	; 0x80
 800dab8:	f7f8 fbe7 	bl	800628a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dac2:	23c0      	movs	r3, #192	; 0xc0
 800dac4:	2200      	movs	r2, #0
 800dac6:	2181      	movs	r1, #129	; 0x81
 800dac8:	f7f8 fbdf 	bl	800628a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dad2:	f44f 7388 	mov.w	r3, #272	; 0x110
 800dad6:	2200      	movs	r2, #0
 800dad8:	2101      	movs	r1, #1
 800dada:	f7f8 fbd6 	bl	800628a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dae4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dae8:	2200      	movs	r2, #0
 800daea:	2182      	movs	r1, #130	; 0x82
 800daec:	f7f8 fbcd 	bl	800628a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800daf0:	2300      	movs	r3, #0
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3708      	adds	r7, #8
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}
 800dafa:	bf00      	nop
 800dafc:	200046e0 	.word	0x200046e0
 800db00:	40005c00 	.word	0x40005c00

0800db04 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db0c:	2300      	movs	r3, #0
 800db0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db10:	2300      	movs	r3, #0
 800db12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7f6 ffd4 	bl	8004ac8 <HAL_PCD_Start>
 800db20:	4603      	mov	r3, r0
 800db22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db24:	7bfb      	ldrb	r3, [r7, #15]
 800db26:	4618      	mov	r0, r3
 800db28:	f000 f980 	bl	800de2c <USBD_Get_USB_Status>
 800db2c:	4603      	mov	r3, r0
 800db2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db30:	7bbb      	ldrb	r3, [r7, #14]
}
 800db32:	4618      	mov	r0, r3
 800db34:	3710      	adds	r7, #16
 800db36:	46bd      	mov	sp, r7
 800db38:	bd80      	pop	{r7, pc}

0800db3a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800db3a:	b580      	push	{r7, lr}
 800db3c:	b084      	sub	sp, #16
 800db3e:	af00      	add	r7, sp, #0
 800db40:	6078      	str	r0, [r7, #4]
 800db42:	4608      	mov	r0, r1
 800db44:	4611      	mov	r1, r2
 800db46:	461a      	mov	r2, r3
 800db48:	4603      	mov	r3, r0
 800db4a:	70fb      	strb	r3, [r7, #3]
 800db4c:	460b      	mov	r3, r1
 800db4e:	70bb      	strb	r3, [r7, #2]
 800db50:	4613      	mov	r3, r2
 800db52:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db54:	2300      	movs	r3, #0
 800db56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db58:	2300      	movs	r3, #0
 800db5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800db62:	78bb      	ldrb	r3, [r7, #2]
 800db64:	883a      	ldrh	r2, [r7, #0]
 800db66:	78f9      	ldrb	r1, [r7, #3]
 800db68:	f7f7 f91c 	bl	8004da4 <HAL_PCD_EP_Open>
 800db6c:	4603      	mov	r3, r0
 800db6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db70:	7bfb      	ldrb	r3, [r7, #15]
 800db72:	4618      	mov	r0, r3
 800db74:	f000 f95a 	bl	800de2c <USBD_Get_USB_Status>
 800db78:	4603      	mov	r3, r0
 800db7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800db7e:	4618      	mov	r0, r3
 800db80:	3710      	adds	r7, #16
 800db82:	46bd      	mov	sp, r7
 800db84:	bd80      	pop	{r7, pc}

0800db86 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db86:	b580      	push	{r7, lr}
 800db88:	b084      	sub	sp, #16
 800db8a:	af00      	add	r7, sp, #0
 800db8c:	6078      	str	r0, [r7, #4]
 800db8e:	460b      	mov	r3, r1
 800db90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db92:	2300      	movs	r3, #0
 800db94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db96:	2300      	movs	r3, #0
 800db98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dba0:	78fa      	ldrb	r2, [r7, #3]
 800dba2:	4611      	mov	r1, r2
 800dba4:	4618      	mov	r0, r3
 800dba6:	f7f7 f963 	bl	8004e70 <HAL_PCD_EP_Close>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbae:	7bfb      	ldrb	r3, [r7, #15]
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f000 f93b 	bl	800de2c <USBD_Get_USB_Status>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbba:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3710      	adds	r7, #16
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}

0800dbc4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b084      	sub	sp, #16
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
 800dbcc:	460b      	mov	r3, r1
 800dbce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dbde:	78fa      	ldrb	r2, [r7, #3]
 800dbe0:	4611      	mov	r1, r2
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f7f7 fa24 	bl	8005030 <HAL_PCD_EP_SetStall>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbec:	7bfb      	ldrb	r3, [r7, #15]
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f000 f91c 	bl	800de2c <USBD_Get_USB_Status>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	3710      	adds	r7, #16
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	bd80      	pop	{r7, pc}

0800dc02 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc02:	b580      	push	{r7, lr}
 800dc04:	b084      	sub	sp, #16
 800dc06:	af00      	add	r7, sp, #0
 800dc08:	6078      	str	r0, [r7, #4]
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc12:	2300      	movs	r3, #0
 800dc14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc1c:	78fa      	ldrb	r2, [r7, #3]
 800dc1e:	4611      	mov	r1, r2
 800dc20:	4618      	mov	r0, r3
 800dc22:	f7f7 fa57 	bl	80050d4 <HAL_PCD_EP_ClrStall>
 800dc26:	4603      	mov	r3, r0
 800dc28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc2a:	7bfb      	ldrb	r3, [r7, #15]
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f000 f8fd 	bl	800de2c <USBD_Get_USB_Status>
 800dc32:	4603      	mov	r3, r0
 800dc34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc36:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3710      	adds	r7, #16
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	bd80      	pop	{r7, pc}

0800dc40 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc40:	b480      	push	{r7}
 800dc42:	b085      	sub	sp, #20
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	460b      	mov	r3, r1
 800dc4a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc52:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dc54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	da0c      	bge.n	800dc76 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dc5c:	78fb      	ldrb	r3, [r7, #3]
 800dc5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc62:	68f9      	ldr	r1, [r7, #12]
 800dc64:	1c5a      	adds	r2, r3, #1
 800dc66:	4613      	mov	r3, r2
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	4413      	add	r3, r2
 800dc6c:	00db      	lsls	r3, r3, #3
 800dc6e:	440b      	add	r3, r1
 800dc70:	3302      	adds	r3, #2
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	e00b      	b.n	800dc8e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dc76:	78fb      	ldrb	r3, [r7, #3]
 800dc78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc7c:	68f9      	ldr	r1, [r7, #12]
 800dc7e:	4613      	mov	r3, r2
 800dc80:	009b      	lsls	r3, r3, #2
 800dc82:	4413      	add	r3, r2
 800dc84:	00db      	lsls	r3, r3, #3
 800dc86:	440b      	add	r3, r1
 800dc88:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800dc8c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	3714      	adds	r7, #20
 800dc92:	46bd      	mov	sp, r7
 800dc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc98:	4770      	bx	lr

0800dc9a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc9a:	b580      	push	{r7, lr}
 800dc9c:	b084      	sub	sp, #16
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	6078      	str	r0, [r7, #4]
 800dca2:	460b      	mov	r3, r1
 800dca4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dcb4:	78fa      	ldrb	r2, [r7, #3]
 800dcb6:	4611      	mov	r1, r2
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7f7 f84e 	bl	8004d5a <HAL_PCD_SetAddress>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcc2:	7bfb      	ldrb	r3, [r7, #15]
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f000 f8b1 	bl	800de2c <USBD_Get_USB_Status>
 800dcca:	4603      	mov	r3, r0
 800dccc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcce:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3710      	adds	r7, #16
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b086      	sub	sp, #24
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	60f8      	str	r0, [r7, #12]
 800dce0:	607a      	str	r2, [r7, #4]
 800dce2:	603b      	str	r3, [r7, #0]
 800dce4:	460b      	mov	r3, r1
 800dce6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dce8:	2300      	movs	r3, #0
 800dcea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcec:	2300      	movs	r3, #0
 800dcee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dcf6:	7af9      	ldrb	r1, [r7, #11]
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	f7f7 f955 	bl	8004faa <HAL_PCD_EP_Transmit>
 800dd00:	4603      	mov	r3, r0
 800dd02:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd04:	7dfb      	ldrb	r3, [r7, #23]
 800dd06:	4618      	mov	r0, r3
 800dd08:	f000 f890 	bl	800de2c <USBD_Get_USB_Status>
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dd10:	7dbb      	ldrb	r3, [r7, #22]
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	3718      	adds	r7, #24
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bd80      	pop	{r7, pc}

0800dd1a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dd1a:	b580      	push	{r7, lr}
 800dd1c:	b086      	sub	sp, #24
 800dd1e:	af00      	add	r7, sp, #0
 800dd20:	60f8      	str	r0, [r7, #12]
 800dd22:	607a      	str	r2, [r7, #4]
 800dd24:	603b      	str	r3, [r7, #0]
 800dd26:	460b      	mov	r3, r1
 800dd28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd38:	7af9      	ldrb	r1, [r7, #11]
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	687a      	ldr	r2, [r7, #4]
 800dd3e:	f7f7 f8df 	bl	8004f00 <HAL_PCD_EP_Receive>
 800dd42:	4603      	mov	r3, r0
 800dd44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd46:	7dfb      	ldrb	r3, [r7, #23]
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f000 f86f 	bl	800de2c <USBD_Get_USB_Status>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dd52:	7dbb      	ldrb	r3, [r7, #22]
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	3718      	adds	r7, #24
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}

0800dd5c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b082      	sub	sp, #8
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
 800dd64:	460b      	mov	r3, r1
 800dd66:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dd6e:	78fa      	ldrb	r2, [r7, #3]
 800dd70:	4611      	mov	r1, r2
 800dd72:	4618      	mov	r0, r3
 800dd74:	f7f7 f901 	bl	8004f7a <HAL_PCD_EP_GetRxCount>
 800dd78:	4603      	mov	r3, r0
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3708      	adds	r7, #8
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
	...

0800dd84 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b082      	sub	sp, #8
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dd90:	78fb      	ldrb	r3, [r7, #3]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d002      	beq.n	800dd9c <HAL_PCDEx_LPM_Callback+0x18>
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d013      	beq.n	800ddc2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dd9a:	e023      	b.n	800dde4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	699b      	ldr	r3, [r3, #24]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d007      	beq.n	800ddb4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dda4:	f000 f83c 	bl	800de20 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dda8:	4b10      	ldr	r3, [pc, #64]	; (800ddec <HAL_PCDEx_LPM_Callback+0x68>)
 800ddaa:	691b      	ldr	r3, [r3, #16]
 800ddac:	4a0f      	ldr	r2, [pc, #60]	; (800ddec <HAL_PCDEx_LPM_Callback+0x68>)
 800ddae:	f023 0306 	bic.w	r3, r3, #6
 800ddb2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7fe fc7f 	bl	800c6be <USBD_LL_Resume>
    break;
 800ddc0:	e010      	b.n	800dde4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f7fe fc62 	bl	800c692 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	699b      	ldr	r3, [r3, #24]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d005      	beq.n	800dde2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ddd6:	4b05      	ldr	r3, [pc, #20]	; (800ddec <HAL_PCDEx_LPM_Callback+0x68>)
 800ddd8:	691b      	ldr	r3, [r3, #16]
 800ddda:	4a04      	ldr	r2, [pc, #16]	; (800ddec <HAL_PCDEx_LPM_Callback+0x68>)
 800dddc:	f043 0306 	orr.w	r3, r3, #6
 800dde0:	6113      	str	r3, [r2, #16]
    break;
 800dde2:	bf00      	nop
}
 800dde4:	bf00      	nop
 800dde6:	3708      	adds	r7, #8
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}
 800ddec:	e000ed00 	.word	0xe000ed00

0800ddf0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	b083      	sub	sp, #12
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ddf8:	4b03      	ldr	r3, [pc, #12]	; (800de08 <USBD_static_malloc+0x18>)
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	370c      	adds	r7, #12
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	200049d4 	.word	0x200049d4

0800de0c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]

}
 800de14:	bf00      	nop
 800de16:	370c      	adds	r7, #12
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr

0800de20 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800de24:	f7f2 ff9c 	bl	8000d60 <SystemClock_Config>
}
 800de28:	bf00      	nop
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800de2c:	b480      	push	{r7}
 800de2e:	b085      	sub	sp, #20
 800de30:	af00      	add	r7, sp, #0
 800de32:	4603      	mov	r3, r0
 800de34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de36:	2300      	movs	r3, #0
 800de38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800de3a:	79fb      	ldrb	r3, [r7, #7]
 800de3c:	2b03      	cmp	r3, #3
 800de3e:	d817      	bhi.n	800de70 <USBD_Get_USB_Status+0x44>
 800de40:	a201      	add	r2, pc, #4	; (adr r2, 800de48 <USBD_Get_USB_Status+0x1c>)
 800de42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de46:	bf00      	nop
 800de48:	0800de59 	.word	0x0800de59
 800de4c:	0800de5f 	.word	0x0800de5f
 800de50:	0800de65 	.word	0x0800de65
 800de54:	0800de6b 	.word	0x0800de6b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800de58:	2300      	movs	r3, #0
 800de5a:	73fb      	strb	r3, [r7, #15]
    break;
 800de5c:	e00b      	b.n	800de76 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800de5e:	2303      	movs	r3, #3
 800de60:	73fb      	strb	r3, [r7, #15]
    break;
 800de62:	e008      	b.n	800de76 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800de64:	2301      	movs	r3, #1
 800de66:	73fb      	strb	r3, [r7, #15]
    break;
 800de68:	e005      	b.n	800de76 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800de6a:	2303      	movs	r3, #3
 800de6c:	73fb      	strb	r3, [r7, #15]
    break;
 800de6e:	e002      	b.n	800de76 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800de70:	2303      	movs	r3, #3
 800de72:	73fb      	strb	r3, [r7, #15]
    break;
 800de74:	bf00      	nop
  }
  return usb_status;
 800de76:	7bfb      	ldrb	r3, [r7, #15]
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3714      	adds	r7, #20
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <__errno>:
 800de84:	4b01      	ldr	r3, [pc, #4]	; (800de8c <__errno+0x8>)
 800de86:	6818      	ldr	r0, [r3, #0]
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	20002858 	.word	0x20002858

0800de90 <__libc_init_array>:
 800de90:	b570      	push	{r4, r5, r6, lr}
 800de92:	4d0d      	ldr	r5, [pc, #52]	; (800dec8 <__libc_init_array+0x38>)
 800de94:	4c0d      	ldr	r4, [pc, #52]	; (800decc <__libc_init_array+0x3c>)
 800de96:	1b64      	subs	r4, r4, r5
 800de98:	10a4      	asrs	r4, r4, #2
 800de9a:	2600      	movs	r6, #0
 800de9c:	42a6      	cmp	r6, r4
 800de9e:	d109      	bne.n	800deb4 <__libc_init_array+0x24>
 800dea0:	4d0b      	ldr	r5, [pc, #44]	; (800ded0 <__libc_init_array+0x40>)
 800dea2:	4c0c      	ldr	r4, [pc, #48]	; (800ded4 <__libc_init_array+0x44>)
 800dea4:	f002 fdae 	bl	8010a04 <_init>
 800dea8:	1b64      	subs	r4, r4, r5
 800deaa:	10a4      	asrs	r4, r4, #2
 800deac:	2600      	movs	r6, #0
 800deae:	42a6      	cmp	r6, r4
 800deb0:	d105      	bne.n	800debe <__libc_init_array+0x2e>
 800deb2:	bd70      	pop	{r4, r5, r6, pc}
 800deb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800deb8:	4798      	blx	r3
 800deba:	3601      	adds	r6, #1
 800debc:	e7ee      	b.n	800de9c <__libc_init_array+0xc>
 800debe:	f855 3b04 	ldr.w	r3, [r5], #4
 800dec2:	4798      	blx	r3
 800dec4:	3601      	adds	r6, #1
 800dec6:	e7f2      	b.n	800deae <__libc_init_array+0x1e>
 800dec8:	08010ee4 	.word	0x08010ee4
 800decc:	08010ee4 	.word	0x08010ee4
 800ded0:	08010ee4 	.word	0x08010ee4
 800ded4:	08010ee8 	.word	0x08010ee8

0800ded8 <memcpy>:
 800ded8:	440a      	add	r2, r1
 800deda:	4291      	cmp	r1, r2
 800dedc:	f100 33ff 	add.w	r3, r0, #4294967295
 800dee0:	d100      	bne.n	800dee4 <memcpy+0xc>
 800dee2:	4770      	bx	lr
 800dee4:	b510      	push	{r4, lr}
 800dee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800deea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800deee:	4291      	cmp	r1, r2
 800def0:	d1f9      	bne.n	800dee6 <memcpy+0xe>
 800def2:	bd10      	pop	{r4, pc}

0800def4 <memset>:
 800def4:	4402      	add	r2, r0
 800def6:	4603      	mov	r3, r0
 800def8:	4293      	cmp	r3, r2
 800defa:	d100      	bne.n	800defe <memset+0xa>
 800defc:	4770      	bx	lr
 800defe:	f803 1b01 	strb.w	r1, [r3], #1
 800df02:	e7f9      	b.n	800def8 <memset+0x4>

0800df04 <__cvt>:
 800df04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df08:	ec55 4b10 	vmov	r4, r5, d0
 800df0c:	2d00      	cmp	r5, #0
 800df0e:	460e      	mov	r6, r1
 800df10:	4619      	mov	r1, r3
 800df12:	462b      	mov	r3, r5
 800df14:	bfbb      	ittet	lt
 800df16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800df1a:	461d      	movlt	r5, r3
 800df1c:	2300      	movge	r3, #0
 800df1e:	232d      	movlt	r3, #45	; 0x2d
 800df20:	700b      	strb	r3, [r1, #0]
 800df22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800df28:	4691      	mov	r9, r2
 800df2a:	f023 0820 	bic.w	r8, r3, #32
 800df2e:	bfbc      	itt	lt
 800df30:	4622      	movlt	r2, r4
 800df32:	4614      	movlt	r4, r2
 800df34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800df38:	d005      	beq.n	800df46 <__cvt+0x42>
 800df3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800df3e:	d100      	bne.n	800df42 <__cvt+0x3e>
 800df40:	3601      	adds	r6, #1
 800df42:	2102      	movs	r1, #2
 800df44:	e000      	b.n	800df48 <__cvt+0x44>
 800df46:	2103      	movs	r1, #3
 800df48:	ab03      	add	r3, sp, #12
 800df4a:	9301      	str	r3, [sp, #4]
 800df4c:	ab02      	add	r3, sp, #8
 800df4e:	9300      	str	r3, [sp, #0]
 800df50:	ec45 4b10 	vmov	d0, r4, r5
 800df54:	4653      	mov	r3, sl
 800df56:	4632      	mov	r2, r6
 800df58:	f000 fcfa 	bl	800e950 <_dtoa_r>
 800df5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800df60:	4607      	mov	r7, r0
 800df62:	d102      	bne.n	800df6a <__cvt+0x66>
 800df64:	f019 0f01 	tst.w	r9, #1
 800df68:	d022      	beq.n	800dfb0 <__cvt+0xac>
 800df6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800df6e:	eb07 0906 	add.w	r9, r7, r6
 800df72:	d110      	bne.n	800df96 <__cvt+0x92>
 800df74:	783b      	ldrb	r3, [r7, #0]
 800df76:	2b30      	cmp	r3, #48	; 0x30
 800df78:	d10a      	bne.n	800df90 <__cvt+0x8c>
 800df7a:	2200      	movs	r2, #0
 800df7c:	2300      	movs	r3, #0
 800df7e:	4620      	mov	r0, r4
 800df80:	4629      	mov	r1, r5
 800df82:	f7f2 fdc9 	bl	8000b18 <__aeabi_dcmpeq>
 800df86:	b918      	cbnz	r0, 800df90 <__cvt+0x8c>
 800df88:	f1c6 0601 	rsb	r6, r6, #1
 800df8c:	f8ca 6000 	str.w	r6, [sl]
 800df90:	f8da 3000 	ldr.w	r3, [sl]
 800df94:	4499      	add	r9, r3
 800df96:	2200      	movs	r2, #0
 800df98:	2300      	movs	r3, #0
 800df9a:	4620      	mov	r0, r4
 800df9c:	4629      	mov	r1, r5
 800df9e:	f7f2 fdbb 	bl	8000b18 <__aeabi_dcmpeq>
 800dfa2:	b108      	cbz	r0, 800dfa8 <__cvt+0xa4>
 800dfa4:	f8cd 900c 	str.w	r9, [sp, #12]
 800dfa8:	2230      	movs	r2, #48	; 0x30
 800dfaa:	9b03      	ldr	r3, [sp, #12]
 800dfac:	454b      	cmp	r3, r9
 800dfae:	d307      	bcc.n	800dfc0 <__cvt+0xbc>
 800dfb0:	9b03      	ldr	r3, [sp, #12]
 800dfb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dfb4:	1bdb      	subs	r3, r3, r7
 800dfb6:	4638      	mov	r0, r7
 800dfb8:	6013      	str	r3, [r2, #0]
 800dfba:	b004      	add	sp, #16
 800dfbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfc0:	1c59      	adds	r1, r3, #1
 800dfc2:	9103      	str	r1, [sp, #12]
 800dfc4:	701a      	strb	r2, [r3, #0]
 800dfc6:	e7f0      	b.n	800dfaa <__cvt+0xa6>

0800dfc8 <__exponent>:
 800dfc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dfca:	4603      	mov	r3, r0
 800dfcc:	2900      	cmp	r1, #0
 800dfce:	bfb8      	it	lt
 800dfd0:	4249      	neglt	r1, r1
 800dfd2:	f803 2b02 	strb.w	r2, [r3], #2
 800dfd6:	bfb4      	ite	lt
 800dfd8:	222d      	movlt	r2, #45	; 0x2d
 800dfda:	222b      	movge	r2, #43	; 0x2b
 800dfdc:	2909      	cmp	r1, #9
 800dfde:	7042      	strb	r2, [r0, #1]
 800dfe0:	dd2a      	ble.n	800e038 <__exponent+0x70>
 800dfe2:	f10d 0407 	add.w	r4, sp, #7
 800dfe6:	46a4      	mov	ip, r4
 800dfe8:	270a      	movs	r7, #10
 800dfea:	46a6      	mov	lr, r4
 800dfec:	460a      	mov	r2, r1
 800dfee:	fb91 f6f7 	sdiv	r6, r1, r7
 800dff2:	fb07 1516 	mls	r5, r7, r6, r1
 800dff6:	3530      	adds	r5, #48	; 0x30
 800dff8:	2a63      	cmp	r2, #99	; 0x63
 800dffa:	f104 34ff 	add.w	r4, r4, #4294967295
 800dffe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e002:	4631      	mov	r1, r6
 800e004:	dcf1      	bgt.n	800dfea <__exponent+0x22>
 800e006:	3130      	adds	r1, #48	; 0x30
 800e008:	f1ae 0502 	sub.w	r5, lr, #2
 800e00c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e010:	1c44      	adds	r4, r0, #1
 800e012:	4629      	mov	r1, r5
 800e014:	4561      	cmp	r1, ip
 800e016:	d30a      	bcc.n	800e02e <__exponent+0x66>
 800e018:	f10d 0209 	add.w	r2, sp, #9
 800e01c:	eba2 020e 	sub.w	r2, r2, lr
 800e020:	4565      	cmp	r5, ip
 800e022:	bf88      	it	hi
 800e024:	2200      	movhi	r2, #0
 800e026:	4413      	add	r3, r2
 800e028:	1a18      	subs	r0, r3, r0
 800e02a:	b003      	add	sp, #12
 800e02c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e02e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e032:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e036:	e7ed      	b.n	800e014 <__exponent+0x4c>
 800e038:	2330      	movs	r3, #48	; 0x30
 800e03a:	3130      	adds	r1, #48	; 0x30
 800e03c:	7083      	strb	r3, [r0, #2]
 800e03e:	70c1      	strb	r1, [r0, #3]
 800e040:	1d03      	adds	r3, r0, #4
 800e042:	e7f1      	b.n	800e028 <__exponent+0x60>

0800e044 <_printf_float>:
 800e044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e048:	ed2d 8b02 	vpush	{d8}
 800e04c:	b08d      	sub	sp, #52	; 0x34
 800e04e:	460c      	mov	r4, r1
 800e050:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e054:	4616      	mov	r6, r2
 800e056:	461f      	mov	r7, r3
 800e058:	4605      	mov	r5, r0
 800e05a:	f001 fb5d 	bl	800f718 <_localeconv_r>
 800e05e:	f8d0 a000 	ldr.w	sl, [r0]
 800e062:	4650      	mov	r0, sl
 800e064:	f7f2 f8dc 	bl	8000220 <strlen>
 800e068:	2300      	movs	r3, #0
 800e06a:	930a      	str	r3, [sp, #40]	; 0x28
 800e06c:	6823      	ldr	r3, [r4, #0]
 800e06e:	9305      	str	r3, [sp, #20]
 800e070:	f8d8 3000 	ldr.w	r3, [r8]
 800e074:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e078:	3307      	adds	r3, #7
 800e07a:	f023 0307 	bic.w	r3, r3, #7
 800e07e:	f103 0208 	add.w	r2, r3, #8
 800e082:	f8c8 2000 	str.w	r2, [r8]
 800e086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e08e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e092:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e096:	9307      	str	r3, [sp, #28]
 800e098:	f8cd 8018 	str.w	r8, [sp, #24]
 800e09c:	ee08 0a10 	vmov	s16, r0
 800e0a0:	4b9f      	ldr	r3, [pc, #636]	; (800e320 <_printf_float+0x2dc>)
 800e0a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0aa:	f7f2 fd67 	bl	8000b7c <__aeabi_dcmpun>
 800e0ae:	bb88      	cbnz	r0, 800e114 <_printf_float+0xd0>
 800e0b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0b4:	4b9a      	ldr	r3, [pc, #616]	; (800e320 <_printf_float+0x2dc>)
 800e0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ba:	f7f2 fd41 	bl	8000b40 <__aeabi_dcmple>
 800e0be:	bb48      	cbnz	r0, 800e114 <_printf_float+0xd0>
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	4640      	mov	r0, r8
 800e0c6:	4649      	mov	r1, r9
 800e0c8:	f7f2 fd30 	bl	8000b2c <__aeabi_dcmplt>
 800e0cc:	b110      	cbz	r0, 800e0d4 <_printf_float+0x90>
 800e0ce:	232d      	movs	r3, #45	; 0x2d
 800e0d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e0d4:	4b93      	ldr	r3, [pc, #588]	; (800e324 <_printf_float+0x2e0>)
 800e0d6:	4894      	ldr	r0, [pc, #592]	; (800e328 <_printf_float+0x2e4>)
 800e0d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e0dc:	bf94      	ite	ls
 800e0de:	4698      	movls	r8, r3
 800e0e0:	4680      	movhi	r8, r0
 800e0e2:	2303      	movs	r3, #3
 800e0e4:	6123      	str	r3, [r4, #16]
 800e0e6:	9b05      	ldr	r3, [sp, #20]
 800e0e8:	f023 0204 	bic.w	r2, r3, #4
 800e0ec:	6022      	str	r2, [r4, #0]
 800e0ee:	f04f 0900 	mov.w	r9, #0
 800e0f2:	9700      	str	r7, [sp, #0]
 800e0f4:	4633      	mov	r3, r6
 800e0f6:	aa0b      	add	r2, sp, #44	; 0x2c
 800e0f8:	4621      	mov	r1, r4
 800e0fa:	4628      	mov	r0, r5
 800e0fc:	f000 f9d8 	bl	800e4b0 <_printf_common>
 800e100:	3001      	adds	r0, #1
 800e102:	f040 8090 	bne.w	800e226 <_printf_float+0x1e2>
 800e106:	f04f 30ff 	mov.w	r0, #4294967295
 800e10a:	b00d      	add	sp, #52	; 0x34
 800e10c:	ecbd 8b02 	vpop	{d8}
 800e110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e114:	4642      	mov	r2, r8
 800e116:	464b      	mov	r3, r9
 800e118:	4640      	mov	r0, r8
 800e11a:	4649      	mov	r1, r9
 800e11c:	f7f2 fd2e 	bl	8000b7c <__aeabi_dcmpun>
 800e120:	b140      	cbz	r0, 800e134 <_printf_float+0xf0>
 800e122:	464b      	mov	r3, r9
 800e124:	2b00      	cmp	r3, #0
 800e126:	bfbc      	itt	lt
 800e128:	232d      	movlt	r3, #45	; 0x2d
 800e12a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e12e:	487f      	ldr	r0, [pc, #508]	; (800e32c <_printf_float+0x2e8>)
 800e130:	4b7f      	ldr	r3, [pc, #508]	; (800e330 <_printf_float+0x2ec>)
 800e132:	e7d1      	b.n	800e0d8 <_printf_float+0x94>
 800e134:	6863      	ldr	r3, [r4, #4]
 800e136:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e13a:	9206      	str	r2, [sp, #24]
 800e13c:	1c5a      	adds	r2, r3, #1
 800e13e:	d13f      	bne.n	800e1c0 <_printf_float+0x17c>
 800e140:	2306      	movs	r3, #6
 800e142:	6063      	str	r3, [r4, #4]
 800e144:	9b05      	ldr	r3, [sp, #20]
 800e146:	6861      	ldr	r1, [r4, #4]
 800e148:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e14c:	2300      	movs	r3, #0
 800e14e:	9303      	str	r3, [sp, #12]
 800e150:	ab0a      	add	r3, sp, #40	; 0x28
 800e152:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e156:	ab09      	add	r3, sp, #36	; 0x24
 800e158:	ec49 8b10 	vmov	d0, r8, r9
 800e15c:	9300      	str	r3, [sp, #0]
 800e15e:	6022      	str	r2, [r4, #0]
 800e160:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e164:	4628      	mov	r0, r5
 800e166:	f7ff fecd 	bl	800df04 <__cvt>
 800e16a:	9b06      	ldr	r3, [sp, #24]
 800e16c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e16e:	2b47      	cmp	r3, #71	; 0x47
 800e170:	4680      	mov	r8, r0
 800e172:	d108      	bne.n	800e186 <_printf_float+0x142>
 800e174:	1cc8      	adds	r0, r1, #3
 800e176:	db02      	blt.n	800e17e <_printf_float+0x13a>
 800e178:	6863      	ldr	r3, [r4, #4]
 800e17a:	4299      	cmp	r1, r3
 800e17c:	dd41      	ble.n	800e202 <_printf_float+0x1be>
 800e17e:	f1ab 0b02 	sub.w	fp, fp, #2
 800e182:	fa5f fb8b 	uxtb.w	fp, fp
 800e186:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e18a:	d820      	bhi.n	800e1ce <_printf_float+0x18a>
 800e18c:	3901      	subs	r1, #1
 800e18e:	465a      	mov	r2, fp
 800e190:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e194:	9109      	str	r1, [sp, #36]	; 0x24
 800e196:	f7ff ff17 	bl	800dfc8 <__exponent>
 800e19a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e19c:	1813      	adds	r3, r2, r0
 800e19e:	2a01      	cmp	r2, #1
 800e1a0:	4681      	mov	r9, r0
 800e1a2:	6123      	str	r3, [r4, #16]
 800e1a4:	dc02      	bgt.n	800e1ac <_printf_float+0x168>
 800e1a6:	6822      	ldr	r2, [r4, #0]
 800e1a8:	07d2      	lsls	r2, r2, #31
 800e1aa:	d501      	bpl.n	800e1b0 <_printf_float+0x16c>
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	6123      	str	r3, [r4, #16]
 800e1b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d09c      	beq.n	800e0f2 <_printf_float+0xae>
 800e1b8:	232d      	movs	r3, #45	; 0x2d
 800e1ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e1be:	e798      	b.n	800e0f2 <_printf_float+0xae>
 800e1c0:	9a06      	ldr	r2, [sp, #24]
 800e1c2:	2a47      	cmp	r2, #71	; 0x47
 800e1c4:	d1be      	bne.n	800e144 <_printf_float+0x100>
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d1bc      	bne.n	800e144 <_printf_float+0x100>
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	e7b9      	b.n	800e142 <_printf_float+0xfe>
 800e1ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e1d2:	d118      	bne.n	800e206 <_printf_float+0x1c2>
 800e1d4:	2900      	cmp	r1, #0
 800e1d6:	6863      	ldr	r3, [r4, #4]
 800e1d8:	dd0b      	ble.n	800e1f2 <_printf_float+0x1ae>
 800e1da:	6121      	str	r1, [r4, #16]
 800e1dc:	b913      	cbnz	r3, 800e1e4 <_printf_float+0x1a0>
 800e1de:	6822      	ldr	r2, [r4, #0]
 800e1e0:	07d0      	lsls	r0, r2, #31
 800e1e2:	d502      	bpl.n	800e1ea <_printf_float+0x1a6>
 800e1e4:	3301      	adds	r3, #1
 800e1e6:	440b      	add	r3, r1
 800e1e8:	6123      	str	r3, [r4, #16]
 800e1ea:	65a1      	str	r1, [r4, #88]	; 0x58
 800e1ec:	f04f 0900 	mov.w	r9, #0
 800e1f0:	e7de      	b.n	800e1b0 <_printf_float+0x16c>
 800e1f2:	b913      	cbnz	r3, 800e1fa <_printf_float+0x1b6>
 800e1f4:	6822      	ldr	r2, [r4, #0]
 800e1f6:	07d2      	lsls	r2, r2, #31
 800e1f8:	d501      	bpl.n	800e1fe <_printf_float+0x1ba>
 800e1fa:	3302      	adds	r3, #2
 800e1fc:	e7f4      	b.n	800e1e8 <_printf_float+0x1a4>
 800e1fe:	2301      	movs	r3, #1
 800e200:	e7f2      	b.n	800e1e8 <_printf_float+0x1a4>
 800e202:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e208:	4299      	cmp	r1, r3
 800e20a:	db05      	blt.n	800e218 <_printf_float+0x1d4>
 800e20c:	6823      	ldr	r3, [r4, #0]
 800e20e:	6121      	str	r1, [r4, #16]
 800e210:	07d8      	lsls	r0, r3, #31
 800e212:	d5ea      	bpl.n	800e1ea <_printf_float+0x1a6>
 800e214:	1c4b      	adds	r3, r1, #1
 800e216:	e7e7      	b.n	800e1e8 <_printf_float+0x1a4>
 800e218:	2900      	cmp	r1, #0
 800e21a:	bfd4      	ite	le
 800e21c:	f1c1 0202 	rsble	r2, r1, #2
 800e220:	2201      	movgt	r2, #1
 800e222:	4413      	add	r3, r2
 800e224:	e7e0      	b.n	800e1e8 <_printf_float+0x1a4>
 800e226:	6823      	ldr	r3, [r4, #0]
 800e228:	055a      	lsls	r2, r3, #21
 800e22a:	d407      	bmi.n	800e23c <_printf_float+0x1f8>
 800e22c:	6923      	ldr	r3, [r4, #16]
 800e22e:	4642      	mov	r2, r8
 800e230:	4631      	mov	r1, r6
 800e232:	4628      	mov	r0, r5
 800e234:	47b8      	blx	r7
 800e236:	3001      	adds	r0, #1
 800e238:	d12c      	bne.n	800e294 <_printf_float+0x250>
 800e23a:	e764      	b.n	800e106 <_printf_float+0xc2>
 800e23c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e240:	f240 80e0 	bls.w	800e404 <_printf_float+0x3c0>
 800e244:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e248:	2200      	movs	r2, #0
 800e24a:	2300      	movs	r3, #0
 800e24c:	f7f2 fc64 	bl	8000b18 <__aeabi_dcmpeq>
 800e250:	2800      	cmp	r0, #0
 800e252:	d034      	beq.n	800e2be <_printf_float+0x27a>
 800e254:	4a37      	ldr	r2, [pc, #220]	; (800e334 <_printf_float+0x2f0>)
 800e256:	2301      	movs	r3, #1
 800e258:	4631      	mov	r1, r6
 800e25a:	4628      	mov	r0, r5
 800e25c:	47b8      	blx	r7
 800e25e:	3001      	adds	r0, #1
 800e260:	f43f af51 	beq.w	800e106 <_printf_float+0xc2>
 800e264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e268:	429a      	cmp	r2, r3
 800e26a:	db02      	blt.n	800e272 <_printf_float+0x22e>
 800e26c:	6823      	ldr	r3, [r4, #0]
 800e26e:	07d8      	lsls	r0, r3, #31
 800e270:	d510      	bpl.n	800e294 <_printf_float+0x250>
 800e272:	ee18 3a10 	vmov	r3, s16
 800e276:	4652      	mov	r2, sl
 800e278:	4631      	mov	r1, r6
 800e27a:	4628      	mov	r0, r5
 800e27c:	47b8      	blx	r7
 800e27e:	3001      	adds	r0, #1
 800e280:	f43f af41 	beq.w	800e106 <_printf_float+0xc2>
 800e284:	f04f 0800 	mov.w	r8, #0
 800e288:	f104 091a 	add.w	r9, r4, #26
 800e28c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e28e:	3b01      	subs	r3, #1
 800e290:	4543      	cmp	r3, r8
 800e292:	dc09      	bgt.n	800e2a8 <_printf_float+0x264>
 800e294:	6823      	ldr	r3, [r4, #0]
 800e296:	079b      	lsls	r3, r3, #30
 800e298:	f100 8105 	bmi.w	800e4a6 <_printf_float+0x462>
 800e29c:	68e0      	ldr	r0, [r4, #12]
 800e29e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2a0:	4298      	cmp	r0, r3
 800e2a2:	bfb8      	it	lt
 800e2a4:	4618      	movlt	r0, r3
 800e2a6:	e730      	b.n	800e10a <_printf_float+0xc6>
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	464a      	mov	r2, r9
 800e2ac:	4631      	mov	r1, r6
 800e2ae:	4628      	mov	r0, r5
 800e2b0:	47b8      	blx	r7
 800e2b2:	3001      	adds	r0, #1
 800e2b4:	f43f af27 	beq.w	800e106 <_printf_float+0xc2>
 800e2b8:	f108 0801 	add.w	r8, r8, #1
 800e2bc:	e7e6      	b.n	800e28c <_printf_float+0x248>
 800e2be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	dc39      	bgt.n	800e338 <_printf_float+0x2f4>
 800e2c4:	4a1b      	ldr	r2, [pc, #108]	; (800e334 <_printf_float+0x2f0>)
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	4631      	mov	r1, r6
 800e2ca:	4628      	mov	r0, r5
 800e2cc:	47b8      	blx	r7
 800e2ce:	3001      	adds	r0, #1
 800e2d0:	f43f af19 	beq.w	800e106 <_printf_float+0xc2>
 800e2d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e2d8:	4313      	orrs	r3, r2
 800e2da:	d102      	bne.n	800e2e2 <_printf_float+0x29e>
 800e2dc:	6823      	ldr	r3, [r4, #0]
 800e2de:	07d9      	lsls	r1, r3, #31
 800e2e0:	d5d8      	bpl.n	800e294 <_printf_float+0x250>
 800e2e2:	ee18 3a10 	vmov	r3, s16
 800e2e6:	4652      	mov	r2, sl
 800e2e8:	4631      	mov	r1, r6
 800e2ea:	4628      	mov	r0, r5
 800e2ec:	47b8      	blx	r7
 800e2ee:	3001      	adds	r0, #1
 800e2f0:	f43f af09 	beq.w	800e106 <_printf_float+0xc2>
 800e2f4:	f04f 0900 	mov.w	r9, #0
 800e2f8:	f104 0a1a 	add.w	sl, r4, #26
 800e2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2fe:	425b      	negs	r3, r3
 800e300:	454b      	cmp	r3, r9
 800e302:	dc01      	bgt.n	800e308 <_printf_float+0x2c4>
 800e304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e306:	e792      	b.n	800e22e <_printf_float+0x1ea>
 800e308:	2301      	movs	r3, #1
 800e30a:	4652      	mov	r2, sl
 800e30c:	4631      	mov	r1, r6
 800e30e:	4628      	mov	r0, r5
 800e310:	47b8      	blx	r7
 800e312:	3001      	adds	r0, #1
 800e314:	f43f aef7 	beq.w	800e106 <_printf_float+0xc2>
 800e318:	f109 0901 	add.w	r9, r9, #1
 800e31c:	e7ee      	b.n	800e2fc <_printf_float+0x2b8>
 800e31e:	bf00      	nop
 800e320:	7fefffff 	.word	0x7fefffff
 800e324:	08010b10 	.word	0x08010b10
 800e328:	08010b14 	.word	0x08010b14
 800e32c:	08010b1c 	.word	0x08010b1c
 800e330:	08010b18 	.word	0x08010b18
 800e334:	08010b20 	.word	0x08010b20
 800e338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e33a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e33c:	429a      	cmp	r2, r3
 800e33e:	bfa8      	it	ge
 800e340:	461a      	movge	r2, r3
 800e342:	2a00      	cmp	r2, #0
 800e344:	4691      	mov	r9, r2
 800e346:	dc37      	bgt.n	800e3b8 <_printf_float+0x374>
 800e348:	f04f 0b00 	mov.w	fp, #0
 800e34c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e350:	f104 021a 	add.w	r2, r4, #26
 800e354:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e356:	9305      	str	r3, [sp, #20]
 800e358:	eba3 0309 	sub.w	r3, r3, r9
 800e35c:	455b      	cmp	r3, fp
 800e35e:	dc33      	bgt.n	800e3c8 <_printf_float+0x384>
 800e360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e364:	429a      	cmp	r2, r3
 800e366:	db3b      	blt.n	800e3e0 <_printf_float+0x39c>
 800e368:	6823      	ldr	r3, [r4, #0]
 800e36a:	07da      	lsls	r2, r3, #31
 800e36c:	d438      	bmi.n	800e3e0 <_printf_float+0x39c>
 800e36e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e370:	9a05      	ldr	r2, [sp, #20]
 800e372:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e374:	1a9a      	subs	r2, r3, r2
 800e376:	eba3 0901 	sub.w	r9, r3, r1
 800e37a:	4591      	cmp	r9, r2
 800e37c:	bfa8      	it	ge
 800e37e:	4691      	movge	r9, r2
 800e380:	f1b9 0f00 	cmp.w	r9, #0
 800e384:	dc35      	bgt.n	800e3f2 <_printf_float+0x3ae>
 800e386:	f04f 0800 	mov.w	r8, #0
 800e38a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e38e:	f104 0a1a 	add.w	sl, r4, #26
 800e392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e396:	1a9b      	subs	r3, r3, r2
 800e398:	eba3 0309 	sub.w	r3, r3, r9
 800e39c:	4543      	cmp	r3, r8
 800e39e:	f77f af79 	ble.w	800e294 <_printf_float+0x250>
 800e3a2:	2301      	movs	r3, #1
 800e3a4:	4652      	mov	r2, sl
 800e3a6:	4631      	mov	r1, r6
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	47b8      	blx	r7
 800e3ac:	3001      	adds	r0, #1
 800e3ae:	f43f aeaa 	beq.w	800e106 <_printf_float+0xc2>
 800e3b2:	f108 0801 	add.w	r8, r8, #1
 800e3b6:	e7ec      	b.n	800e392 <_printf_float+0x34e>
 800e3b8:	4613      	mov	r3, r2
 800e3ba:	4631      	mov	r1, r6
 800e3bc:	4642      	mov	r2, r8
 800e3be:	4628      	mov	r0, r5
 800e3c0:	47b8      	blx	r7
 800e3c2:	3001      	adds	r0, #1
 800e3c4:	d1c0      	bne.n	800e348 <_printf_float+0x304>
 800e3c6:	e69e      	b.n	800e106 <_printf_float+0xc2>
 800e3c8:	2301      	movs	r3, #1
 800e3ca:	4631      	mov	r1, r6
 800e3cc:	4628      	mov	r0, r5
 800e3ce:	9205      	str	r2, [sp, #20]
 800e3d0:	47b8      	blx	r7
 800e3d2:	3001      	adds	r0, #1
 800e3d4:	f43f ae97 	beq.w	800e106 <_printf_float+0xc2>
 800e3d8:	9a05      	ldr	r2, [sp, #20]
 800e3da:	f10b 0b01 	add.w	fp, fp, #1
 800e3de:	e7b9      	b.n	800e354 <_printf_float+0x310>
 800e3e0:	ee18 3a10 	vmov	r3, s16
 800e3e4:	4652      	mov	r2, sl
 800e3e6:	4631      	mov	r1, r6
 800e3e8:	4628      	mov	r0, r5
 800e3ea:	47b8      	blx	r7
 800e3ec:	3001      	adds	r0, #1
 800e3ee:	d1be      	bne.n	800e36e <_printf_float+0x32a>
 800e3f0:	e689      	b.n	800e106 <_printf_float+0xc2>
 800e3f2:	9a05      	ldr	r2, [sp, #20]
 800e3f4:	464b      	mov	r3, r9
 800e3f6:	4442      	add	r2, r8
 800e3f8:	4631      	mov	r1, r6
 800e3fa:	4628      	mov	r0, r5
 800e3fc:	47b8      	blx	r7
 800e3fe:	3001      	adds	r0, #1
 800e400:	d1c1      	bne.n	800e386 <_printf_float+0x342>
 800e402:	e680      	b.n	800e106 <_printf_float+0xc2>
 800e404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e406:	2a01      	cmp	r2, #1
 800e408:	dc01      	bgt.n	800e40e <_printf_float+0x3ca>
 800e40a:	07db      	lsls	r3, r3, #31
 800e40c:	d538      	bpl.n	800e480 <_printf_float+0x43c>
 800e40e:	2301      	movs	r3, #1
 800e410:	4642      	mov	r2, r8
 800e412:	4631      	mov	r1, r6
 800e414:	4628      	mov	r0, r5
 800e416:	47b8      	blx	r7
 800e418:	3001      	adds	r0, #1
 800e41a:	f43f ae74 	beq.w	800e106 <_printf_float+0xc2>
 800e41e:	ee18 3a10 	vmov	r3, s16
 800e422:	4652      	mov	r2, sl
 800e424:	4631      	mov	r1, r6
 800e426:	4628      	mov	r0, r5
 800e428:	47b8      	blx	r7
 800e42a:	3001      	adds	r0, #1
 800e42c:	f43f ae6b 	beq.w	800e106 <_printf_float+0xc2>
 800e430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e434:	2200      	movs	r2, #0
 800e436:	2300      	movs	r3, #0
 800e438:	f7f2 fb6e 	bl	8000b18 <__aeabi_dcmpeq>
 800e43c:	b9d8      	cbnz	r0, 800e476 <_printf_float+0x432>
 800e43e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e440:	f108 0201 	add.w	r2, r8, #1
 800e444:	3b01      	subs	r3, #1
 800e446:	4631      	mov	r1, r6
 800e448:	4628      	mov	r0, r5
 800e44a:	47b8      	blx	r7
 800e44c:	3001      	adds	r0, #1
 800e44e:	d10e      	bne.n	800e46e <_printf_float+0x42a>
 800e450:	e659      	b.n	800e106 <_printf_float+0xc2>
 800e452:	2301      	movs	r3, #1
 800e454:	4652      	mov	r2, sl
 800e456:	4631      	mov	r1, r6
 800e458:	4628      	mov	r0, r5
 800e45a:	47b8      	blx	r7
 800e45c:	3001      	adds	r0, #1
 800e45e:	f43f ae52 	beq.w	800e106 <_printf_float+0xc2>
 800e462:	f108 0801 	add.w	r8, r8, #1
 800e466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e468:	3b01      	subs	r3, #1
 800e46a:	4543      	cmp	r3, r8
 800e46c:	dcf1      	bgt.n	800e452 <_printf_float+0x40e>
 800e46e:	464b      	mov	r3, r9
 800e470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e474:	e6dc      	b.n	800e230 <_printf_float+0x1ec>
 800e476:	f04f 0800 	mov.w	r8, #0
 800e47a:	f104 0a1a 	add.w	sl, r4, #26
 800e47e:	e7f2      	b.n	800e466 <_printf_float+0x422>
 800e480:	2301      	movs	r3, #1
 800e482:	4642      	mov	r2, r8
 800e484:	e7df      	b.n	800e446 <_printf_float+0x402>
 800e486:	2301      	movs	r3, #1
 800e488:	464a      	mov	r2, r9
 800e48a:	4631      	mov	r1, r6
 800e48c:	4628      	mov	r0, r5
 800e48e:	47b8      	blx	r7
 800e490:	3001      	adds	r0, #1
 800e492:	f43f ae38 	beq.w	800e106 <_printf_float+0xc2>
 800e496:	f108 0801 	add.w	r8, r8, #1
 800e49a:	68e3      	ldr	r3, [r4, #12]
 800e49c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e49e:	1a5b      	subs	r3, r3, r1
 800e4a0:	4543      	cmp	r3, r8
 800e4a2:	dcf0      	bgt.n	800e486 <_printf_float+0x442>
 800e4a4:	e6fa      	b.n	800e29c <_printf_float+0x258>
 800e4a6:	f04f 0800 	mov.w	r8, #0
 800e4aa:	f104 0919 	add.w	r9, r4, #25
 800e4ae:	e7f4      	b.n	800e49a <_printf_float+0x456>

0800e4b0 <_printf_common>:
 800e4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4b4:	4616      	mov	r6, r2
 800e4b6:	4699      	mov	r9, r3
 800e4b8:	688a      	ldr	r2, [r1, #8]
 800e4ba:	690b      	ldr	r3, [r1, #16]
 800e4bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	bfb8      	it	lt
 800e4c4:	4613      	movlt	r3, r2
 800e4c6:	6033      	str	r3, [r6, #0]
 800e4c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e4cc:	4607      	mov	r7, r0
 800e4ce:	460c      	mov	r4, r1
 800e4d0:	b10a      	cbz	r2, 800e4d6 <_printf_common+0x26>
 800e4d2:	3301      	adds	r3, #1
 800e4d4:	6033      	str	r3, [r6, #0]
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	0699      	lsls	r1, r3, #26
 800e4da:	bf42      	ittt	mi
 800e4dc:	6833      	ldrmi	r3, [r6, #0]
 800e4de:	3302      	addmi	r3, #2
 800e4e0:	6033      	strmi	r3, [r6, #0]
 800e4e2:	6825      	ldr	r5, [r4, #0]
 800e4e4:	f015 0506 	ands.w	r5, r5, #6
 800e4e8:	d106      	bne.n	800e4f8 <_printf_common+0x48>
 800e4ea:	f104 0a19 	add.w	sl, r4, #25
 800e4ee:	68e3      	ldr	r3, [r4, #12]
 800e4f0:	6832      	ldr	r2, [r6, #0]
 800e4f2:	1a9b      	subs	r3, r3, r2
 800e4f4:	42ab      	cmp	r3, r5
 800e4f6:	dc26      	bgt.n	800e546 <_printf_common+0x96>
 800e4f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e4fc:	1e13      	subs	r3, r2, #0
 800e4fe:	6822      	ldr	r2, [r4, #0]
 800e500:	bf18      	it	ne
 800e502:	2301      	movne	r3, #1
 800e504:	0692      	lsls	r2, r2, #26
 800e506:	d42b      	bmi.n	800e560 <_printf_common+0xb0>
 800e508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e50c:	4649      	mov	r1, r9
 800e50e:	4638      	mov	r0, r7
 800e510:	47c0      	blx	r8
 800e512:	3001      	adds	r0, #1
 800e514:	d01e      	beq.n	800e554 <_printf_common+0xa4>
 800e516:	6823      	ldr	r3, [r4, #0]
 800e518:	68e5      	ldr	r5, [r4, #12]
 800e51a:	6832      	ldr	r2, [r6, #0]
 800e51c:	f003 0306 	and.w	r3, r3, #6
 800e520:	2b04      	cmp	r3, #4
 800e522:	bf08      	it	eq
 800e524:	1aad      	subeq	r5, r5, r2
 800e526:	68a3      	ldr	r3, [r4, #8]
 800e528:	6922      	ldr	r2, [r4, #16]
 800e52a:	bf0c      	ite	eq
 800e52c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e530:	2500      	movne	r5, #0
 800e532:	4293      	cmp	r3, r2
 800e534:	bfc4      	itt	gt
 800e536:	1a9b      	subgt	r3, r3, r2
 800e538:	18ed      	addgt	r5, r5, r3
 800e53a:	2600      	movs	r6, #0
 800e53c:	341a      	adds	r4, #26
 800e53e:	42b5      	cmp	r5, r6
 800e540:	d11a      	bne.n	800e578 <_printf_common+0xc8>
 800e542:	2000      	movs	r0, #0
 800e544:	e008      	b.n	800e558 <_printf_common+0xa8>
 800e546:	2301      	movs	r3, #1
 800e548:	4652      	mov	r2, sl
 800e54a:	4649      	mov	r1, r9
 800e54c:	4638      	mov	r0, r7
 800e54e:	47c0      	blx	r8
 800e550:	3001      	adds	r0, #1
 800e552:	d103      	bne.n	800e55c <_printf_common+0xac>
 800e554:	f04f 30ff 	mov.w	r0, #4294967295
 800e558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55c:	3501      	adds	r5, #1
 800e55e:	e7c6      	b.n	800e4ee <_printf_common+0x3e>
 800e560:	18e1      	adds	r1, r4, r3
 800e562:	1c5a      	adds	r2, r3, #1
 800e564:	2030      	movs	r0, #48	; 0x30
 800e566:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e56a:	4422      	add	r2, r4
 800e56c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e570:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e574:	3302      	adds	r3, #2
 800e576:	e7c7      	b.n	800e508 <_printf_common+0x58>
 800e578:	2301      	movs	r3, #1
 800e57a:	4622      	mov	r2, r4
 800e57c:	4649      	mov	r1, r9
 800e57e:	4638      	mov	r0, r7
 800e580:	47c0      	blx	r8
 800e582:	3001      	adds	r0, #1
 800e584:	d0e6      	beq.n	800e554 <_printf_common+0xa4>
 800e586:	3601      	adds	r6, #1
 800e588:	e7d9      	b.n	800e53e <_printf_common+0x8e>
	...

0800e58c <_printf_i>:
 800e58c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e590:	7e0f      	ldrb	r7, [r1, #24]
 800e592:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e594:	2f78      	cmp	r7, #120	; 0x78
 800e596:	4691      	mov	r9, r2
 800e598:	4680      	mov	r8, r0
 800e59a:	460c      	mov	r4, r1
 800e59c:	469a      	mov	sl, r3
 800e59e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e5a2:	d807      	bhi.n	800e5b4 <_printf_i+0x28>
 800e5a4:	2f62      	cmp	r7, #98	; 0x62
 800e5a6:	d80a      	bhi.n	800e5be <_printf_i+0x32>
 800e5a8:	2f00      	cmp	r7, #0
 800e5aa:	f000 80d8 	beq.w	800e75e <_printf_i+0x1d2>
 800e5ae:	2f58      	cmp	r7, #88	; 0x58
 800e5b0:	f000 80a3 	beq.w	800e6fa <_printf_i+0x16e>
 800e5b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e5bc:	e03a      	b.n	800e634 <_printf_i+0xa8>
 800e5be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e5c2:	2b15      	cmp	r3, #21
 800e5c4:	d8f6      	bhi.n	800e5b4 <_printf_i+0x28>
 800e5c6:	a101      	add	r1, pc, #4	; (adr r1, 800e5cc <_printf_i+0x40>)
 800e5c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e5cc:	0800e625 	.word	0x0800e625
 800e5d0:	0800e639 	.word	0x0800e639
 800e5d4:	0800e5b5 	.word	0x0800e5b5
 800e5d8:	0800e5b5 	.word	0x0800e5b5
 800e5dc:	0800e5b5 	.word	0x0800e5b5
 800e5e0:	0800e5b5 	.word	0x0800e5b5
 800e5e4:	0800e639 	.word	0x0800e639
 800e5e8:	0800e5b5 	.word	0x0800e5b5
 800e5ec:	0800e5b5 	.word	0x0800e5b5
 800e5f0:	0800e5b5 	.word	0x0800e5b5
 800e5f4:	0800e5b5 	.word	0x0800e5b5
 800e5f8:	0800e745 	.word	0x0800e745
 800e5fc:	0800e669 	.word	0x0800e669
 800e600:	0800e727 	.word	0x0800e727
 800e604:	0800e5b5 	.word	0x0800e5b5
 800e608:	0800e5b5 	.word	0x0800e5b5
 800e60c:	0800e767 	.word	0x0800e767
 800e610:	0800e5b5 	.word	0x0800e5b5
 800e614:	0800e669 	.word	0x0800e669
 800e618:	0800e5b5 	.word	0x0800e5b5
 800e61c:	0800e5b5 	.word	0x0800e5b5
 800e620:	0800e72f 	.word	0x0800e72f
 800e624:	682b      	ldr	r3, [r5, #0]
 800e626:	1d1a      	adds	r2, r3, #4
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	602a      	str	r2, [r5, #0]
 800e62c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e634:	2301      	movs	r3, #1
 800e636:	e0a3      	b.n	800e780 <_printf_i+0x1f4>
 800e638:	6820      	ldr	r0, [r4, #0]
 800e63a:	6829      	ldr	r1, [r5, #0]
 800e63c:	0606      	lsls	r6, r0, #24
 800e63e:	f101 0304 	add.w	r3, r1, #4
 800e642:	d50a      	bpl.n	800e65a <_printf_i+0xce>
 800e644:	680e      	ldr	r6, [r1, #0]
 800e646:	602b      	str	r3, [r5, #0]
 800e648:	2e00      	cmp	r6, #0
 800e64a:	da03      	bge.n	800e654 <_printf_i+0xc8>
 800e64c:	232d      	movs	r3, #45	; 0x2d
 800e64e:	4276      	negs	r6, r6
 800e650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e654:	485e      	ldr	r0, [pc, #376]	; (800e7d0 <_printf_i+0x244>)
 800e656:	230a      	movs	r3, #10
 800e658:	e019      	b.n	800e68e <_printf_i+0x102>
 800e65a:	680e      	ldr	r6, [r1, #0]
 800e65c:	602b      	str	r3, [r5, #0]
 800e65e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e662:	bf18      	it	ne
 800e664:	b236      	sxthne	r6, r6
 800e666:	e7ef      	b.n	800e648 <_printf_i+0xbc>
 800e668:	682b      	ldr	r3, [r5, #0]
 800e66a:	6820      	ldr	r0, [r4, #0]
 800e66c:	1d19      	adds	r1, r3, #4
 800e66e:	6029      	str	r1, [r5, #0]
 800e670:	0601      	lsls	r1, r0, #24
 800e672:	d501      	bpl.n	800e678 <_printf_i+0xec>
 800e674:	681e      	ldr	r6, [r3, #0]
 800e676:	e002      	b.n	800e67e <_printf_i+0xf2>
 800e678:	0646      	lsls	r6, r0, #25
 800e67a:	d5fb      	bpl.n	800e674 <_printf_i+0xe8>
 800e67c:	881e      	ldrh	r6, [r3, #0]
 800e67e:	4854      	ldr	r0, [pc, #336]	; (800e7d0 <_printf_i+0x244>)
 800e680:	2f6f      	cmp	r7, #111	; 0x6f
 800e682:	bf0c      	ite	eq
 800e684:	2308      	moveq	r3, #8
 800e686:	230a      	movne	r3, #10
 800e688:	2100      	movs	r1, #0
 800e68a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e68e:	6865      	ldr	r5, [r4, #4]
 800e690:	60a5      	str	r5, [r4, #8]
 800e692:	2d00      	cmp	r5, #0
 800e694:	bfa2      	ittt	ge
 800e696:	6821      	ldrge	r1, [r4, #0]
 800e698:	f021 0104 	bicge.w	r1, r1, #4
 800e69c:	6021      	strge	r1, [r4, #0]
 800e69e:	b90e      	cbnz	r6, 800e6a4 <_printf_i+0x118>
 800e6a0:	2d00      	cmp	r5, #0
 800e6a2:	d04d      	beq.n	800e740 <_printf_i+0x1b4>
 800e6a4:	4615      	mov	r5, r2
 800e6a6:	fbb6 f1f3 	udiv	r1, r6, r3
 800e6aa:	fb03 6711 	mls	r7, r3, r1, r6
 800e6ae:	5dc7      	ldrb	r7, [r0, r7]
 800e6b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e6b4:	4637      	mov	r7, r6
 800e6b6:	42bb      	cmp	r3, r7
 800e6b8:	460e      	mov	r6, r1
 800e6ba:	d9f4      	bls.n	800e6a6 <_printf_i+0x11a>
 800e6bc:	2b08      	cmp	r3, #8
 800e6be:	d10b      	bne.n	800e6d8 <_printf_i+0x14c>
 800e6c0:	6823      	ldr	r3, [r4, #0]
 800e6c2:	07de      	lsls	r6, r3, #31
 800e6c4:	d508      	bpl.n	800e6d8 <_printf_i+0x14c>
 800e6c6:	6923      	ldr	r3, [r4, #16]
 800e6c8:	6861      	ldr	r1, [r4, #4]
 800e6ca:	4299      	cmp	r1, r3
 800e6cc:	bfde      	ittt	le
 800e6ce:	2330      	movle	r3, #48	; 0x30
 800e6d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e6d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e6d8:	1b52      	subs	r2, r2, r5
 800e6da:	6122      	str	r2, [r4, #16]
 800e6dc:	f8cd a000 	str.w	sl, [sp]
 800e6e0:	464b      	mov	r3, r9
 800e6e2:	aa03      	add	r2, sp, #12
 800e6e4:	4621      	mov	r1, r4
 800e6e6:	4640      	mov	r0, r8
 800e6e8:	f7ff fee2 	bl	800e4b0 <_printf_common>
 800e6ec:	3001      	adds	r0, #1
 800e6ee:	d14c      	bne.n	800e78a <_printf_i+0x1fe>
 800e6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f4:	b004      	add	sp, #16
 800e6f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6fa:	4835      	ldr	r0, [pc, #212]	; (800e7d0 <_printf_i+0x244>)
 800e6fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e700:	6829      	ldr	r1, [r5, #0]
 800e702:	6823      	ldr	r3, [r4, #0]
 800e704:	f851 6b04 	ldr.w	r6, [r1], #4
 800e708:	6029      	str	r1, [r5, #0]
 800e70a:	061d      	lsls	r5, r3, #24
 800e70c:	d514      	bpl.n	800e738 <_printf_i+0x1ac>
 800e70e:	07df      	lsls	r7, r3, #31
 800e710:	bf44      	itt	mi
 800e712:	f043 0320 	orrmi.w	r3, r3, #32
 800e716:	6023      	strmi	r3, [r4, #0]
 800e718:	b91e      	cbnz	r6, 800e722 <_printf_i+0x196>
 800e71a:	6823      	ldr	r3, [r4, #0]
 800e71c:	f023 0320 	bic.w	r3, r3, #32
 800e720:	6023      	str	r3, [r4, #0]
 800e722:	2310      	movs	r3, #16
 800e724:	e7b0      	b.n	800e688 <_printf_i+0xfc>
 800e726:	6823      	ldr	r3, [r4, #0]
 800e728:	f043 0320 	orr.w	r3, r3, #32
 800e72c:	6023      	str	r3, [r4, #0]
 800e72e:	2378      	movs	r3, #120	; 0x78
 800e730:	4828      	ldr	r0, [pc, #160]	; (800e7d4 <_printf_i+0x248>)
 800e732:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e736:	e7e3      	b.n	800e700 <_printf_i+0x174>
 800e738:	0659      	lsls	r1, r3, #25
 800e73a:	bf48      	it	mi
 800e73c:	b2b6      	uxthmi	r6, r6
 800e73e:	e7e6      	b.n	800e70e <_printf_i+0x182>
 800e740:	4615      	mov	r5, r2
 800e742:	e7bb      	b.n	800e6bc <_printf_i+0x130>
 800e744:	682b      	ldr	r3, [r5, #0]
 800e746:	6826      	ldr	r6, [r4, #0]
 800e748:	6961      	ldr	r1, [r4, #20]
 800e74a:	1d18      	adds	r0, r3, #4
 800e74c:	6028      	str	r0, [r5, #0]
 800e74e:	0635      	lsls	r5, r6, #24
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	d501      	bpl.n	800e758 <_printf_i+0x1cc>
 800e754:	6019      	str	r1, [r3, #0]
 800e756:	e002      	b.n	800e75e <_printf_i+0x1d2>
 800e758:	0670      	lsls	r0, r6, #25
 800e75a:	d5fb      	bpl.n	800e754 <_printf_i+0x1c8>
 800e75c:	8019      	strh	r1, [r3, #0]
 800e75e:	2300      	movs	r3, #0
 800e760:	6123      	str	r3, [r4, #16]
 800e762:	4615      	mov	r5, r2
 800e764:	e7ba      	b.n	800e6dc <_printf_i+0x150>
 800e766:	682b      	ldr	r3, [r5, #0]
 800e768:	1d1a      	adds	r2, r3, #4
 800e76a:	602a      	str	r2, [r5, #0]
 800e76c:	681d      	ldr	r5, [r3, #0]
 800e76e:	6862      	ldr	r2, [r4, #4]
 800e770:	2100      	movs	r1, #0
 800e772:	4628      	mov	r0, r5
 800e774:	f7f1 fd5c 	bl	8000230 <memchr>
 800e778:	b108      	cbz	r0, 800e77e <_printf_i+0x1f2>
 800e77a:	1b40      	subs	r0, r0, r5
 800e77c:	6060      	str	r0, [r4, #4]
 800e77e:	6863      	ldr	r3, [r4, #4]
 800e780:	6123      	str	r3, [r4, #16]
 800e782:	2300      	movs	r3, #0
 800e784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e788:	e7a8      	b.n	800e6dc <_printf_i+0x150>
 800e78a:	6923      	ldr	r3, [r4, #16]
 800e78c:	462a      	mov	r2, r5
 800e78e:	4649      	mov	r1, r9
 800e790:	4640      	mov	r0, r8
 800e792:	47d0      	blx	sl
 800e794:	3001      	adds	r0, #1
 800e796:	d0ab      	beq.n	800e6f0 <_printf_i+0x164>
 800e798:	6823      	ldr	r3, [r4, #0]
 800e79a:	079b      	lsls	r3, r3, #30
 800e79c:	d413      	bmi.n	800e7c6 <_printf_i+0x23a>
 800e79e:	68e0      	ldr	r0, [r4, #12]
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	4298      	cmp	r0, r3
 800e7a4:	bfb8      	it	lt
 800e7a6:	4618      	movlt	r0, r3
 800e7a8:	e7a4      	b.n	800e6f4 <_printf_i+0x168>
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	4632      	mov	r2, r6
 800e7ae:	4649      	mov	r1, r9
 800e7b0:	4640      	mov	r0, r8
 800e7b2:	47d0      	blx	sl
 800e7b4:	3001      	adds	r0, #1
 800e7b6:	d09b      	beq.n	800e6f0 <_printf_i+0x164>
 800e7b8:	3501      	adds	r5, #1
 800e7ba:	68e3      	ldr	r3, [r4, #12]
 800e7bc:	9903      	ldr	r1, [sp, #12]
 800e7be:	1a5b      	subs	r3, r3, r1
 800e7c0:	42ab      	cmp	r3, r5
 800e7c2:	dcf2      	bgt.n	800e7aa <_printf_i+0x21e>
 800e7c4:	e7eb      	b.n	800e79e <_printf_i+0x212>
 800e7c6:	2500      	movs	r5, #0
 800e7c8:	f104 0619 	add.w	r6, r4, #25
 800e7cc:	e7f5      	b.n	800e7ba <_printf_i+0x22e>
 800e7ce:	bf00      	nop
 800e7d0:	08010b22 	.word	0x08010b22
 800e7d4:	08010b33 	.word	0x08010b33

0800e7d8 <iprintf>:
 800e7d8:	b40f      	push	{r0, r1, r2, r3}
 800e7da:	4b0a      	ldr	r3, [pc, #40]	; (800e804 <iprintf+0x2c>)
 800e7dc:	b513      	push	{r0, r1, r4, lr}
 800e7de:	681c      	ldr	r4, [r3, #0]
 800e7e0:	b124      	cbz	r4, 800e7ec <iprintf+0x14>
 800e7e2:	69a3      	ldr	r3, [r4, #24]
 800e7e4:	b913      	cbnz	r3, 800e7ec <iprintf+0x14>
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	f000 fef8 	bl	800f5dc <__sinit>
 800e7ec:	ab05      	add	r3, sp, #20
 800e7ee:	9a04      	ldr	r2, [sp, #16]
 800e7f0:	68a1      	ldr	r1, [r4, #8]
 800e7f2:	9301      	str	r3, [sp, #4]
 800e7f4:	4620      	mov	r0, r4
 800e7f6:	f001 fc43 	bl	8010080 <_vfiprintf_r>
 800e7fa:	b002      	add	sp, #8
 800e7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e800:	b004      	add	sp, #16
 800e802:	4770      	bx	lr
 800e804:	20002858 	.word	0x20002858

0800e808 <putchar>:
 800e808:	4b09      	ldr	r3, [pc, #36]	; (800e830 <putchar+0x28>)
 800e80a:	b513      	push	{r0, r1, r4, lr}
 800e80c:	681c      	ldr	r4, [r3, #0]
 800e80e:	4601      	mov	r1, r0
 800e810:	b134      	cbz	r4, 800e820 <putchar+0x18>
 800e812:	69a3      	ldr	r3, [r4, #24]
 800e814:	b923      	cbnz	r3, 800e820 <putchar+0x18>
 800e816:	9001      	str	r0, [sp, #4]
 800e818:	4620      	mov	r0, r4
 800e81a:	f000 fedf 	bl	800f5dc <__sinit>
 800e81e:	9901      	ldr	r1, [sp, #4]
 800e820:	68a2      	ldr	r2, [r4, #8]
 800e822:	4620      	mov	r0, r4
 800e824:	b002      	add	sp, #8
 800e826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e82a:	f001 bd59 	b.w	80102e0 <_putc_r>
 800e82e:	bf00      	nop
 800e830:	20002858 	.word	0x20002858

0800e834 <quorem>:
 800e834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e838:	6903      	ldr	r3, [r0, #16]
 800e83a:	690c      	ldr	r4, [r1, #16]
 800e83c:	42a3      	cmp	r3, r4
 800e83e:	4607      	mov	r7, r0
 800e840:	f2c0 8081 	blt.w	800e946 <quorem+0x112>
 800e844:	3c01      	subs	r4, #1
 800e846:	f101 0814 	add.w	r8, r1, #20
 800e84a:	f100 0514 	add.w	r5, r0, #20
 800e84e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e852:	9301      	str	r3, [sp, #4]
 800e854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e85c:	3301      	adds	r3, #1
 800e85e:	429a      	cmp	r2, r3
 800e860:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e864:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e868:	fbb2 f6f3 	udiv	r6, r2, r3
 800e86c:	d331      	bcc.n	800e8d2 <quorem+0x9e>
 800e86e:	f04f 0e00 	mov.w	lr, #0
 800e872:	4640      	mov	r0, r8
 800e874:	46ac      	mov	ip, r5
 800e876:	46f2      	mov	sl, lr
 800e878:	f850 2b04 	ldr.w	r2, [r0], #4
 800e87c:	b293      	uxth	r3, r2
 800e87e:	fb06 e303 	mla	r3, r6, r3, lr
 800e882:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e886:	b29b      	uxth	r3, r3
 800e888:	ebaa 0303 	sub.w	r3, sl, r3
 800e88c:	f8dc a000 	ldr.w	sl, [ip]
 800e890:	0c12      	lsrs	r2, r2, #16
 800e892:	fa13 f38a 	uxtah	r3, r3, sl
 800e896:	fb06 e202 	mla	r2, r6, r2, lr
 800e89a:	9300      	str	r3, [sp, #0]
 800e89c:	9b00      	ldr	r3, [sp, #0]
 800e89e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e8a2:	b292      	uxth	r2, r2
 800e8a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e8a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e8ac:	f8bd 3000 	ldrh.w	r3, [sp]
 800e8b0:	4581      	cmp	r9, r0
 800e8b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e8b6:	f84c 3b04 	str.w	r3, [ip], #4
 800e8ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e8be:	d2db      	bcs.n	800e878 <quorem+0x44>
 800e8c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800e8c4:	b92b      	cbnz	r3, 800e8d2 <quorem+0x9e>
 800e8c6:	9b01      	ldr	r3, [sp, #4]
 800e8c8:	3b04      	subs	r3, #4
 800e8ca:	429d      	cmp	r5, r3
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	d32e      	bcc.n	800e92e <quorem+0xfa>
 800e8d0:	613c      	str	r4, [r7, #16]
 800e8d2:	4638      	mov	r0, r7
 800e8d4:	f001 f9b2 	bl	800fc3c <__mcmp>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	db24      	blt.n	800e926 <quorem+0xf2>
 800e8dc:	3601      	adds	r6, #1
 800e8de:	4628      	mov	r0, r5
 800e8e0:	f04f 0c00 	mov.w	ip, #0
 800e8e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800e8e8:	f8d0 e000 	ldr.w	lr, [r0]
 800e8ec:	b293      	uxth	r3, r2
 800e8ee:	ebac 0303 	sub.w	r3, ip, r3
 800e8f2:	0c12      	lsrs	r2, r2, #16
 800e8f4:	fa13 f38e 	uxtah	r3, r3, lr
 800e8f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e8fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e900:	b29b      	uxth	r3, r3
 800e902:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e906:	45c1      	cmp	r9, r8
 800e908:	f840 3b04 	str.w	r3, [r0], #4
 800e90c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e910:	d2e8      	bcs.n	800e8e4 <quorem+0xb0>
 800e912:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e916:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e91a:	b922      	cbnz	r2, 800e926 <quorem+0xf2>
 800e91c:	3b04      	subs	r3, #4
 800e91e:	429d      	cmp	r5, r3
 800e920:	461a      	mov	r2, r3
 800e922:	d30a      	bcc.n	800e93a <quorem+0x106>
 800e924:	613c      	str	r4, [r7, #16]
 800e926:	4630      	mov	r0, r6
 800e928:	b003      	add	sp, #12
 800e92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e92e:	6812      	ldr	r2, [r2, #0]
 800e930:	3b04      	subs	r3, #4
 800e932:	2a00      	cmp	r2, #0
 800e934:	d1cc      	bne.n	800e8d0 <quorem+0x9c>
 800e936:	3c01      	subs	r4, #1
 800e938:	e7c7      	b.n	800e8ca <quorem+0x96>
 800e93a:	6812      	ldr	r2, [r2, #0]
 800e93c:	3b04      	subs	r3, #4
 800e93e:	2a00      	cmp	r2, #0
 800e940:	d1f0      	bne.n	800e924 <quorem+0xf0>
 800e942:	3c01      	subs	r4, #1
 800e944:	e7eb      	b.n	800e91e <quorem+0xea>
 800e946:	2000      	movs	r0, #0
 800e948:	e7ee      	b.n	800e928 <quorem+0xf4>
 800e94a:	0000      	movs	r0, r0
 800e94c:	0000      	movs	r0, r0
	...

0800e950 <_dtoa_r>:
 800e950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e954:	ed2d 8b04 	vpush	{d8-d9}
 800e958:	ec57 6b10 	vmov	r6, r7, d0
 800e95c:	b093      	sub	sp, #76	; 0x4c
 800e95e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e960:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e964:	9106      	str	r1, [sp, #24]
 800e966:	ee10 aa10 	vmov	sl, s0
 800e96a:	4604      	mov	r4, r0
 800e96c:	9209      	str	r2, [sp, #36]	; 0x24
 800e96e:	930c      	str	r3, [sp, #48]	; 0x30
 800e970:	46bb      	mov	fp, r7
 800e972:	b975      	cbnz	r5, 800e992 <_dtoa_r+0x42>
 800e974:	2010      	movs	r0, #16
 800e976:	f000 fed7 	bl	800f728 <malloc>
 800e97a:	4602      	mov	r2, r0
 800e97c:	6260      	str	r0, [r4, #36]	; 0x24
 800e97e:	b920      	cbnz	r0, 800e98a <_dtoa_r+0x3a>
 800e980:	4ba7      	ldr	r3, [pc, #668]	; (800ec20 <_dtoa_r+0x2d0>)
 800e982:	21ea      	movs	r1, #234	; 0xea
 800e984:	48a7      	ldr	r0, [pc, #668]	; (800ec24 <_dtoa_r+0x2d4>)
 800e986:	f001 fe19 	bl	80105bc <__assert_func>
 800e98a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e98e:	6005      	str	r5, [r0, #0]
 800e990:	60c5      	str	r5, [r0, #12]
 800e992:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e994:	6819      	ldr	r1, [r3, #0]
 800e996:	b151      	cbz	r1, 800e9ae <_dtoa_r+0x5e>
 800e998:	685a      	ldr	r2, [r3, #4]
 800e99a:	604a      	str	r2, [r1, #4]
 800e99c:	2301      	movs	r3, #1
 800e99e:	4093      	lsls	r3, r2
 800e9a0:	608b      	str	r3, [r1, #8]
 800e9a2:	4620      	mov	r0, r4
 800e9a4:	f000 ff08 	bl	800f7b8 <_Bfree>
 800e9a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	601a      	str	r2, [r3, #0]
 800e9ae:	1e3b      	subs	r3, r7, #0
 800e9b0:	bfaa      	itet	ge
 800e9b2:	2300      	movge	r3, #0
 800e9b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e9b8:	f8c8 3000 	strge.w	r3, [r8]
 800e9bc:	4b9a      	ldr	r3, [pc, #616]	; (800ec28 <_dtoa_r+0x2d8>)
 800e9be:	bfbc      	itt	lt
 800e9c0:	2201      	movlt	r2, #1
 800e9c2:	f8c8 2000 	strlt.w	r2, [r8]
 800e9c6:	ea33 030b 	bics.w	r3, r3, fp
 800e9ca:	d11b      	bne.n	800ea04 <_dtoa_r+0xb4>
 800e9cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800e9d2:	6013      	str	r3, [r2, #0]
 800e9d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e9d8:	4333      	orrs	r3, r6
 800e9da:	f000 8592 	beq.w	800f502 <_dtoa_r+0xbb2>
 800e9de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e9e0:	b963      	cbnz	r3, 800e9fc <_dtoa_r+0xac>
 800e9e2:	4b92      	ldr	r3, [pc, #584]	; (800ec2c <_dtoa_r+0x2dc>)
 800e9e4:	e022      	b.n	800ea2c <_dtoa_r+0xdc>
 800e9e6:	4b92      	ldr	r3, [pc, #584]	; (800ec30 <_dtoa_r+0x2e0>)
 800e9e8:	9301      	str	r3, [sp, #4]
 800e9ea:	3308      	adds	r3, #8
 800e9ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e9ee:	6013      	str	r3, [r2, #0]
 800e9f0:	9801      	ldr	r0, [sp, #4]
 800e9f2:	b013      	add	sp, #76	; 0x4c
 800e9f4:	ecbd 8b04 	vpop	{d8-d9}
 800e9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fc:	4b8b      	ldr	r3, [pc, #556]	; (800ec2c <_dtoa_r+0x2dc>)
 800e9fe:	9301      	str	r3, [sp, #4]
 800ea00:	3303      	adds	r3, #3
 800ea02:	e7f3      	b.n	800e9ec <_dtoa_r+0x9c>
 800ea04:	2200      	movs	r2, #0
 800ea06:	2300      	movs	r3, #0
 800ea08:	4650      	mov	r0, sl
 800ea0a:	4659      	mov	r1, fp
 800ea0c:	f7f2 f884 	bl	8000b18 <__aeabi_dcmpeq>
 800ea10:	ec4b ab19 	vmov	d9, sl, fp
 800ea14:	4680      	mov	r8, r0
 800ea16:	b158      	cbz	r0, 800ea30 <_dtoa_r+0xe0>
 800ea18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	6013      	str	r3, [r2, #0]
 800ea1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	f000 856b 	beq.w	800f4fc <_dtoa_r+0xbac>
 800ea26:	4883      	ldr	r0, [pc, #524]	; (800ec34 <_dtoa_r+0x2e4>)
 800ea28:	6018      	str	r0, [r3, #0]
 800ea2a:	1e43      	subs	r3, r0, #1
 800ea2c:	9301      	str	r3, [sp, #4]
 800ea2e:	e7df      	b.n	800e9f0 <_dtoa_r+0xa0>
 800ea30:	ec4b ab10 	vmov	d0, sl, fp
 800ea34:	aa10      	add	r2, sp, #64	; 0x40
 800ea36:	a911      	add	r1, sp, #68	; 0x44
 800ea38:	4620      	mov	r0, r4
 800ea3a:	f001 f9a5 	bl	800fd88 <__d2b>
 800ea3e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ea42:	ee08 0a10 	vmov	s16, r0
 800ea46:	2d00      	cmp	r5, #0
 800ea48:	f000 8084 	beq.w	800eb54 <_dtoa_r+0x204>
 800ea4c:	ee19 3a90 	vmov	r3, s19
 800ea50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea54:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ea58:	4656      	mov	r6, sl
 800ea5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ea5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ea62:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ea66:	4b74      	ldr	r3, [pc, #464]	; (800ec38 <_dtoa_r+0x2e8>)
 800ea68:	2200      	movs	r2, #0
 800ea6a:	4630      	mov	r0, r6
 800ea6c:	4639      	mov	r1, r7
 800ea6e:	f7f1 fc33 	bl	80002d8 <__aeabi_dsub>
 800ea72:	a365      	add	r3, pc, #404	; (adr r3, 800ec08 <_dtoa_r+0x2b8>)
 800ea74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea78:	f7f1 fde6 	bl	8000648 <__aeabi_dmul>
 800ea7c:	a364      	add	r3, pc, #400	; (adr r3, 800ec10 <_dtoa_r+0x2c0>)
 800ea7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea82:	f7f1 fc2b 	bl	80002dc <__adddf3>
 800ea86:	4606      	mov	r6, r0
 800ea88:	4628      	mov	r0, r5
 800ea8a:	460f      	mov	r7, r1
 800ea8c:	f7f1 fd72 	bl	8000574 <__aeabi_i2d>
 800ea90:	a361      	add	r3, pc, #388	; (adr r3, 800ec18 <_dtoa_r+0x2c8>)
 800ea92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea96:	f7f1 fdd7 	bl	8000648 <__aeabi_dmul>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	460b      	mov	r3, r1
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	4639      	mov	r1, r7
 800eaa2:	f7f1 fc1b 	bl	80002dc <__adddf3>
 800eaa6:	4606      	mov	r6, r0
 800eaa8:	460f      	mov	r7, r1
 800eaaa:	f7f2 f87d 	bl	8000ba8 <__aeabi_d2iz>
 800eaae:	2200      	movs	r2, #0
 800eab0:	9000      	str	r0, [sp, #0]
 800eab2:	2300      	movs	r3, #0
 800eab4:	4630      	mov	r0, r6
 800eab6:	4639      	mov	r1, r7
 800eab8:	f7f2 f838 	bl	8000b2c <__aeabi_dcmplt>
 800eabc:	b150      	cbz	r0, 800ead4 <_dtoa_r+0x184>
 800eabe:	9800      	ldr	r0, [sp, #0]
 800eac0:	f7f1 fd58 	bl	8000574 <__aeabi_i2d>
 800eac4:	4632      	mov	r2, r6
 800eac6:	463b      	mov	r3, r7
 800eac8:	f7f2 f826 	bl	8000b18 <__aeabi_dcmpeq>
 800eacc:	b910      	cbnz	r0, 800ead4 <_dtoa_r+0x184>
 800eace:	9b00      	ldr	r3, [sp, #0]
 800ead0:	3b01      	subs	r3, #1
 800ead2:	9300      	str	r3, [sp, #0]
 800ead4:	9b00      	ldr	r3, [sp, #0]
 800ead6:	2b16      	cmp	r3, #22
 800ead8:	d85a      	bhi.n	800eb90 <_dtoa_r+0x240>
 800eada:	9a00      	ldr	r2, [sp, #0]
 800eadc:	4b57      	ldr	r3, [pc, #348]	; (800ec3c <_dtoa_r+0x2ec>)
 800eade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae6:	ec51 0b19 	vmov	r0, r1, d9
 800eaea:	f7f2 f81f 	bl	8000b2c <__aeabi_dcmplt>
 800eaee:	2800      	cmp	r0, #0
 800eaf0:	d050      	beq.n	800eb94 <_dtoa_r+0x244>
 800eaf2:	9b00      	ldr	r3, [sp, #0]
 800eaf4:	3b01      	subs	r3, #1
 800eaf6:	9300      	str	r3, [sp, #0]
 800eaf8:	2300      	movs	r3, #0
 800eafa:	930b      	str	r3, [sp, #44]	; 0x2c
 800eafc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eafe:	1b5d      	subs	r5, r3, r5
 800eb00:	1e6b      	subs	r3, r5, #1
 800eb02:	9305      	str	r3, [sp, #20]
 800eb04:	bf45      	ittet	mi
 800eb06:	f1c5 0301 	rsbmi	r3, r5, #1
 800eb0a:	9304      	strmi	r3, [sp, #16]
 800eb0c:	2300      	movpl	r3, #0
 800eb0e:	2300      	movmi	r3, #0
 800eb10:	bf4c      	ite	mi
 800eb12:	9305      	strmi	r3, [sp, #20]
 800eb14:	9304      	strpl	r3, [sp, #16]
 800eb16:	9b00      	ldr	r3, [sp, #0]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	db3d      	blt.n	800eb98 <_dtoa_r+0x248>
 800eb1c:	9b05      	ldr	r3, [sp, #20]
 800eb1e:	9a00      	ldr	r2, [sp, #0]
 800eb20:	920a      	str	r2, [sp, #40]	; 0x28
 800eb22:	4413      	add	r3, r2
 800eb24:	9305      	str	r3, [sp, #20]
 800eb26:	2300      	movs	r3, #0
 800eb28:	9307      	str	r3, [sp, #28]
 800eb2a:	9b06      	ldr	r3, [sp, #24]
 800eb2c:	2b09      	cmp	r3, #9
 800eb2e:	f200 8089 	bhi.w	800ec44 <_dtoa_r+0x2f4>
 800eb32:	2b05      	cmp	r3, #5
 800eb34:	bfc4      	itt	gt
 800eb36:	3b04      	subgt	r3, #4
 800eb38:	9306      	strgt	r3, [sp, #24]
 800eb3a:	9b06      	ldr	r3, [sp, #24]
 800eb3c:	f1a3 0302 	sub.w	r3, r3, #2
 800eb40:	bfcc      	ite	gt
 800eb42:	2500      	movgt	r5, #0
 800eb44:	2501      	movle	r5, #1
 800eb46:	2b03      	cmp	r3, #3
 800eb48:	f200 8087 	bhi.w	800ec5a <_dtoa_r+0x30a>
 800eb4c:	e8df f003 	tbb	[pc, r3]
 800eb50:	59383a2d 	.word	0x59383a2d
 800eb54:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800eb58:	441d      	add	r5, r3
 800eb5a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eb5e:	2b20      	cmp	r3, #32
 800eb60:	bfc1      	itttt	gt
 800eb62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800eb66:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800eb6a:	fa0b f303 	lslgt.w	r3, fp, r3
 800eb6e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800eb72:	bfda      	itte	le
 800eb74:	f1c3 0320 	rsble	r3, r3, #32
 800eb78:	fa06 f003 	lslle.w	r0, r6, r3
 800eb7c:	4318      	orrgt	r0, r3
 800eb7e:	f7f1 fce9 	bl	8000554 <__aeabi_ui2d>
 800eb82:	2301      	movs	r3, #1
 800eb84:	4606      	mov	r6, r0
 800eb86:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800eb8a:	3d01      	subs	r5, #1
 800eb8c:	930e      	str	r3, [sp, #56]	; 0x38
 800eb8e:	e76a      	b.n	800ea66 <_dtoa_r+0x116>
 800eb90:	2301      	movs	r3, #1
 800eb92:	e7b2      	b.n	800eafa <_dtoa_r+0x1aa>
 800eb94:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb96:	e7b1      	b.n	800eafc <_dtoa_r+0x1ac>
 800eb98:	9b04      	ldr	r3, [sp, #16]
 800eb9a:	9a00      	ldr	r2, [sp, #0]
 800eb9c:	1a9b      	subs	r3, r3, r2
 800eb9e:	9304      	str	r3, [sp, #16]
 800eba0:	4253      	negs	r3, r2
 800eba2:	9307      	str	r3, [sp, #28]
 800eba4:	2300      	movs	r3, #0
 800eba6:	930a      	str	r3, [sp, #40]	; 0x28
 800eba8:	e7bf      	b.n	800eb2a <_dtoa_r+0x1da>
 800ebaa:	2300      	movs	r3, #0
 800ebac:	9308      	str	r3, [sp, #32]
 800ebae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	dc55      	bgt.n	800ec60 <_dtoa_r+0x310>
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ebba:	461a      	mov	r2, r3
 800ebbc:	9209      	str	r2, [sp, #36]	; 0x24
 800ebbe:	e00c      	b.n	800ebda <_dtoa_r+0x28a>
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e7f3      	b.n	800ebac <_dtoa_r+0x25c>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebc8:	9308      	str	r3, [sp, #32]
 800ebca:	9b00      	ldr	r3, [sp, #0]
 800ebcc:	4413      	add	r3, r2
 800ebce:	9302      	str	r3, [sp, #8]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	2b01      	cmp	r3, #1
 800ebd4:	9303      	str	r3, [sp, #12]
 800ebd6:	bfb8      	it	lt
 800ebd8:	2301      	movlt	r3, #1
 800ebda:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ebdc:	2200      	movs	r2, #0
 800ebde:	6042      	str	r2, [r0, #4]
 800ebe0:	2204      	movs	r2, #4
 800ebe2:	f102 0614 	add.w	r6, r2, #20
 800ebe6:	429e      	cmp	r6, r3
 800ebe8:	6841      	ldr	r1, [r0, #4]
 800ebea:	d93d      	bls.n	800ec68 <_dtoa_r+0x318>
 800ebec:	4620      	mov	r0, r4
 800ebee:	f000 fda3 	bl	800f738 <_Balloc>
 800ebf2:	9001      	str	r0, [sp, #4]
 800ebf4:	2800      	cmp	r0, #0
 800ebf6:	d13b      	bne.n	800ec70 <_dtoa_r+0x320>
 800ebf8:	4b11      	ldr	r3, [pc, #68]	; (800ec40 <_dtoa_r+0x2f0>)
 800ebfa:	4602      	mov	r2, r0
 800ebfc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ec00:	e6c0      	b.n	800e984 <_dtoa_r+0x34>
 800ec02:	2301      	movs	r3, #1
 800ec04:	e7df      	b.n	800ebc6 <_dtoa_r+0x276>
 800ec06:	bf00      	nop
 800ec08:	636f4361 	.word	0x636f4361
 800ec0c:	3fd287a7 	.word	0x3fd287a7
 800ec10:	8b60c8b3 	.word	0x8b60c8b3
 800ec14:	3fc68a28 	.word	0x3fc68a28
 800ec18:	509f79fb 	.word	0x509f79fb
 800ec1c:	3fd34413 	.word	0x3fd34413
 800ec20:	08010b51 	.word	0x08010b51
 800ec24:	08010b68 	.word	0x08010b68
 800ec28:	7ff00000 	.word	0x7ff00000
 800ec2c:	08010b4d 	.word	0x08010b4d
 800ec30:	08010b44 	.word	0x08010b44
 800ec34:	08010b21 	.word	0x08010b21
 800ec38:	3ff80000 	.word	0x3ff80000
 800ec3c:	08010cb8 	.word	0x08010cb8
 800ec40:	08010bc3 	.word	0x08010bc3
 800ec44:	2501      	movs	r5, #1
 800ec46:	2300      	movs	r3, #0
 800ec48:	9306      	str	r3, [sp, #24]
 800ec4a:	9508      	str	r5, [sp, #32]
 800ec4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ec50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ec54:	2200      	movs	r2, #0
 800ec56:	2312      	movs	r3, #18
 800ec58:	e7b0      	b.n	800ebbc <_dtoa_r+0x26c>
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	9308      	str	r3, [sp, #32]
 800ec5e:	e7f5      	b.n	800ec4c <_dtoa_r+0x2fc>
 800ec60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec62:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ec66:	e7b8      	b.n	800ebda <_dtoa_r+0x28a>
 800ec68:	3101      	adds	r1, #1
 800ec6a:	6041      	str	r1, [r0, #4]
 800ec6c:	0052      	lsls	r2, r2, #1
 800ec6e:	e7b8      	b.n	800ebe2 <_dtoa_r+0x292>
 800ec70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec72:	9a01      	ldr	r2, [sp, #4]
 800ec74:	601a      	str	r2, [r3, #0]
 800ec76:	9b03      	ldr	r3, [sp, #12]
 800ec78:	2b0e      	cmp	r3, #14
 800ec7a:	f200 809d 	bhi.w	800edb8 <_dtoa_r+0x468>
 800ec7e:	2d00      	cmp	r5, #0
 800ec80:	f000 809a 	beq.w	800edb8 <_dtoa_r+0x468>
 800ec84:	9b00      	ldr	r3, [sp, #0]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	dd32      	ble.n	800ecf0 <_dtoa_r+0x3a0>
 800ec8a:	4ab7      	ldr	r2, [pc, #732]	; (800ef68 <_dtoa_r+0x618>)
 800ec8c:	f003 030f 	and.w	r3, r3, #15
 800ec90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ec94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec98:	9b00      	ldr	r3, [sp, #0]
 800ec9a:	05d8      	lsls	r0, r3, #23
 800ec9c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800eca0:	d516      	bpl.n	800ecd0 <_dtoa_r+0x380>
 800eca2:	4bb2      	ldr	r3, [pc, #712]	; (800ef6c <_dtoa_r+0x61c>)
 800eca4:	ec51 0b19 	vmov	r0, r1, d9
 800eca8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ecac:	f7f1 fdf6 	bl	800089c <__aeabi_ddiv>
 800ecb0:	f007 070f 	and.w	r7, r7, #15
 800ecb4:	4682      	mov	sl, r0
 800ecb6:	468b      	mov	fp, r1
 800ecb8:	2503      	movs	r5, #3
 800ecba:	4eac      	ldr	r6, [pc, #688]	; (800ef6c <_dtoa_r+0x61c>)
 800ecbc:	b957      	cbnz	r7, 800ecd4 <_dtoa_r+0x384>
 800ecbe:	4642      	mov	r2, r8
 800ecc0:	464b      	mov	r3, r9
 800ecc2:	4650      	mov	r0, sl
 800ecc4:	4659      	mov	r1, fp
 800ecc6:	f7f1 fde9 	bl	800089c <__aeabi_ddiv>
 800ecca:	4682      	mov	sl, r0
 800eccc:	468b      	mov	fp, r1
 800ecce:	e028      	b.n	800ed22 <_dtoa_r+0x3d2>
 800ecd0:	2502      	movs	r5, #2
 800ecd2:	e7f2      	b.n	800ecba <_dtoa_r+0x36a>
 800ecd4:	07f9      	lsls	r1, r7, #31
 800ecd6:	d508      	bpl.n	800ecea <_dtoa_r+0x39a>
 800ecd8:	4640      	mov	r0, r8
 800ecda:	4649      	mov	r1, r9
 800ecdc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ece0:	f7f1 fcb2 	bl	8000648 <__aeabi_dmul>
 800ece4:	3501      	adds	r5, #1
 800ece6:	4680      	mov	r8, r0
 800ece8:	4689      	mov	r9, r1
 800ecea:	107f      	asrs	r7, r7, #1
 800ecec:	3608      	adds	r6, #8
 800ecee:	e7e5      	b.n	800ecbc <_dtoa_r+0x36c>
 800ecf0:	f000 809b 	beq.w	800ee2a <_dtoa_r+0x4da>
 800ecf4:	9b00      	ldr	r3, [sp, #0]
 800ecf6:	4f9d      	ldr	r7, [pc, #628]	; (800ef6c <_dtoa_r+0x61c>)
 800ecf8:	425e      	negs	r6, r3
 800ecfa:	4b9b      	ldr	r3, [pc, #620]	; (800ef68 <_dtoa_r+0x618>)
 800ecfc:	f006 020f 	and.w	r2, r6, #15
 800ed00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed08:	ec51 0b19 	vmov	r0, r1, d9
 800ed0c:	f7f1 fc9c 	bl	8000648 <__aeabi_dmul>
 800ed10:	1136      	asrs	r6, r6, #4
 800ed12:	4682      	mov	sl, r0
 800ed14:	468b      	mov	fp, r1
 800ed16:	2300      	movs	r3, #0
 800ed18:	2502      	movs	r5, #2
 800ed1a:	2e00      	cmp	r6, #0
 800ed1c:	d17a      	bne.n	800ee14 <_dtoa_r+0x4c4>
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d1d3      	bne.n	800ecca <_dtoa_r+0x37a>
 800ed22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	f000 8082 	beq.w	800ee2e <_dtoa_r+0x4de>
 800ed2a:	4b91      	ldr	r3, [pc, #580]	; (800ef70 <_dtoa_r+0x620>)
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	4650      	mov	r0, sl
 800ed30:	4659      	mov	r1, fp
 800ed32:	f7f1 fefb 	bl	8000b2c <__aeabi_dcmplt>
 800ed36:	2800      	cmp	r0, #0
 800ed38:	d079      	beq.n	800ee2e <_dtoa_r+0x4de>
 800ed3a:	9b03      	ldr	r3, [sp, #12]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d076      	beq.n	800ee2e <_dtoa_r+0x4de>
 800ed40:	9b02      	ldr	r3, [sp, #8]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	dd36      	ble.n	800edb4 <_dtoa_r+0x464>
 800ed46:	9b00      	ldr	r3, [sp, #0]
 800ed48:	4650      	mov	r0, sl
 800ed4a:	4659      	mov	r1, fp
 800ed4c:	1e5f      	subs	r7, r3, #1
 800ed4e:	2200      	movs	r2, #0
 800ed50:	4b88      	ldr	r3, [pc, #544]	; (800ef74 <_dtoa_r+0x624>)
 800ed52:	f7f1 fc79 	bl	8000648 <__aeabi_dmul>
 800ed56:	9e02      	ldr	r6, [sp, #8]
 800ed58:	4682      	mov	sl, r0
 800ed5a:	468b      	mov	fp, r1
 800ed5c:	3501      	adds	r5, #1
 800ed5e:	4628      	mov	r0, r5
 800ed60:	f7f1 fc08 	bl	8000574 <__aeabi_i2d>
 800ed64:	4652      	mov	r2, sl
 800ed66:	465b      	mov	r3, fp
 800ed68:	f7f1 fc6e 	bl	8000648 <__aeabi_dmul>
 800ed6c:	4b82      	ldr	r3, [pc, #520]	; (800ef78 <_dtoa_r+0x628>)
 800ed6e:	2200      	movs	r2, #0
 800ed70:	f7f1 fab4 	bl	80002dc <__adddf3>
 800ed74:	46d0      	mov	r8, sl
 800ed76:	46d9      	mov	r9, fp
 800ed78:	4682      	mov	sl, r0
 800ed7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ed7e:	2e00      	cmp	r6, #0
 800ed80:	d158      	bne.n	800ee34 <_dtoa_r+0x4e4>
 800ed82:	4b7e      	ldr	r3, [pc, #504]	; (800ef7c <_dtoa_r+0x62c>)
 800ed84:	2200      	movs	r2, #0
 800ed86:	4640      	mov	r0, r8
 800ed88:	4649      	mov	r1, r9
 800ed8a:	f7f1 faa5 	bl	80002d8 <__aeabi_dsub>
 800ed8e:	4652      	mov	r2, sl
 800ed90:	465b      	mov	r3, fp
 800ed92:	4680      	mov	r8, r0
 800ed94:	4689      	mov	r9, r1
 800ed96:	f7f1 fee7 	bl	8000b68 <__aeabi_dcmpgt>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	f040 8295 	bne.w	800f2ca <_dtoa_r+0x97a>
 800eda0:	4652      	mov	r2, sl
 800eda2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800eda6:	4640      	mov	r0, r8
 800eda8:	4649      	mov	r1, r9
 800edaa:	f7f1 febf 	bl	8000b2c <__aeabi_dcmplt>
 800edae:	2800      	cmp	r0, #0
 800edb0:	f040 8289 	bne.w	800f2c6 <_dtoa_r+0x976>
 800edb4:	ec5b ab19 	vmov	sl, fp, d9
 800edb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800edba:	2b00      	cmp	r3, #0
 800edbc:	f2c0 8148 	blt.w	800f050 <_dtoa_r+0x700>
 800edc0:	9a00      	ldr	r2, [sp, #0]
 800edc2:	2a0e      	cmp	r2, #14
 800edc4:	f300 8144 	bgt.w	800f050 <_dtoa_r+0x700>
 800edc8:	4b67      	ldr	r3, [pc, #412]	; (800ef68 <_dtoa_r+0x618>)
 800edca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800edd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	f280 80d5 	bge.w	800ef84 <_dtoa_r+0x634>
 800edda:	9b03      	ldr	r3, [sp, #12]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	f300 80d1 	bgt.w	800ef84 <_dtoa_r+0x634>
 800ede2:	f040 826f 	bne.w	800f2c4 <_dtoa_r+0x974>
 800ede6:	4b65      	ldr	r3, [pc, #404]	; (800ef7c <_dtoa_r+0x62c>)
 800ede8:	2200      	movs	r2, #0
 800edea:	4640      	mov	r0, r8
 800edec:	4649      	mov	r1, r9
 800edee:	f7f1 fc2b 	bl	8000648 <__aeabi_dmul>
 800edf2:	4652      	mov	r2, sl
 800edf4:	465b      	mov	r3, fp
 800edf6:	f7f1 fead 	bl	8000b54 <__aeabi_dcmpge>
 800edfa:	9e03      	ldr	r6, [sp, #12]
 800edfc:	4637      	mov	r7, r6
 800edfe:	2800      	cmp	r0, #0
 800ee00:	f040 8245 	bne.w	800f28e <_dtoa_r+0x93e>
 800ee04:	9d01      	ldr	r5, [sp, #4]
 800ee06:	2331      	movs	r3, #49	; 0x31
 800ee08:	f805 3b01 	strb.w	r3, [r5], #1
 800ee0c:	9b00      	ldr	r3, [sp, #0]
 800ee0e:	3301      	adds	r3, #1
 800ee10:	9300      	str	r3, [sp, #0]
 800ee12:	e240      	b.n	800f296 <_dtoa_r+0x946>
 800ee14:	07f2      	lsls	r2, r6, #31
 800ee16:	d505      	bpl.n	800ee24 <_dtoa_r+0x4d4>
 800ee18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee1c:	f7f1 fc14 	bl	8000648 <__aeabi_dmul>
 800ee20:	3501      	adds	r5, #1
 800ee22:	2301      	movs	r3, #1
 800ee24:	1076      	asrs	r6, r6, #1
 800ee26:	3708      	adds	r7, #8
 800ee28:	e777      	b.n	800ed1a <_dtoa_r+0x3ca>
 800ee2a:	2502      	movs	r5, #2
 800ee2c:	e779      	b.n	800ed22 <_dtoa_r+0x3d2>
 800ee2e:	9f00      	ldr	r7, [sp, #0]
 800ee30:	9e03      	ldr	r6, [sp, #12]
 800ee32:	e794      	b.n	800ed5e <_dtoa_r+0x40e>
 800ee34:	9901      	ldr	r1, [sp, #4]
 800ee36:	4b4c      	ldr	r3, [pc, #304]	; (800ef68 <_dtoa_r+0x618>)
 800ee38:	4431      	add	r1, r6
 800ee3a:	910d      	str	r1, [sp, #52]	; 0x34
 800ee3c:	9908      	ldr	r1, [sp, #32]
 800ee3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ee42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ee46:	2900      	cmp	r1, #0
 800ee48:	d043      	beq.n	800eed2 <_dtoa_r+0x582>
 800ee4a:	494d      	ldr	r1, [pc, #308]	; (800ef80 <_dtoa_r+0x630>)
 800ee4c:	2000      	movs	r0, #0
 800ee4e:	f7f1 fd25 	bl	800089c <__aeabi_ddiv>
 800ee52:	4652      	mov	r2, sl
 800ee54:	465b      	mov	r3, fp
 800ee56:	f7f1 fa3f 	bl	80002d8 <__aeabi_dsub>
 800ee5a:	9d01      	ldr	r5, [sp, #4]
 800ee5c:	4682      	mov	sl, r0
 800ee5e:	468b      	mov	fp, r1
 800ee60:	4649      	mov	r1, r9
 800ee62:	4640      	mov	r0, r8
 800ee64:	f7f1 fea0 	bl	8000ba8 <__aeabi_d2iz>
 800ee68:	4606      	mov	r6, r0
 800ee6a:	f7f1 fb83 	bl	8000574 <__aeabi_i2d>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	460b      	mov	r3, r1
 800ee72:	4640      	mov	r0, r8
 800ee74:	4649      	mov	r1, r9
 800ee76:	f7f1 fa2f 	bl	80002d8 <__aeabi_dsub>
 800ee7a:	3630      	adds	r6, #48	; 0x30
 800ee7c:	f805 6b01 	strb.w	r6, [r5], #1
 800ee80:	4652      	mov	r2, sl
 800ee82:	465b      	mov	r3, fp
 800ee84:	4680      	mov	r8, r0
 800ee86:	4689      	mov	r9, r1
 800ee88:	f7f1 fe50 	bl	8000b2c <__aeabi_dcmplt>
 800ee8c:	2800      	cmp	r0, #0
 800ee8e:	d163      	bne.n	800ef58 <_dtoa_r+0x608>
 800ee90:	4642      	mov	r2, r8
 800ee92:	464b      	mov	r3, r9
 800ee94:	4936      	ldr	r1, [pc, #216]	; (800ef70 <_dtoa_r+0x620>)
 800ee96:	2000      	movs	r0, #0
 800ee98:	f7f1 fa1e 	bl	80002d8 <__aeabi_dsub>
 800ee9c:	4652      	mov	r2, sl
 800ee9e:	465b      	mov	r3, fp
 800eea0:	f7f1 fe44 	bl	8000b2c <__aeabi_dcmplt>
 800eea4:	2800      	cmp	r0, #0
 800eea6:	f040 80b5 	bne.w	800f014 <_dtoa_r+0x6c4>
 800eeaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eeac:	429d      	cmp	r5, r3
 800eeae:	d081      	beq.n	800edb4 <_dtoa_r+0x464>
 800eeb0:	4b30      	ldr	r3, [pc, #192]	; (800ef74 <_dtoa_r+0x624>)
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	4650      	mov	r0, sl
 800eeb6:	4659      	mov	r1, fp
 800eeb8:	f7f1 fbc6 	bl	8000648 <__aeabi_dmul>
 800eebc:	4b2d      	ldr	r3, [pc, #180]	; (800ef74 <_dtoa_r+0x624>)
 800eebe:	4682      	mov	sl, r0
 800eec0:	468b      	mov	fp, r1
 800eec2:	4640      	mov	r0, r8
 800eec4:	4649      	mov	r1, r9
 800eec6:	2200      	movs	r2, #0
 800eec8:	f7f1 fbbe 	bl	8000648 <__aeabi_dmul>
 800eecc:	4680      	mov	r8, r0
 800eece:	4689      	mov	r9, r1
 800eed0:	e7c6      	b.n	800ee60 <_dtoa_r+0x510>
 800eed2:	4650      	mov	r0, sl
 800eed4:	4659      	mov	r1, fp
 800eed6:	f7f1 fbb7 	bl	8000648 <__aeabi_dmul>
 800eeda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eedc:	9d01      	ldr	r5, [sp, #4]
 800eede:	930f      	str	r3, [sp, #60]	; 0x3c
 800eee0:	4682      	mov	sl, r0
 800eee2:	468b      	mov	fp, r1
 800eee4:	4649      	mov	r1, r9
 800eee6:	4640      	mov	r0, r8
 800eee8:	f7f1 fe5e 	bl	8000ba8 <__aeabi_d2iz>
 800eeec:	4606      	mov	r6, r0
 800eeee:	f7f1 fb41 	bl	8000574 <__aeabi_i2d>
 800eef2:	3630      	adds	r6, #48	; 0x30
 800eef4:	4602      	mov	r2, r0
 800eef6:	460b      	mov	r3, r1
 800eef8:	4640      	mov	r0, r8
 800eefa:	4649      	mov	r1, r9
 800eefc:	f7f1 f9ec 	bl	80002d8 <__aeabi_dsub>
 800ef00:	f805 6b01 	strb.w	r6, [r5], #1
 800ef04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef06:	429d      	cmp	r5, r3
 800ef08:	4680      	mov	r8, r0
 800ef0a:	4689      	mov	r9, r1
 800ef0c:	f04f 0200 	mov.w	r2, #0
 800ef10:	d124      	bne.n	800ef5c <_dtoa_r+0x60c>
 800ef12:	4b1b      	ldr	r3, [pc, #108]	; (800ef80 <_dtoa_r+0x630>)
 800ef14:	4650      	mov	r0, sl
 800ef16:	4659      	mov	r1, fp
 800ef18:	f7f1 f9e0 	bl	80002dc <__adddf3>
 800ef1c:	4602      	mov	r2, r0
 800ef1e:	460b      	mov	r3, r1
 800ef20:	4640      	mov	r0, r8
 800ef22:	4649      	mov	r1, r9
 800ef24:	f7f1 fe20 	bl	8000b68 <__aeabi_dcmpgt>
 800ef28:	2800      	cmp	r0, #0
 800ef2a:	d173      	bne.n	800f014 <_dtoa_r+0x6c4>
 800ef2c:	4652      	mov	r2, sl
 800ef2e:	465b      	mov	r3, fp
 800ef30:	4913      	ldr	r1, [pc, #76]	; (800ef80 <_dtoa_r+0x630>)
 800ef32:	2000      	movs	r0, #0
 800ef34:	f7f1 f9d0 	bl	80002d8 <__aeabi_dsub>
 800ef38:	4602      	mov	r2, r0
 800ef3a:	460b      	mov	r3, r1
 800ef3c:	4640      	mov	r0, r8
 800ef3e:	4649      	mov	r1, r9
 800ef40:	f7f1 fdf4 	bl	8000b2c <__aeabi_dcmplt>
 800ef44:	2800      	cmp	r0, #0
 800ef46:	f43f af35 	beq.w	800edb4 <_dtoa_r+0x464>
 800ef4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ef4c:	1e6b      	subs	r3, r5, #1
 800ef4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ef54:	2b30      	cmp	r3, #48	; 0x30
 800ef56:	d0f8      	beq.n	800ef4a <_dtoa_r+0x5fa>
 800ef58:	9700      	str	r7, [sp, #0]
 800ef5a:	e049      	b.n	800eff0 <_dtoa_r+0x6a0>
 800ef5c:	4b05      	ldr	r3, [pc, #20]	; (800ef74 <_dtoa_r+0x624>)
 800ef5e:	f7f1 fb73 	bl	8000648 <__aeabi_dmul>
 800ef62:	4680      	mov	r8, r0
 800ef64:	4689      	mov	r9, r1
 800ef66:	e7bd      	b.n	800eee4 <_dtoa_r+0x594>
 800ef68:	08010cb8 	.word	0x08010cb8
 800ef6c:	08010c90 	.word	0x08010c90
 800ef70:	3ff00000 	.word	0x3ff00000
 800ef74:	40240000 	.word	0x40240000
 800ef78:	401c0000 	.word	0x401c0000
 800ef7c:	40140000 	.word	0x40140000
 800ef80:	3fe00000 	.word	0x3fe00000
 800ef84:	9d01      	ldr	r5, [sp, #4]
 800ef86:	4656      	mov	r6, sl
 800ef88:	465f      	mov	r7, fp
 800ef8a:	4642      	mov	r2, r8
 800ef8c:	464b      	mov	r3, r9
 800ef8e:	4630      	mov	r0, r6
 800ef90:	4639      	mov	r1, r7
 800ef92:	f7f1 fc83 	bl	800089c <__aeabi_ddiv>
 800ef96:	f7f1 fe07 	bl	8000ba8 <__aeabi_d2iz>
 800ef9a:	4682      	mov	sl, r0
 800ef9c:	f7f1 faea 	bl	8000574 <__aeabi_i2d>
 800efa0:	4642      	mov	r2, r8
 800efa2:	464b      	mov	r3, r9
 800efa4:	f7f1 fb50 	bl	8000648 <__aeabi_dmul>
 800efa8:	4602      	mov	r2, r0
 800efaa:	460b      	mov	r3, r1
 800efac:	4630      	mov	r0, r6
 800efae:	4639      	mov	r1, r7
 800efb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800efb4:	f7f1 f990 	bl	80002d8 <__aeabi_dsub>
 800efb8:	f805 6b01 	strb.w	r6, [r5], #1
 800efbc:	9e01      	ldr	r6, [sp, #4]
 800efbe:	9f03      	ldr	r7, [sp, #12]
 800efc0:	1bae      	subs	r6, r5, r6
 800efc2:	42b7      	cmp	r7, r6
 800efc4:	4602      	mov	r2, r0
 800efc6:	460b      	mov	r3, r1
 800efc8:	d135      	bne.n	800f036 <_dtoa_r+0x6e6>
 800efca:	f7f1 f987 	bl	80002dc <__adddf3>
 800efce:	4642      	mov	r2, r8
 800efd0:	464b      	mov	r3, r9
 800efd2:	4606      	mov	r6, r0
 800efd4:	460f      	mov	r7, r1
 800efd6:	f7f1 fdc7 	bl	8000b68 <__aeabi_dcmpgt>
 800efda:	b9d0      	cbnz	r0, 800f012 <_dtoa_r+0x6c2>
 800efdc:	4642      	mov	r2, r8
 800efde:	464b      	mov	r3, r9
 800efe0:	4630      	mov	r0, r6
 800efe2:	4639      	mov	r1, r7
 800efe4:	f7f1 fd98 	bl	8000b18 <__aeabi_dcmpeq>
 800efe8:	b110      	cbz	r0, 800eff0 <_dtoa_r+0x6a0>
 800efea:	f01a 0f01 	tst.w	sl, #1
 800efee:	d110      	bne.n	800f012 <_dtoa_r+0x6c2>
 800eff0:	4620      	mov	r0, r4
 800eff2:	ee18 1a10 	vmov	r1, s16
 800eff6:	f000 fbdf 	bl	800f7b8 <_Bfree>
 800effa:	2300      	movs	r3, #0
 800effc:	9800      	ldr	r0, [sp, #0]
 800effe:	702b      	strb	r3, [r5, #0]
 800f000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f002:	3001      	adds	r0, #1
 800f004:	6018      	str	r0, [r3, #0]
 800f006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f008:	2b00      	cmp	r3, #0
 800f00a:	f43f acf1 	beq.w	800e9f0 <_dtoa_r+0xa0>
 800f00e:	601d      	str	r5, [r3, #0]
 800f010:	e4ee      	b.n	800e9f0 <_dtoa_r+0xa0>
 800f012:	9f00      	ldr	r7, [sp, #0]
 800f014:	462b      	mov	r3, r5
 800f016:	461d      	mov	r5, r3
 800f018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f01c:	2a39      	cmp	r2, #57	; 0x39
 800f01e:	d106      	bne.n	800f02e <_dtoa_r+0x6de>
 800f020:	9a01      	ldr	r2, [sp, #4]
 800f022:	429a      	cmp	r2, r3
 800f024:	d1f7      	bne.n	800f016 <_dtoa_r+0x6c6>
 800f026:	9901      	ldr	r1, [sp, #4]
 800f028:	2230      	movs	r2, #48	; 0x30
 800f02a:	3701      	adds	r7, #1
 800f02c:	700a      	strb	r2, [r1, #0]
 800f02e:	781a      	ldrb	r2, [r3, #0]
 800f030:	3201      	adds	r2, #1
 800f032:	701a      	strb	r2, [r3, #0]
 800f034:	e790      	b.n	800ef58 <_dtoa_r+0x608>
 800f036:	4ba6      	ldr	r3, [pc, #664]	; (800f2d0 <_dtoa_r+0x980>)
 800f038:	2200      	movs	r2, #0
 800f03a:	f7f1 fb05 	bl	8000648 <__aeabi_dmul>
 800f03e:	2200      	movs	r2, #0
 800f040:	2300      	movs	r3, #0
 800f042:	4606      	mov	r6, r0
 800f044:	460f      	mov	r7, r1
 800f046:	f7f1 fd67 	bl	8000b18 <__aeabi_dcmpeq>
 800f04a:	2800      	cmp	r0, #0
 800f04c:	d09d      	beq.n	800ef8a <_dtoa_r+0x63a>
 800f04e:	e7cf      	b.n	800eff0 <_dtoa_r+0x6a0>
 800f050:	9a08      	ldr	r2, [sp, #32]
 800f052:	2a00      	cmp	r2, #0
 800f054:	f000 80d7 	beq.w	800f206 <_dtoa_r+0x8b6>
 800f058:	9a06      	ldr	r2, [sp, #24]
 800f05a:	2a01      	cmp	r2, #1
 800f05c:	f300 80ba 	bgt.w	800f1d4 <_dtoa_r+0x884>
 800f060:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f062:	2a00      	cmp	r2, #0
 800f064:	f000 80b2 	beq.w	800f1cc <_dtoa_r+0x87c>
 800f068:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f06c:	9e07      	ldr	r6, [sp, #28]
 800f06e:	9d04      	ldr	r5, [sp, #16]
 800f070:	9a04      	ldr	r2, [sp, #16]
 800f072:	441a      	add	r2, r3
 800f074:	9204      	str	r2, [sp, #16]
 800f076:	9a05      	ldr	r2, [sp, #20]
 800f078:	2101      	movs	r1, #1
 800f07a:	441a      	add	r2, r3
 800f07c:	4620      	mov	r0, r4
 800f07e:	9205      	str	r2, [sp, #20]
 800f080:	f000 fc52 	bl	800f928 <__i2b>
 800f084:	4607      	mov	r7, r0
 800f086:	2d00      	cmp	r5, #0
 800f088:	dd0c      	ble.n	800f0a4 <_dtoa_r+0x754>
 800f08a:	9b05      	ldr	r3, [sp, #20]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	dd09      	ble.n	800f0a4 <_dtoa_r+0x754>
 800f090:	42ab      	cmp	r3, r5
 800f092:	9a04      	ldr	r2, [sp, #16]
 800f094:	bfa8      	it	ge
 800f096:	462b      	movge	r3, r5
 800f098:	1ad2      	subs	r2, r2, r3
 800f09a:	9204      	str	r2, [sp, #16]
 800f09c:	9a05      	ldr	r2, [sp, #20]
 800f09e:	1aed      	subs	r5, r5, r3
 800f0a0:	1ad3      	subs	r3, r2, r3
 800f0a2:	9305      	str	r3, [sp, #20]
 800f0a4:	9b07      	ldr	r3, [sp, #28]
 800f0a6:	b31b      	cbz	r3, 800f0f0 <_dtoa_r+0x7a0>
 800f0a8:	9b08      	ldr	r3, [sp, #32]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	f000 80af 	beq.w	800f20e <_dtoa_r+0x8be>
 800f0b0:	2e00      	cmp	r6, #0
 800f0b2:	dd13      	ble.n	800f0dc <_dtoa_r+0x78c>
 800f0b4:	4639      	mov	r1, r7
 800f0b6:	4632      	mov	r2, r6
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	f000 fcf5 	bl	800faa8 <__pow5mult>
 800f0be:	ee18 2a10 	vmov	r2, s16
 800f0c2:	4601      	mov	r1, r0
 800f0c4:	4607      	mov	r7, r0
 800f0c6:	4620      	mov	r0, r4
 800f0c8:	f000 fc44 	bl	800f954 <__multiply>
 800f0cc:	ee18 1a10 	vmov	r1, s16
 800f0d0:	4680      	mov	r8, r0
 800f0d2:	4620      	mov	r0, r4
 800f0d4:	f000 fb70 	bl	800f7b8 <_Bfree>
 800f0d8:	ee08 8a10 	vmov	s16, r8
 800f0dc:	9b07      	ldr	r3, [sp, #28]
 800f0de:	1b9a      	subs	r2, r3, r6
 800f0e0:	d006      	beq.n	800f0f0 <_dtoa_r+0x7a0>
 800f0e2:	ee18 1a10 	vmov	r1, s16
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f000 fcde 	bl	800faa8 <__pow5mult>
 800f0ec:	ee08 0a10 	vmov	s16, r0
 800f0f0:	2101      	movs	r1, #1
 800f0f2:	4620      	mov	r0, r4
 800f0f4:	f000 fc18 	bl	800f928 <__i2b>
 800f0f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	4606      	mov	r6, r0
 800f0fe:	f340 8088 	ble.w	800f212 <_dtoa_r+0x8c2>
 800f102:	461a      	mov	r2, r3
 800f104:	4601      	mov	r1, r0
 800f106:	4620      	mov	r0, r4
 800f108:	f000 fcce 	bl	800faa8 <__pow5mult>
 800f10c:	9b06      	ldr	r3, [sp, #24]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	4606      	mov	r6, r0
 800f112:	f340 8081 	ble.w	800f218 <_dtoa_r+0x8c8>
 800f116:	f04f 0800 	mov.w	r8, #0
 800f11a:	6933      	ldr	r3, [r6, #16]
 800f11c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f120:	6918      	ldr	r0, [r3, #16]
 800f122:	f000 fbb1 	bl	800f888 <__hi0bits>
 800f126:	f1c0 0020 	rsb	r0, r0, #32
 800f12a:	9b05      	ldr	r3, [sp, #20]
 800f12c:	4418      	add	r0, r3
 800f12e:	f010 001f 	ands.w	r0, r0, #31
 800f132:	f000 8092 	beq.w	800f25a <_dtoa_r+0x90a>
 800f136:	f1c0 0320 	rsb	r3, r0, #32
 800f13a:	2b04      	cmp	r3, #4
 800f13c:	f340 808a 	ble.w	800f254 <_dtoa_r+0x904>
 800f140:	f1c0 001c 	rsb	r0, r0, #28
 800f144:	9b04      	ldr	r3, [sp, #16]
 800f146:	4403      	add	r3, r0
 800f148:	9304      	str	r3, [sp, #16]
 800f14a:	9b05      	ldr	r3, [sp, #20]
 800f14c:	4403      	add	r3, r0
 800f14e:	4405      	add	r5, r0
 800f150:	9305      	str	r3, [sp, #20]
 800f152:	9b04      	ldr	r3, [sp, #16]
 800f154:	2b00      	cmp	r3, #0
 800f156:	dd07      	ble.n	800f168 <_dtoa_r+0x818>
 800f158:	ee18 1a10 	vmov	r1, s16
 800f15c:	461a      	mov	r2, r3
 800f15e:	4620      	mov	r0, r4
 800f160:	f000 fcfc 	bl	800fb5c <__lshift>
 800f164:	ee08 0a10 	vmov	s16, r0
 800f168:	9b05      	ldr	r3, [sp, #20]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	dd05      	ble.n	800f17a <_dtoa_r+0x82a>
 800f16e:	4631      	mov	r1, r6
 800f170:	461a      	mov	r2, r3
 800f172:	4620      	mov	r0, r4
 800f174:	f000 fcf2 	bl	800fb5c <__lshift>
 800f178:	4606      	mov	r6, r0
 800f17a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d06e      	beq.n	800f25e <_dtoa_r+0x90e>
 800f180:	ee18 0a10 	vmov	r0, s16
 800f184:	4631      	mov	r1, r6
 800f186:	f000 fd59 	bl	800fc3c <__mcmp>
 800f18a:	2800      	cmp	r0, #0
 800f18c:	da67      	bge.n	800f25e <_dtoa_r+0x90e>
 800f18e:	9b00      	ldr	r3, [sp, #0]
 800f190:	3b01      	subs	r3, #1
 800f192:	ee18 1a10 	vmov	r1, s16
 800f196:	9300      	str	r3, [sp, #0]
 800f198:	220a      	movs	r2, #10
 800f19a:	2300      	movs	r3, #0
 800f19c:	4620      	mov	r0, r4
 800f19e:	f000 fb2d 	bl	800f7fc <__multadd>
 800f1a2:	9b08      	ldr	r3, [sp, #32]
 800f1a4:	ee08 0a10 	vmov	s16, r0
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	f000 81b1 	beq.w	800f510 <_dtoa_r+0xbc0>
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	4639      	mov	r1, r7
 800f1b2:	220a      	movs	r2, #10
 800f1b4:	4620      	mov	r0, r4
 800f1b6:	f000 fb21 	bl	800f7fc <__multadd>
 800f1ba:	9b02      	ldr	r3, [sp, #8]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	4607      	mov	r7, r0
 800f1c0:	f300 808e 	bgt.w	800f2e0 <_dtoa_r+0x990>
 800f1c4:	9b06      	ldr	r3, [sp, #24]
 800f1c6:	2b02      	cmp	r3, #2
 800f1c8:	dc51      	bgt.n	800f26e <_dtoa_r+0x91e>
 800f1ca:	e089      	b.n	800f2e0 <_dtoa_r+0x990>
 800f1cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f1ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f1d2:	e74b      	b.n	800f06c <_dtoa_r+0x71c>
 800f1d4:	9b03      	ldr	r3, [sp, #12]
 800f1d6:	1e5e      	subs	r6, r3, #1
 800f1d8:	9b07      	ldr	r3, [sp, #28]
 800f1da:	42b3      	cmp	r3, r6
 800f1dc:	bfbf      	itttt	lt
 800f1de:	9b07      	ldrlt	r3, [sp, #28]
 800f1e0:	9607      	strlt	r6, [sp, #28]
 800f1e2:	1af2      	sublt	r2, r6, r3
 800f1e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f1e6:	bfb6      	itet	lt
 800f1e8:	189b      	addlt	r3, r3, r2
 800f1ea:	1b9e      	subge	r6, r3, r6
 800f1ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f1ee:	9b03      	ldr	r3, [sp, #12]
 800f1f0:	bfb8      	it	lt
 800f1f2:	2600      	movlt	r6, #0
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	bfb7      	itett	lt
 800f1f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f1fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f200:	1a9d      	sublt	r5, r3, r2
 800f202:	2300      	movlt	r3, #0
 800f204:	e734      	b.n	800f070 <_dtoa_r+0x720>
 800f206:	9e07      	ldr	r6, [sp, #28]
 800f208:	9d04      	ldr	r5, [sp, #16]
 800f20a:	9f08      	ldr	r7, [sp, #32]
 800f20c:	e73b      	b.n	800f086 <_dtoa_r+0x736>
 800f20e:	9a07      	ldr	r2, [sp, #28]
 800f210:	e767      	b.n	800f0e2 <_dtoa_r+0x792>
 800f212:	9b06      	ldr	r3, [sp, #24]
 800f214:	2b01      	cmp	r3, #1
 800f216:	dc18      	bgt.n	800f24a <_dtoa_r+0x8fa>
 800f218:	f1ba 0f00 	cmp.w	sl, #0
 800f21c:	d115      	bne.n	800f24a <_dtoa_r+0x8fa>
 800f21e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f222:	b993      	cbnz	r3, 800f24a <_dtoa_r+0x8fa>
 800f224:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f228:	0d1b      	lsrs	r3, r3, #20
 800f22a:	051b      	lsls	r3, r3, #20
 800f22c:	b183      	cbz	r3, 800f250 <_dtoa_r+0x900>
 800f22e:	9b04      	ldr	r3, [sp, #16]
 800f230:	3301      	adds	r3, #1
 800f232:	9304      	str	r3, [sp, #16]
 800f234:	9b05      	ldr	r3, [sp, #20]
 800f236:	3301      	adds	r3, #1
 800f238:	9305      	str	r3, [sp, #20]
 800f23a:	f04f 0801 	mov.w	r8, #1
 800f23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f240:	2b00      	cmp	r3, #0
 800f242:	f47f af6a 	bne.w	800f11a <_dtoa_r+0x7ca>
 800f246:	2001      	movs	r0, #1
 800f248:	e76f      	b.n	800f12a <_dtoa_r+0x7da>
 800f24a:	f04f 0800 	mov.w	r8, #0
 800f24e:	e7f6      	b.n	800f23e <_dtoa_r+0x8ee>
 800f250:	4698      	mov	r8, r3
 800f252:	e7f4      	b.n	800f23e <_dtoa_r+0x8ee>
 800f254:	f43f af7d 	beq.w	800f152 <_dtoa_r+0x802>
 800f258:	4618      	mov	r0, r3
 800f25a:	301c      	adds	r0, #28
 800f25c:	e772      	b.n	800f144 <_dtoa_r+0x7f4>
 800f25e:	9b03      	ldr	r3, [sp, #12]
 800f260:	2b00      	cmp	r3, #0
 800f262:	dc37      	bgt.n	800f2d4 <_dtoa_r+0x984>
 800f264:	9b06      	ldr	r3, [sp, #24]
 800f266:	2b02      	cmp	r3, #2
 800f268:	dd34      	ble.n	800f2d4 <_dtoa_r+0x984>
 800f26a:	9b03      	ldr	r3, [sp, #12]
 800f26c:	9302      	str	r3, [sp, #8]
 800f26e:	9b02      	ldr	r3, [sp, #8]
 800f270:	b96b      	cbnz	r3, 800f28e <_dtoa_r+0x93e>
 800f272:	4631      	mov	r1, r6
 800f274:	2205      	movs	r2, #5
 800f276:	4620      	mov	r0, r4
 800f278:	f000 fac0 	bl	800f7fc <__multadd>
 800f27c:	4601      	mov	r1, r0
 800f27e:	4606      	mov	r6, r0
 800f280:	ee18 0a10 	vmov	r0, s16
 800f284:	f000 fcda 	bl	800fc3c <__mcmp>
 800f288:	2800      	cmp	r0, #0
 800f28a:	f73f adbb 	bgt.w	800ee04 <_dtoa_r+0x4b4>
 800f28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f290:	9d01      	ldr	r5, [sp, #4]
 800f292:	43db      	mvns	r3, r3
 800f294:	9300      	str	r3, [sp, #0]
 800f296:	f04f 0800 	mov.w	r8, #0
 800f29a:	4631      	mov	r1, r6
 800f29c:	4620      	mov	r0, r4
 800f29e:	f000 fa8b 	bl	800f7b8 <_Bfree>
 800f2a2:	2f00      	cmp	r7, #0
 800f2a4:	f43f aea4 	beq.w	800eff0 <_dtoa_r+0x6a0>
 800f2a8:	f1b8 0f00 	cmp.w	r8, #0
 800f2ac:	d005      	beq.n	800f2ba <_dtoa_r+0x96a>
 800f2ae:	45b8      	cmp	r8, r7
 800f2b0:	d003      	beq.n	800f2ba <_dtoa_r+0x96a>
 800f2b2:	4641      	mov	r1, r8
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	f000 fa7f 	bl	800f7b8 <_Bfree>
 800f2ba:	4639      	mov	r1, r7
 800f2bc:	4620      	mov	r0, r4
 800f2be:	f000 fa7b 	bl	800f7b8 <_Bfree>
 800f2c2:	e695      	b.n	800eff0 <_dtoa_r+0x6a0>
 800f2c4:	2600      	movs	r6, #0
 800f2c6:	4637      	mov	r7, r6
 800f2c8:	e7e1      	b.n	800f28e <_dtoa_r+0x93e>
 800f2ca:	9700      	str	r7, [sp, #0]
 800f2cc:	4637      	mov	r7, r6
 800f2ce:	e599      	b.n	800ee04 <_dtoa_r+0x4b4>
 800f2d0:	40240000 	.word	0x40240000
 800f2d4:	9b08      	ldr	r3, [sp, #32]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	f000 80ca 	beq.w	800f470 <_dtoa_r+0xb20>
 800f2dc:	9b03      	ldr	r3, [sp, #12]
 800f2de:	9302      	str	r3, [sp, #8]
 800f2e0:	2d00      	cmp	r5, #0
 800f2e2:	dd05      	ble.n	800f2f0 <_dtoa_r+0x9a0>
 800f2e4:	4639      	mov	r1, r7
 800f2e6:	462a      	mov	r2, r5
 800f2e8:	4620      	mov	r0, r4
 800f2ea:	f000 fc37 	bl	800fb5c <__lshift>
 800f2ee:	4607      	mov	r7, r0
 800f2f0:	f1b8 0f00 	cmp.w	r8, #0
 800f2f4:	d05b      	beq.n	800f3ae <_dtoa_r+0xa5e>
 800f2f6:	6879      	ldr	r1, [r7, #4]
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f000 fa1d 	bl	800f738 <_Balloc>
 800f2fe:	4605      	mov	r5, r0
 800f300:	b928      	cbnz	r0, 800f30e <_dtoa_r+0x9be>
 800f302:	4b87      	ldr	r3, [pc, #540]	; (800f520 <_dtoa_r+0xbd0>)
 800f304:	4602      	mov	r2, r0
 800f306:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f30a:	f7ff bb3b 	b.w	800e984 <_dtoa_r+0x34>
 800f30e:	693a      	ldr	r2, [r7, #16]
 800f310:	3202      	adds	r2, #2
 800f312:	0092      	lsls	r2, r2, #2
 800f314:	f107 010c 	add.w	r1, r7, #12
 800f318:	300c      	adds	r0, #12
 800f31a:	f7fe fddd 	bl	800ded8 <memcpy>
 800f31e:	2201      	movs	r2, #1
 800f320:	4629      	mov	r1, r5
 800f322:	4620      	mov	r0, r4
 800f324:	f000 fc1a 	bl	800fb5c <__lshift>
 800f328:	9b01      	ldr	r3, [sp, #4]
 800f32a:	f103 0901 	add.w	r9, r3, #1
 800f32e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f332:	4413      	add	r3, r2
 800f334:	9305      	str	r3, [sp, #20]
 800f336:	f00a 0301 	and.w	r3, sl, #1
 800f33a:	46b8      	mov	r8, r7
 800f33c:	9304      	str	r3, [sp, #16]
 800f33e:	4607      	mov	r7, r0
 800f340:	4631      	mov	r1, r6
 800f342:	ee18 0a10 	vmov	r0, s16
 800f346:	f7ff fa75 	bl	800e834 <quorem>
 800f34a:	4641      	mov	r1, r8
 800f34c:	9002      	str	r0, [sp, #8]
 800f34e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f352:	ee18 0a10 	vmov	r0, s16
 800f356:	f000 fc71 	bl	800fc3c <__mcmp>
 800f35a:	463a      	mov	r2, r7
 800f35c:	9003      	str	r0, [sp, #12]
 800f35e:	4631      	mov	r1, r6
 800f360:	4620      	mov	r0, r4
 800f362:	f000 fc87 	bl	800fc74 <__mdiff>
 800f366:	68c2      	ldr	r2, [r0, #12]
 800f368:	f109 3bff 	add.w	fp, r9, #4294967295
 800f36c:	4605      	mov	r5, r0
 800f36e:	bb02      	cbnz	r2, 800f3b2 <_dtoa_r+0xa62>
 800f370:	4601      	mov	r1, r0
 800f372:	ee18 0a10 	vmov	r0, s16
 800f376:	f000 fc61 	bl	800fc3c <__mcmp>
 800f37a:	4602      	mov	r2, r0
 800f37c:	4629      	mov	r1, r5
 800f37e:	4620      	mov	r0, r4
 800f380:	9207      	str	r2, [sp, #28]
 800f382:	f000 fa19 	bl	800f7b8 <_Bfree>
 800f386:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f38a:	ea43 0102 	orr.w	r1, r3, r2
 800f38e:	9b04      	ldr	r3, [sp, #16]
 800f390:	430b      	orrs	r3, r1
 800f392:	464d      	mov	r5, r9
 800f394:	d10f      	bne.n	800f3b6 <_dtoa_r+0xa66>
 800f396:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f39a:	d02a      	beq.n	800f3f2 <_dtoa_r+0xaa2>
 800f39c:	9b03      	ldr	r3, [sp, #12]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	dd02      	ble.n	800f3a8 <_dtoa_r+0xa58>
 800f3a2:	9b02      	ldr	r3, [sp, #8]
 800f3a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f3a8:	f88b a000 	strb.w	sl, [fp]
 800f3ac:	e775      	b.n	800f29a <_dtoa_r+0x94a>
 800f3ae:	4638      	mov	r0, r7
 800f3b0:	e7ba      	b.n	800f328 <_dtoa_r+0x9d8>
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	e7e2      	b.n	800f37c <_dtoa_r+0xa2c>
 800f3b6:	9b03      	ldr	r3, [sp, #12]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	db04      	blt.n	800f3c6 <_dtoa_r+0xa76>
 800f3bc:	9906      	ldr	r1, [sp, #24]
 800f3be:	430b      	orrs	r3, r1
 800f3c0:	9904      	ldr	r1, [sp, #16]
 800f3c2:	430b      	orrs	r3, r1
 800f3c4:	d122      	bne.n	800f40c <_dtoa_r+0xabc>
 800f3c6:	2a00      	cmp	r2, #0
 800f3c8:	ddee      	ble.n	800f3a8 <_dtoa_r+0xa58>
 800f3ca:	ee18 1a10 	vmov	r1, s16
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	f000 fbc3 	bl	800fb5c <__lshift>
 800f3d6:	4631      	mov	r1, r6
 800f3d8:	ee08 0a10 	vmov	s16, r0
 800f3dc:	f000 fc2e 	bl	800fc3c <__mcmp>
 800f3e0:	2800      	cmp	r0, #0
 800f3e2:	dc03      	bgt.n	800f3ec <_dtoa_r+0xa9c>
 800f3e4:	d1e0      	bne.n	800f3a8 <_dtoa_r+0xa58>
 800f3e6:	f01a 0f01 	tst.w	sl, #1
 800f3ea:	d0dd      	beq.n	800f3a8 <_dtoa_r+0xa58>
 800f3ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f3f0:	d1d7      	bne.n	800f3a2 <_dtoa_r+0xa52>
 800f3f2:	2339      	movs	r3, #57	; 0x39
 800f3f4:	f88b 3000 	strb.w	r3, [fp]
 800f3f8:	462b      	mov	r3, r5
 800f3fa:	461d      	mov	r5, r3
 800f3fc:	3b01      	subs	r3, #1
 800f3fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f402:	2a39      	cmp	r2, #57	; 0x39
 800f404:	d071      	beq.n	800f4ea <_dtoa_r+0xb9a>
 800f406:	3201      	adds	r2, #1
 800f408:	701a      	strb	r2, [r3, #0]
 800f40a:	e746      	b.n	800f29a <_dtoa_r+0x94a>
 800f40c:	2a00      	cmp	r2, #0
 800f40e:	dd07      	ble.n	800f420 <_dtoa_r+0xad0>
 800f410:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f414:	d0ed      	beq.n	800f3f2 <_dtoa_r+0xaa2>
 800f416:	f10a 0301 	add.w	r3, sl, #1
 800f41a:	f88b 3000 	strb.w	r3, [fp]
 800f41e:	e73c      	b.n	800f29a <_dtoa_r+0x94a>
 800f420:	9b05      	ldr	r3, [sp, #20]
 800f422:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f426:	4599      	cmp	r9, r3
 800f428:	d047      	beq.n	800f4ba <_dtoa_r+0xb6a>
 800f42a:	ee18 1a10 	vmov	r1, s16
 800f42e:	2300      	movs	r3, #0
 800f430:	220a      	movs	r2, #10
 800f432:	4620      	mov	r0, r4
 800f434:	f000 f9e2 	bl	800f7fc <__multadd>
 800f438:	45b8      	cmp	r8, r7
 800f43a:	ee08 0a10 	vmov	s16, r0
 800f43e:	f04f 0300 	mov.w	r3, #0
 800f442:	f04f 020a 	mov.w	r2, #10
 800f446:	4641      	mov	r1, r8
 800f448:	4620      	mov	r0, r4
 800f44a:	d106      	bne.n	800f45a <_dtoa_r+0xb0a>
 800f44c:	f000 f9d6 	bl	800f7fc <__multadd>
 800f450:	4680      	mov	r8, r0
 800f452:	4607      	mov	r7, r0
 800f454:	f109 0901 	add.w	r9, r9, #1
 800f458:	e772      	b.n	800f340 <_dtoa_r+0x9f0>
 800f45a:	f000 f9cf 	bl	800f7fc <__multadd>
 800f45e:	4639      	mov	r1, r7
 800f460:	4680      	mov	r8, r0
 800f462:	2300      	movs	r3, #0
 800f464:	220a      	movs	r2, #10
 800f466:	4620      	mov	r0, r4
 800f468:	f000 f9c8 	bl	800f7fc <__multadd>
 800f46c:	4607      	mov	r7, r0
 800f46e:	e7f1      	b.n	800f454 <_dtoa_r+0xb04>
 800f470:	9b03      	ldr	r3, [sp, #12]
 800f472:	9302      	str	r3, [sp, #8]
 800f474:	9d01      	ldr	r5, [sp, #4]
 800f476:	ee18 0a10 	vmov	r0, s16
 800f47a:	4631      	mov	r1, r6
 800f47c:	f7ff f9da 	bl	800e834 <quorem>
 800f480:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f484:	9b01      	ldr	r3, [sp, #4]
 800f486:	f805 ab01 	strb.w	sl, [r5], #1
 800f48a:	1aea      	subs	r2, r5, r3
 800f48c:	9b02      	ldr	r3, [sp, #8]
 800f48e:	4293      	cmp	r3, r2
 800f490:	dd09      	ble.n	800f4a6 <_dtoa_r+0xb56>
 800f492:	ee18 1a10 	vmov	r1, s16
 800f496:	2300      	movs	r3, #0
 800f498:	220a      	movs	r2, #10
 800f49a:	4620      	mov	r0, r4
 800f49c:	f000 f9ae 	bl	800f7fc <__multadd>
 800f4a0:	ee08 0a10 	vmov	s16, r0
 800f4a4:	e7e7      	b.n	800f476 <_dtoa_r+0xb26>
 800f4a6:	9b02      	ldr	r3, [sp, #8]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	bfc8      	it	gt
 800f4ac:	461d      	movgt	r5, r3
 800f4ae:	9b01      	ldr	r3, [sp, #4]
 800f4b0:	bfd8      	it	le
 800f4b2:	2501      	movle	r5, #1
 800f4b4:	441d      	add	r5, r3
 800f4b6:	f04f 0800 	mov.w	r8, #0
 800f4ba:	ee18 1a10 	vmov	r1, s16
 800f4be:	2201      	movs	r2, #1
 800f4c0:	4620      	mov	r0, r4
 800f4c2:	f000 fb4b 	bl	800fb5c <__lshift>
 800f4c6:	4631      	mov	r1, r6
 800f4c8:	ee08 0a10 	vmov	s16, r0
 800f4cc:	f000 fbb6 	bl	800fc3c <__mcmp>
 800f4d0:	2800      	cmp	r0, #0
 800f4d2:	dc91      	bgt.n	800f3f8 <_dtoa_r+0xaa8>
 800f4d4:	d102      	bne.n	800f4dc <_dtoa_r+0xb8c>
 800f4d6:	f01a 0f01 	tst.w	sl, #1
 800f4da:	d18d      	bne.n	800f3f8 <_dtoa_r+0xaa8>
 800f4dc:	462b      	mov	r3, r5
 800f4de:	461d      	mov	r5, r3
 800f4e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4e4:	2a30      	cmp	r2, #48	; 0x30
 800f4e6:	d0fa      	beq.n	800f4de <_dtoa_r+0xb8e>
 800f4e8:	e6d7      	b.n	800f29a <_dtoa_r+0x94a>
 800f4ea:	9a01      	ldr	r2, [sp, #4]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d184      	bne.n	800f3fa <_dtoa_r+0xaaa>
 800f4f0:	9b00      	ldr	r3, [sp, #0]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	9300      	str	r3, [sp, #0]
 800f4f6:	2331      	movs	r3, #49	; 0x31
 800f4f8:	7013      	strb	r3, [r2, #0]
 800f4fa:	e6ce      	b.n	800f29a <_dtoa_r+0x94a>
 800f4fc:	4b09      	ldr	r3, [pc, #36]	; (800f524 <_dtoa_r+0xbd4>)
 800f4fe:	f7ff ba95 	b.w	800ea2c <_dtoa_r+0xdc>
 800f502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f504:	2b00      	cmp	r3, #0
 800f506:	f47f aa6e 	bne.w	800e9e6 <_dtoa_r+0x96>
 800f50a:	4b07      	ldr	r3, [pc, #28]	; (800f528 <_dtoa_r+0xbd8>)
 800f50c:	f7ff ba8e 	b.w	800ea2c <_dtoa_r+0xdc>
 800f510:	9b02      	ldr	r3, [sp, #8]
 800f512:	2b00      	cmp	r3, #0
 800f514:	dcae      	bgt.n	800f474 <_dtoa_r+0xb24>
 800f516:	9b06      	ldr	r3, [sp, #24]
 800f518:	2b02      	cmp	r3, #2
 800f51a:	f73f aea8 	bgt.w	800f26e <_dtoa_r+0x91e>
 800f51e:	e7a9      	b.n	800f474 <_dtoa_r+0xb24>
 800f520:	08010bc3 	.word	0x08010bc3
 800f524:	08010b20 	.word	0x08010b20
 800f528:	08010b44 	.word	0x08010b44

0800f52c <std>:
 800f52c:	2300      	movs	r3, #0
 800f52e:	b510      	push	{r4, lr}
 800f530:	4604      	mov	r4, r0
 800f532:	e9c0 3300 	strd	r3, r3, [r0]
 800f536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f53a:	6083      	str	r3, [r0, #8]
 800f53c:	8181      	strh	r1, [r0, #12]
 800f53e:	6643      	str	r3, [r0, #100]	; 0x64
 800f540:	81c2      	strh	r2, [r0, #14]
 800f542:	6183      	str	r3, [r0, #24]
 800f544:	4619      	mov	r1, r3
 800f546:	2208      	movs	r2, #8
 800f548:	305c      	adds	r0, #92	; 0x5c
 800f54a:	f7fe fcd3 	bl	800def4 <memset>
 800f54e:	4b05      	ldr	r3, [pc, #20]	; (800f564 <std+0x38>)
 800f550:	6263      	str	r3, [r4, #36]	; 0x24
 800f552:	4b05      	ldr	r3, [pc, #20]	; (800f568 <std+0x3c>)
 800f554:	62a3      	str	r3, [r4, #40]	; 0x28
 800f556:	4b05      	ldr	r3, [pc, #20]	; (800f56c <std+0x40>)
 800f558:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f55a:	4b05      	ldr	r3, [pc, #20]	; (800f570 <std+0x44>)
 800f55c:	6224      	str	r4, [r4, #32]
 800f55e:	6323      	str	r3, [r4, #48]	; 0x30
 800f560:	bd10      	pop	{r4, pc}
 800f562:	bf00      	nop
 800f564:	08010391 	.word	0x08010391
 800f568:	080103b3 	.word	0x080103b3
 800f56c:	080103eb 	.word	0x080103eb
 800f570:	0801040f 	.word	0x0801040f

0800f574 <_cleanup_r>:
 800f574:	4901      	ldr	r1, [pc, #4]	; (800f57c <_cleanup_r+0x8>)
 800f576:	f000 b8af 	b.w	800f6d8 <_fwalk_reent>
 800f57a:	bf00      	nop
 800f57c:	08010725 	.word	0x08010725

0800f580 <__sfmoreglue>:
 800f580:	b570      	push	{r4, r5, r6, lr}
 800f582:	2268      	movs	r2, #104	; 0x68
 800f584:	1e4d      	subs	r5, r1, #1
 800f586:	4355      	muls	r5, r2
 800f588:	460e      	mov	r6, r1
 800f58a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f58e:	f000 fcd9 	bl	800ff44 <_malloc_r>
 800f592:	4604      	mov	r4, r0
 800f594:	b140      	cbz	r0, 800f5a8 <__sfmoreglue+0x28>
 800f596:	2100      	movs	r1, #0
 800f598:	e9c0 1600 	strd	r1, r6, [r0]
 800f59c:	300c      	adds	r0, #12
 800f59e:	60a0      	str	r0, [r4, #8]
 800f5a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f5a4:	f7fe fca6 	bl	800def4 <memset>
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	bd70      	pop	{r4, r5, r6, pc}

0800f5ac <__sfp_lock_acquire>:
 800f5ac:	4801      	ldr	r0, [pc, #4]	; (800f5b4 <__sfp_lock_acquire+0x8>)
 800f5ae:	f000 b8b8 	b.w	800f722 <__retarget_lock_acquire_recursive>
 800f5b2:	bf00      	nop
 800f5b4:	20004bf5 	.word	0x20004bf5

0800f5b8 <__sfp_lock_release>:
 800f5b8:	4801      	ldr	r0, [pc, #4]	; (800f5c0 <__sfp_lock_release+0x8>)
 800f5ba:	f000 b8b3 	b.w	800f724 <__retarget_lock_release_recursive>
 800f5be:	bf00      	nop
 800f5c0:	20004bf5 	.word	0x20004bf5

0800f5c4 <__sinit_lock_acquire>:
 800f5c4:	4801      	ldr	r0, [pc, #4]	; (800f5cc <__sinit_lock_acquire+0x8>)
 800f5c6:	f000 b8ac 	b.w	800f722 <__retarget_lock_acquire_recursive>
 800f5ca:	bf00      	nop
 800f5cc:	20004bf6 	.word	0x20004bf6

0800f5d0 <__sinit_lock_release>:
 800f5d0:	4801      	ldr	r0, [pc, #4]	; (800f5d8 <__sinit_lock_release+0x8>)
 800f5d2:	f000 b8a7 	b.w	800f724 <__retarget_lock_release_recursive>
 800f5d6:	bf00      	nop
 800f5d8:	20004bf6 	.word	0x20004bf6

0800f5dc <__sinit>:
 800f5dc:	b510      	push	{r4, lr}
 800f5de:	4604      	mov	r4, r0
 800f5e0:	f7ff fff0 	bl	800f5c4 <__sinit_lock_acquire>
 800f5e4:	69a3      	ldr	r3, [r4, #24]
 800f5e6:	b11b      	cbz	r3, 800f5f0 <__sinit+0x14>
 800f5e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5ec:	f7ff bff0 	b.w	800f5d0 <__sinit_lock_release>
 800f5f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f5f4:	6523      	str	r3, [r4, #80]	; 0x50
 800f5f6:	4b13      	ldr	r3, [pc, #76]	; (800f644 <__sinit+0x68>)
 800f5f8:	4a13      	ldr	r2, [pc, #76]	; (800f648 <__sinit+0x6c>)
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	62a2      	str	r2, [r4, #40]	; 0x28
 800f5fe:	42a3      	cmp	r3, r4
 800f600:	bf04      	itt	eq
 800f602:	2301      	moveq	r3, #1
 800f604:	61a3      	streq	r3, [r4, #24]
 800f606:	4620      	mov	r0, r4
 800f608:	f000 f820 	bl	800f64c <__sfp>
 800f60c:	6060      	str	r0, [r4, #4]
 800f60e:	4620      	mov	r0, r4
 800f610:	f000 f81c 	bl	800f64c <__sfp>
 800f614:	60a0      	str	r0, [r4, #8]
 800f616:	4620      	mov	r0, r4
 800f618:	f000 f818 	bl	800f64c <__sfp>
 800f61c:	2200      	movs	r2, #0
 800f61e:	60e0      	str	r0, [r4, #12]
 800f620:	2104      	movs	r1, #4
 800f622:	6860      	ldr	r0, [r4, #4]
 800f624:	f7ff ff82 	bl	800f52c <std>
 800f628:	68a0      	ldr	r0, [r4, #8]
 800f62a:	2201      	movs	r2, #1
 800f62c:	2109      	movs	r1, #9
 800f62e:	f7ff ff7d 	bl	800f52c <std>
 800f632:	68e0      	ldr	r0, [r4, #12]
 800f634:	2202      	movs	r2, #2
 800f636:	2112      	movs	r1, #18
 800f638:	f7ff ff78 	bl	800f52c <std>
 800f63c:	2301      	movs	r3, #1
 800f63e:	61a3      	str	r3, [r4, #24]
 800f640:	e7d2      	b.n	800f5e8 <__sinit+0xc>
 800f642:	bf00      	nop
 800f644:	08010b0c 	.word	0x08010b0c
 800f648:	0800f575 	.word	0x0800f575

0800f64c <__sfp>:
 800f64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f64e:	4607      	mov	r7, r0
 800f650:	f7ff ffac 	bl	800f5ac <__sfp_lock_acquire>
 800f654:	4b1e      	ldr	r3, [pc, #120]	; (800f6d0 <__sfp+0x84>)
 800f656:	681e      	ldr	r6, [r3, #0]
 800f658:	69b3      	ldr	r3, [r6, #24]
 800f65a:	b913      	cbnz	r3, 800f662 <__sfp+0x16>
 800f65c:	4630      	mov	r0, r6
 800f65e:	f7ff ffbd 	bl	800f5dc <__sinit>
 800f662:	3648      	adds	r6, #72	; 0x48
 800f664:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f668:	3b01      	subs	r3, #1
 800f66a:	d503      	bpl.n	800f674 <__sfp+0x28>
 800f66c:	6833      	ldr	r3, [r6, #0]
 800f66e:	b30b      	cbz	r3, 800f6b4 <__sfp+0x68>
 800f670:	6836      	ldr	r6, [r6, #0]
 800f672:	e7f7      	b.n	800f664 <__sfp+0x18>
 800f674:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f678:	b9d5      	cbnz	r5, 800f6b0 <__sfp+0x64>
 800f67a:	4b16      	ldr	r3, [pc, #88]	; (800f6d4 <__sfp+0x88>)
 800f67c:	60e3      	str	r3, [r4, #12]
 800f67e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f682:	6665      	str	r5, [r4, #100]	; 0x64
 800f684:	f000 f84c 	bl	800f720 <__retarget_lock_init_recursive>
 800f688:	f7ff ff96 	bl	800f5b8 <__sfp_lock_release>
 800f68c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f690:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f694:	6025      	str	r5, [r4, #0]
 800f696:	61a5      	str	r5, [r4, #24]
 800f698:	2208      	movs	r2, #8
 800f69a:	4629      	mov	r1, r5
 800f69c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f6a0:	f7fe fc28 	bl	800def4 <memset>
 800f6a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f6a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f6ac:	4620      	mov	r0, r4
 800f6ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6b0:	3468      	adds	r4, #104	; 0x68
 800f6b2:	e7d9      	b.n	800f668 <__sfp+0x1c>
 800f6b4:	2104      	movs	r1, #4
 800f6b6:	4638      	mov	r0, r7
 800f6b8:	f7ff ff62 	bl	800f580 <__sfmoreglue>
 800f6bc:	4604      	mov	r4, r0
 800f6be:	6030      	str	r0, [r6, #0]
 800f6c0:	2800      	cmp	r0, #0
 800f6c2:	d1d5      	bne.n	800f670 <__sfp+0x24>
 800f6c4:	f7ff ff78 	bl	800f5b8 <__sfp_lock_release>
 800f6c8:	230c      	movs	r3, #12
 800f6ca:	603b      	str	r3, [r7, #0]
 800f6cc:	e7ee      	b.n	800f6ac <__sfp+0x60>
 800f6ce:	bf00      	nop
 800f6d0:	08010b0c 	.word	0x08010b0c
 800f6d4:	ffff0001 	.word	0xffff0001

0800f6d8 <_fwalk_reent>:
 800f6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6dc:	4606      	mov	r6, r0
 800f6de:	4688      	mov	r8, r1
 800f6e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f6e4:	2700      	movs	r7, #0
 800f6e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f6ea:	f1b9 0901 	subs.w	r9, r9, #1
 800f6ee:	d505      	bpl.n	800f6fc <_fwalk_reent+0x24>
 800f6f0:	6824      	ldr	r4, [r4, #0]
 800f6f2:	2c00      	cmp	r4, #0
 800f6f4:	d1f7      	bne.n	800f6e6 <_fwalk_reent+0xe>
 800f6f6:	4638      	mov	r0, r7
 800f6f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6fc:	89ab      	ldrh	r3, [r5, #12]
 800f6fe:	2b01      	cmp	r3, #1
 800f700:	d907      	bls.n	800f712 <_fwalk_reent+0x3a>
 800f702:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f706:	3301      	adds	r3, #1
 800f708:	d003      	beq.n	800f712 <_fwalk_reent+0x3a>
 800f70a:	4629      	mov	r1, r5
 800f70c:	4630      	mov	r0, r6
 800f70e:	47c0      	blx	r8
 800f710:	4307      	orrs	r7, r0
 800f712:	3568      	adds	r5, #104	; 0x68
 800f714:	e7e9      	b.n	800f6ea <_fwalk_reent+0x12>
	...

0800f718 <_localeconv_r>:
 800f718:	4800      	ldr	r0, [pc, #0]	; (800f71c <_localeconv_r+0x4>)
 800f71a:	4770      	bx	lr
 800f71c:	200029ac 	.word	0x200029ac

0800f720 <__retarget_lock_init_recursive>:
 800f720:	4770      	bx	lr

0800f722 <__retarget_lock_acquire_recursive>:
 800f722:	4770      	bx	lr

0800f724 <__retarget_lock_release_recursive>:
 800f724:	4770      	bx	lr
	...

0800f728 <malloc>:
 800f728:	4b02      	ldr	r3, [pc, #8]	; (800f734 <malloc+0xc>)
 800f72a:	4601      	mov	r1, r0
 800f72c:	6818      	ldr	r0, [r3, #0]
 800f72e:	f000 bc09 	b.w	800ff44 <_malloc_r>
 800f732:	bf00      	nop
 800f734:	20002858 	.word	0x20002858

0800f738 <_Balloc>:
 800f738:	b570      	push	{r4, r5, r6, lr}
 800f73a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f73c:	4604      	mov	r4, r0
 800f73e:	460d      	mov	r5, r1
 800f740:	b976      	cbnz	r6, 800f760 <_Balloc+0x28>
 800f742:	2010      	movs	r0, #16
 800f744:	f7ff fff0 	bl	800f728 <malloc>
 800f748:	4602      	mov	r2, r0
 800f74a:	6260      	str	r0, [r4, #36]	; 0x24
 800f74c:	b920      	cbnz	r0, 800f758 <_Balloc+0x20>
 800f74e:	4b18      	ldr	r3, [pc, #96]	; (800f7b0 <_Balloc+0x78>)
 800f750:	4818      	ldr	r0, [pc, #96]	; (800f7b4 <_Balloc+0x7c>)
 800f752:	2166      	movs	r1, #102	; 0x66
 800f754:	f000 ff32 	bl	80105bc <__assert_func>
 800f758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f75c:	6006      	str	r6, [r0, #0]
 800f75e:	60c6      	str	r6, [r0, #12]
 800f760:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f762:	68f3      	ldr	r3, [r6, #12]
 800f764:	b183      	cbz	r3, 800f788 <_Balloc+0x50>
 800f766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f768:	68db      	ldr	r3, [r3, #12]
 800f76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f76e:	b9b8      	cbnz	r0, 800f7a0 <_Balloc+0x68>
 800f770:	2101      	movs	r1, #1
 800f772:	fa01 f605 	lsl.w	r6, r1, r5
 800f776:	1d72      	adds	r2, r6, #5
 800f778:	0092      	lsls	r2, r2, #2
 800f77a:	4620      	mov	r0, r4
 800f77c:	f000 fb60 	bl	800fe40 <_calloc_r>
 800f780:	b160      	cbz	r0, 800f79c <_Balloc+0x64>
 800f782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f786:	e00e      	b.n	800f7a6 <_Balloc+0x6e>
 800f788:	2221      	movs	r2, #33	; 0x21
 800f78a:	2104      	movs	r1, #4
 800f78c:	4620      	mov	r0, r4
 800f78e:	f000 fb57 	bl	800fe40 <_calloc_r>
 800f792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f794:	60f0      	str	r0, [r6, #12]
 800f796:	68db      	ldr	r3, [r3, #12]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d1e4      	bne.n	800f766 <_Balloc+0x2e>
 800f79c:	2000      	movs	r0, #0
 800f79e:	bd70      	pop	{r4, r5, r6, pc}
 800f7a0:	6802      	ldr	r2, [r0, #0]
 800f7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7ac:	e7f7      	b.n	800f79e <_Balloc+0x66>
 800f7ae:	bf00      	nop
 800f7b0:	08010b51 	.word	0x08010b51
 800f7b4:	08010c34 	.word	0x08010c34

0800f7b8 <_Bfree>:
 800f7b8:	b570      	push	{r4, r5, r6, lr}
 800f7ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f7bc:	4605      	mov	r5, r0
 800f7be:	460c      	mov	r4, r1
 800f7c0:	b976      	cbnz	r6, 800f7e0 <_Bfree+0x28>
 800f7c2:	2010      	movs	r0, #16
 800f7c4:	f7ff ffb0 	bl	800f728 <malloc>
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	6268      	str	r0, [r5, #36]	; 0x24
 800f7cc:	b920      	cbnz	r0, 800f7d8 <_Bfree+0x20>
 800f7ce:	4b09      	ldr	r3, [pc, #36]	; (800f7f4 <_Bfree+0x3c>)
 800f7d0:	4809      	ldr	r0, [pc, #36]	; (800f7f8 <_Bfree+0x40>)
 800f7d2:	218a      	movs	r1, #138	; 0x8a
 800f7d4:	f000 fef2 	bl	80105bc <__assert_func>
 800f7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7dc:	6006      	str	r6, [r0, #0]
 800f7de:	60c6      	str	r6, [r0, #12]
 800f7e0:	b13c      	cbz	r4, 800f7f2 <_Bfree+0x3a>
 800f7e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f7e4:	6862      	ldr	r2, [r4, #4]
 800f7e6:	68db      	ldr	r3, [r3, #12]
 800f7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f7ec:	6021      	str	r1, [r4, #0]
 800f7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f7f2:	bd70      	pop	{r4, r5, r6, pc}
 800f7f4:	08010b51 	.word	0x08010b51
 800f7f8:	08010c34 	.word	0x08010c34

0800f7fc <__multadd>:
 800f7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f800:	690d      	ldr	r5, [r1, #16]
 800f802:	4607      	mov	r7, r0
 800f804:	460c      	mov	r4, r1
 800f806:	461e      	mov	r6, r3
 800f808:	f101 0c14 	add.w	ip, r1, #20
 800f80c:	2000      	movs	r0, #0
 800f80e:	f8dc 3000 	ldr.w	r3, [ip]
 800f812:	b299      	uxth	r1, r3
 800f814:	fb02 6101 	mla	r1, r2, r1, r6
 800f818:	0c1e      	lsrs	r6, r3, #16
 800f81a:	0c0b      	lsrs	r3, r1, #16
 800f81c:	fb02 3306 	mla	r3, r2, r6, r3
 800f820:	b289      	uxth	r1, r1
 800f822:	3001      	adds	r0, #1
 800f824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f828:	4285      	cmp	r5, r0
 800f82a:	f84c 1b04 	str.w	r1, [ip], #4
 800f82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f832:	dcec      	bgt.n	800f80e <__multadd+0x12>
 800f834:	b30e      	cbz	r6, 800f87a <__multadd+0x7e>
 800f836:	68a3      	ldr	r3, [r4, #8]
 800f838:	42ab      	cmp	r3, r5
 800f83a:	dc19      	bgt.n	800f870 <__multadd+0x74>
 800f83c:	6861      	ldr	r1, [r4, #4]
 800f83e:	4638      	mov	r0, r7
 800f840:	3101      	adds	r1, #1
 800f842:	f7ff ff79 	bl	800f738 <_Balloc>
 800f846:	4680      	mov	r8, r0
 800f848:	b928      	cbnz	r0, 800f856 <__multadd+0x5a>
 800f84a:	4602      	mov	r2, r0
 800f84c:	4b0c      	ldr	r3, [pc, #48]	; (800f880 <__multadd+0x84>)
 800f84e:	480d      	ldr	r0, [pc, #52]	; (800f884 <__multadd+0x88>)
 800f850:	21b5      	movs	r1, #181	; 0xb5
 800f852:	f000 feb3 	bl	80105bc <__assert_func>
 800f856:	6922      	ldr	r2, [r4, #16]
 800f858:	3202      	adds	r2, #2
 800f85a:	f104 010c 	add.w	r1, r4, #12
 800f85e:	0092      	lsls	r2, r2, #2
 800f860:	300c      	adds	r0, #12
 800f862:	f7fe fb39 	bl	800ded8 <memcpy>
 800f866:	4621      	mov	r1, r4
 800f868:	4638      	mov	r0, r7
 800f86a:	f7ff ffa5 	bl	800f7b8 <_Bfree>
 800f86e:	4644      	mov	r4, r8
 800f870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f874:	3501      	adds	r5, #1
 800f876:	615e      	str	r6, [r3, #20]
 800f878:	6125      	str	r5, [r4, #16]
 800f87a:	4620      	mov	r0, r4
 800f87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f880:	08010bc3 	.word	0x08010bc3
 800f884:	08010c34 	.word	0x08010c34

0800f888 <__hi0bits>:
 800f888:	0c03      	lsrs	r3, r0, #16
 800f88a:	041b      	lsls	r3, r3, #16
 800f88c:	b9d3      	cbnz	r3, 800f8c4 <__hi0bits+0x3c>
 800f88e:	0400      	lsls	r0, r0, #16
 800f890:	2310      	movs	r3, #16
 800f892:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f896:	bf04      	itt	eq
 800f898:	0200      	lsleq	r0, r0, #8
 800f89a:	3308      	addeq	r3, #8
 800f89c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f8a0:	bf04      	itt	eq
 800f8a2:	0100      	lsleq	r0, r0, #4
 800f8a4:	3304      	addeq	r3, #4
 800f8a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f8aa:	bf04      	itt	eq
 800f8ac:	0080      	lsleq	r0, r0, #2
 800f8ae:	3302      	addeq	r3, #2
 800f8b0:	2800      	cmp	r0, #0
 800f8b2:	db05      	blt.n	800f8c0 <__hi0bits+0x38>
 800f8b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f8b8:	f103 0301 	add.w	r3, r3, #1
 800f8bc:	bf08      	it	eq
 800f8be:	2320      	moveq	r3, #32
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	4770      	bx	lr
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	e7e4      	b.n	800f892 <__hi0bits+0xa>

0800f8c8 <__lo0bits>:
 800f8c8:	6803      	ldr	r3, [r0, #0]
 800f8ca:	f013 0207 	ands.w	r2, r3, #7
 800f8ce:	4601      	mov	r1, r0
 800f8d0:	d00b      	beq.n	800f8ea <__lo0bits+0x22>
 800f8d2:	07da      	lsls	r2, r3, #31
 800f8d4:	d423      	bmi.n	800f91e <__lo0bits+0x56>
 800f8d6:	0798      	lsls	r0, r3, #30
 800f8d8:	bf49      	itett	mi
 800f8da:	085b      	lsrmi	r3, r3, #1
 800f8dc:	089b      	lsrpl	r3, r3, #2
 800f8de:	2001      	movmi	r0, #1
 800f8e0:	600b      	strmi	r3, [r1, #0]
 800f8e2:	bf5c      	itt	pl
 800f8e4:	600b      	strpl	r3, [r1, #0]
 800f8e6:	2002      	movpl	r0, #2
 800f8e8:	4770      	bx	lr
 800f8ea:	b298      	uxth	r0, r3
 800f8ec:	b9a8      	cbnz	r0, 800f91a <__lo0bits+0x52>
 800f8ee:	0c1b      	lsrs	r3, r3, #16
 800f8f0:	2010      	movs	r0, #16
 800f8f2:	b2da      	uxtb	r2, r3
 800f8f4:	b90a      	cbnz	r2, 800f8fa <__lo0bits+0x32>
 800f8f6:	3008      	adds	r0, #8
 800f8f8:	0a1b      	lsrs	r3, r3, #8
 800f8fa:	071a      	lsls	r2, r3, #28
 800f8fc:	bf04      	itt	eq
 800f8fe:	091b      	lsreq	r3, r3, #4
 800f900:	3004      	addeq	r0, #4
 800f902:	079a      	lsls	r2, r3, #30
 800f904:	bf04      	itt	eq
 800f906:	089b      	lsreq	r3, r3, #2
 800f908:	3002      	addeq	r0, #2
 800f90a:	07da      	lsls	r2, r3, #31
 800f90c:	d403      	bmi.n	800f916 <__lo0bits+0x4e>
 800f90e:	085b      	lsrs	r3, r3, #1
 800f910:	f100 0001 	add.w	r0, r0, #1
 800f914:	d005      	beq.n	800f922 <__lo0bits+0x5a>
 800f916:	600b      	str	r3, [r1, #0]
 800f918:	4770      	bx	lr
 800f91a:	4610      	mov	r0, r2
 800f91c:	e7e9      	b.n	800f8f2 <__lo0bits+0x2a>
 800f91e:	2000      	movs	r0, #0
 800f920:	4770      	bx	lr
 800f922:	2020      	movs	r0, #32
 800f924:	4770      	bx	lr
	...

0800f928 <__i2b>:
 800f928:	b510      	push	{r4, lr}
 800f92a:	460c      	mov	r4, r1
 800f92c:	2101      	movs	r1, #1
 800f92e:	f7ff ff03 	bl	800f738 <_Balloc>
 800f932:	4602      	mov	r2, r0
 800f934:	b928      	cbnz	r0, 800f942 <__i2b+0x1a>
 800f936:	4b05      	ldr	r3, [pc, #20]	; (800f94c <__i2b+0x24>)
 800f938:	4805      	ldr	r0, [pc, #20]	; (800f950 <__i2b+0x28>)
 800f93a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f93e:	f000 fe3d 	bl	80105bc <__assert_func>
 800f942:	2301      	movs	r3, #1
 800f944:	6144      	str	r4, [r0, #20]
 800f946:	6103      	str	r3, [r0, #16]
 800f948:	bd10      	pop	{r4, pc}
 800f94a:	bf00      	nop
 800f94c:	08010bc3 	.word	0x08010bc3
 800f950:	08010c34 	.word	0x08010c34

0800f954 <__multiply>:
 800f954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f958:	4691      	mov	r9, r2
 800f95a:	690a      	ldr	r2, [r1, #16]
 800f95c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f960:	429a      	cmp	r2, r3
 800f962:	bfb8      	it	lt
 800f964:	460b      	movlt	r3, r1
 800f966:	460c      	mov	r4, r1
 800f968:	bfbc      	itt	lt
 800f96a:	464c      	movlt	r4, r9
 800f96c:	4699      	movlt	r9, r3
 800f96e:	6927      	ldr	r7, [r4, #16]
 800f970:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f974:	68a3      	ldr	r3, [r4, #8]
 800f976:	6861      	ldr	r1, [r4, #4]
 800f978:	eb07 060a 	add.w	r6, r7, sl
 800f97c:	42b3      	cmp	r3, r6
 800f97e:	b085      	sub	sp, #20
 800f980:	bfb8      	it	lt
 800f982:	3101      	addlt	r1, #1
 800f984:	f7ff fed8 	bl	800f738 <_Balloc>
 800f988:	b930      	cbnz	r0, 800f998 <__multiply+0x44>
 800f98a:	4602      	mov	r2, r0
 800f98c:	4b44      	ldr	r3, [pc, #272]	; (800faa0 <__multiply+0x14c>)
 800f98e:	4845      	ldr	r0, [pc, #276]	; (800faa4 <__multiply+0x150>)
 800f990:	f240 115d 	movw	r1, #349	; 0x15d
 800f994:	f000 fe12 	bl	80105bc <__assert_func>
 800f998:	f100 0514 	add.w	r5, r0, #20
 800f99c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f9a0:	462b      	mov	r3, r5
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	4543      	cmp	r3, r8
 800f9a6:	d321      	bcc.n	800f9ec <__multiply+0x98>
 800f9a8:	f104 0314 	add.w	r3, r4, #20
 800f9ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f9b0:	f109 0314 	add.w	r3, r9, #20
 800f9b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f9b8:	9202      	str	r2, [sp, #8]
 800f9ba:	1b3a      	subs	r2, r7, r4
 800f9bc:	3a15      	subs	r2, #21
 800f9be:	f022 0203 	bic.w	r2, r2, #3
 800f9c2:	3204      	adds	r2, #4
 800f9c4:	f104 0115 	add.w	r1, r4, #21
 800f9c8:	428f      	cmp	r7, r1
 800f9ca:	bf38      	it	cc
 800f9cc:	2204      	movcc	r2, #4
 800f9ce:	9201      	str	r2, [sp, #4]
 800f9d0:	9a02      	ldr	r2, [sp, #8]
 800f9d2:	9303      	str	r3, [sp, #12]
 800f9d4:	429a      	cmp	r2, r3
 800f9d6:	d80c      	bhi.n	800f9f2 <__multiply+0x9e>
 800f9d8:	2e00      	cmp	r6, #0
 800f9da:	dd03      	ble.n	800f9e4 <__multiply+0x90>
 800f9dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d05a      	beq.n	800fa9a <__multiply+0x146>
 800f9e4:	6106      	str	r6, [r0, #16]
 800f9e6:	b005      	add	sp, #20
 800f9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ec:	f843 2b04 	str.w	r2, [r3], #4
 800f9f0:	e7d8      	b.n	800f9a4 <__multiply+0x50>
 800f9f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800f9f6:	f1ba 0f00 	cmp.w	sl, #0
 800f9fa:	d024      	beq.n	800fa46 <__multiply+0xf2>
 800f9fc:	f104 0e14 	add.w	lr, r4, #20
 800fa00:	46a9      	mov	r9, r5
 800fa02:	f04f 0c00 	mov.w	ip, #0
 800fa06:	f85e 2b04 	ldr.w	r2, [lr], #4
 800fa0a:	f8d9 1000 	ldr.w	r1, [r9]
 800fa0e:	fa1f fb82 	uxth.w	fp, r2
 800fa12:	b289      	uxth	r1, r1
 800fa14:	fb0a 110b 	mla	r1, sl, fp, r1
 800fa18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fa1c:	f8d9 2000 	ldr.w	r2, [r9]
 800fa20:	4461      	add	r1, ip
 800fa22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fa26:	fb0a c20b 	mla	r2, sl, fp, ip
 800fa2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fa2e:	b289      	uxth	r1, r1
 800fa30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fa34:	4577      	cmp	r7, lr
 800fa36:	f849 1b04 	str.w	r1, [r9], #4
 800fa3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fa3e:	d8e2      	bhi.n	800fa06 <__multiply+0xb2>
 800fa40:	9a01      	ldr	r2, [sp, #4]
 800fa42:	f845 c002 	str.w	ip, [r5, r2]
 800fa46:	9a03      	ldr	r2, [sp, #12]
 800fa48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fa4c:	3304      	adds	r3, #4
 800fa4e:	f1b9 0f00 	cmp.w	r9, #0
 800fa52:	d020      	beq.n	800fa96 <__multiply+0x142>
 800fa54:	6829      	ldr	r1, [r5, #0]
 800fa56:	f104 0c14 	add.w	ip, r4, #20
 800fa5a:	46ae      	mov	lr, r5
 800fa5c:	f04f 0a00 	mov.w	sl, #0
 800fa60:	f8bc b000 	ldrh.w	fp, [ip]
 800fa64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fa68:	fb09 220b 	mla	r2, r9, fp, r2
 800fa6c:	4492      	add	sl, r2
 800fa6e:	b289      	uxth	r1, r1
 800fa70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800fa74:	f84e 1b04 	str.w	r1, [lr], #4
 800fa78:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fa7c:	f8be 1000 	ldrh.w	r1, [lr]
 800fa80:	0c12      	lsrs	r2, r2, #16
 800fa82:	fb09 1102 	mla	r1, r9, r2, r1
 800fa86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800fa8a:	4567      	cmp	r7, ip
 800fa8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fa90:	d8e6      	bhi.n	800fa60 <__multiply+0x10c>
 800fa92:	9a01      	ldr	r2, [sp, #4]
 800fa94:	50a9      	str	r1, [r5, r2]
 800fa96:	3504      	adds	r5, #4
 800fa98:	e79a      	b.n	800f9d0 <__multiply+0x7c>
 800fa9a:	3e01      	subs	r6, #1
 800fa9c:	e79c      	b.n	800f9d8 <__multiply+0x84>
 800fa9e:	bf00      	nop
 800faa0:	08010bc3 	.word	0x08010bc3
 800faa4:	08010c34 	.word	0x08010c34

0800faa8 <__pow5mult>:
 800faa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800faac:	4615      	mov	r5, r2
 800faae:	f012 0203 	ands.w	r2, r2, #3
 800fab2:	4606      	mov	r6, r0
 800fab4:	460f      	mov	r7, r1
 800fab6:	d007      	beq.n	800fac8 <__pow5mult+0x20>
 800fab8:	4c25      	ldr	r4, [pc, #148]	; (800fb50 <__pow5mult+0xa8>)
 800faba:	3a01      	subs	r2, #1
 800fabc:	2300      	movs	r3, #0
 800fabe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fac2:	f7ff fe9b 	bl	800f7fc <__multadd>
 800fac6:	4607      	mov	r7, r0
 800fac8:	10ad      	asrs	r5, r5, #2
 800faca:	d03d      	beq.n	800fb48 <__pow5mult+0xa0>
 800facc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800face:	b97c      	cbnz	r4, 800faf0 <__pow5mult+0x48>
 800fad0:	2010      	movs	r0, #16
 800fad2:	f7ff fe29 	bl	800f728 <malloc>
 800fad6:	4602      	mov	r2, r0
 800fad8:	6270      	str	r0, [r6, #36]	; 0x24
 800fada:	b928      	cbnz	r0, 800fae8 <__pow5mult+0x40>
 800fadc:	4b1d      	ldr	r3, [pc, #116]	; (800fb54 <__pow5mult+0xac>)
 800fade:	481e      	ldr	r0, [pc, #120]	; (800fb58 <__pow5mult+0xb0>)
 800fae0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800fae4:	f000 fd6a 	bl	80105bc <__assert_func>
 800fae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800faec:	6004      	str	r4, [r0, #0]
 800faee:	60c4      	str	r4, [r0, #12]
 800faf0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800faf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800faf8:	b94c      	cbnz	r4, 800fb0e <__pow5mult+0x66>
 800fafa:	f240 2171 	movw	r1, #625	; 0x271
 800fafe:	4630      	mov	r0, r6
 800fb00:	f7ff ff12 	bl	800f928 <__i2b>
 800fb04:	2300      	movs	r3, #0
 800fb06:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb0a:	4604      	mov	r4, r0
 800fb0c:	6003      	str	r3, [r0, #0]
 800fb0e:	f04f 0900 	mov.w	r9, #0
 800fb12:	07eb      	lsls	r3, r5, #31
 800fb14:	d50a      	bpl.n	800fb2c <__pow5mult+0x84>
 800fb16:	4639      	mov	r1, r7
 800fb18:	4622      	mov	r2, r4
 800fb1a:	4630      	mov	r0, r6
 800fb1c:	f7ff ff1a 	bl	800f954 <__multiply>
 800fb20:	4639      	mov	r1, r7
 800fb22:	4680      	mov	r8, r0
 800fb24:	4630      	mov	r0, r6
 800fb26:	f7ff fe47 	bl	800f7b8 <_Bfree>
 800fb2a:	4647      	mov	r7, r8
 800fb2c:	106d      	asrs	r5, r5, #1
 800fb2e:	d00b      	beq.n	800fb48 <__pow5mult+0xa0>
 800fb30:	6820      	ldr	r0, [r4, #0]
 800fb32:	b938      	cbnz	r0, 800fb44 <__pow5mult+0x9c>
 800fb34:	4622      	mov	r2, r4
 800fb36:	4621      	mov	r1, r4
 800fb38:	4630      	mov	r0, r6
 800fb3a:	f7ff ff0b 	bl	800f954 <__multiply>
 800fb3e:	6020      	str	r0, [r4, #0]
 800fb40:	f8c0 9000 	str.w	r9, [r0]
 800fb44:	4604      	mov	r4, r0
 800fb46:	e7e4      	b.n	800fb12 <__pow5mult+0x6a>
 800fb48:	4638      	mov	r0, r7
 800fb4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb4e:	bf00      	nop
 800fb50:	08010d80 	.word	0x08010d80
 800fb54:	08010b51 	.word	0x08010b51
 800fb58:	08010c34 	.word	0x08010c34

0800fb5c <__lshift>:
 800fb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb60:	460c      	mov	r4, r1
 800fb62:	6849      	ldr	r1, [r1, #4]
 800fb64:	6923      	ldr	r3, [r4, #16]
 800fb66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb6a:	68a3      	ldr	r3, [r4, #8]
 800fb6c:	4607      	mov	r7, r0
 800fb6e:	4691      	mov	r9, r2
 800fb70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb74:	f108 0601 	add.w	r6, r8, #1
 800fb78:	42b3      	cmp	r3, r6
 800fb7a:	db0b      	blt.n	800fb94 <__lshift+0x38>
 800fb7c:	4638      	mov	r0, r7
 800fb7e:	f7ff fddb 	bl	800f738 <_Balloc>
 800fb82:	4605      	mov	r5, r0
 800fb84:	b948      	cbnz	r0, 800fb9a <__lshift+0x3e>
 800fb86:	4602      	mov	r2, r0
 800fb88:	4b2a      	ldr	r3, [pc, #168]	; (800fc34 <__lshift+0xd8>)
 800fb8a:	482b      	ldr	r0, [pc, #172]	; (800fc38 <__lshift+0xdc>)
 800fb8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fb90:	f000 fd14 	bl	80105bc <__assert_func>
 800fb94:	3101      	adds	r1, #1
 800fb96:	005b      	lsls	r3, r3, #1
 800fb98:	e7ee      	b.n	800fb78 <__lshift+0x1c>
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	f100 0114 	add.w	r1, r0, #20
 800fba0:	f100 0210 	add.w	r2, r0, #16
 800fba4:	4618      	mov	r0, r3
 800fba6:	4553      	cmp	r3, sl
 800fba8:	db37      	blt.n	800fc1a <__lshift+0xbe>
 800fbaa:	6920      	ldr	r0, [r4, #16]
 800fbac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fbb0:	f104 0314 	add.w	r3, r4, #20
 800fbb4:	f019 091f 	ands.w	r9, r9, #31
 800fbb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fbbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800fbc0:	d02f      	beq.n	800fc22 <__lshift+0xc6>
 800fbc2:	f1c9 0e20 	rsb	lr, r9, #32
 800fbc6:	468a      	mov	sl, r1
 800fbc8:	f04f 0c00 	mov.w	ip, #0
 800fbcc:	681a      	ldr	r2, [r3, #0]
 800fbce:	fa02 f209 	lsl.w	r2, r2, r9
 800fbd2:	ea42 020c 	orr.w	r2, r2, ip
 800fbd6:	f84a 2b04 	str.w	r2, [sl], #4
 800fbda:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbde:	4298      	cmp	r0, r3
 800fbe0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800fbe4:	d8f2      	bhi.n	800fbcc <__lshift+0x70>
 800fbe6:	1b03      	subs	r3, r0, r4
 800fbe8:	3b15      	subs	r3, #21
 800fbea:	f023 0303 	bic.w	r3, r3, #3
 800fbee:	3304      	adds	r3, #4
 800fbf0:	f104 0215 	add.w	r2, r4, #21
 800fbf4:	4290      	cmp	r0, r2
 800fbf6:	bf38      	it	cc
 800fbf8:	2304      	movcc	r3, #4
 800fbfa:	f841 c003 	str.w	ip, [r1, r3]
 800fbfe:	f1bc 0f00 	cmp.w	ip, #0
 800fc02:	d001      	beq.n	800fc08 <__lshift+0xac>
 800fc04:	f108 0602 	add.w	r6, r8, #2
 800fc08:	3e01      	subs	r6, #1
 800fc0a:	4638      	mov	r0, r7
 800fc0c:	612e      	str	r6, [r5, #16]
 800fc0e:	4621      	mov	r1, r4
 800fc10:	f7ff fdd2 	bl	800f7b8 <_Bfree>
 800fc14:	4628      	mov	r0, r5
 800fc16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fc1e:	3301      	adds	r3, #1
 800fc20:	e7c1      	b.n	800fba6 <__lshift+0x4a>
 800fc22:	3904      	subs	r1, #4
 800fc24:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc28:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc2c:	4298      	cmp	r0, r3
 800fc2e:	d8f9      	bhi.n	800fc24 <__lshift+0xc8>
 800fc30:	e7ea      	b.n	800fc08 <__lshift+0xac>
 800fc32:	bf00      	nop
 800fc34:	08010bc3 	.word	0x08010bc3
 800fc38:	08010c34 	.word	0x08010c34

0800fc3c <__mcmp>:
 800fc3c:	b530      	push	{r4, r5, lr}
 800fc3e:	6902      	ldr	r2, [r0, #16]
 800fc40:	690c      	ldr	r4, [r1, #16]
 800fc42:	1b12      	subs	r2, r2, r4
 800fc44:	d10e      	bne.n	800fc64 <__mcmp+0x28>
 800fc46:	f100 0314 	add.w	r3, r0, #20
 800fc4a:	3114      	adds	r1, #20
 800fc4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fc50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fc54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fc58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fc5c:	42a5      	cmp	r5, r4
 800fc5e:	d003      	beq.n	800fc68 <__mcmp+0x2c>
 800fc60:	d305      	bcc.n	800fc6e <__mcmp+0x32>
 800fc62:	2201      	movs	r2, #1
 800fc64:	4610      	mov	r0, r2
 800fc66:	bd30      	pop	{r4, r5, pc}
 800fc68:	4283      	cmp	r3, r0
 800fc6a:	d3f3      	bcc.n	800fc54 <__mcmp+0x18>
 800fc6c:	e7fa      	b.n	800fc64 <__mcmp+0x28>
 800fc6e:	f04f 32ff 	mov.w	r2, #4294967295
 800fc72:	e7f7      	b.n	800fc64 <__mcmp+0x28>

0800fc74 <__mdiff>:
 800fc74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc78:	460c      	mov	r4, r1
 800fc7a:	4606      	mov	r6, r0
 800fc7c:	4611      	mov	r1, r2
 800fc7e:	4620      	mov	r0, r4
 800fc80:	4690      	mov	r8, r2
 800fc82:	f7ff ffdb 	bl	800fc3c <__mcmp>
 800fc86:	1e05      	subs	r5, r0, #0
 800fc88:	d110      	bne.n	800fcac <__mdiff+0x38>
 800fc8a:	4629      	mov	r1, r5
 800fc8c:	4630      	mov	r0, r6
 800fc8e:	f7ff fd53 	bl	800f738 <_Balloc>
 800fc92:	b930      	cbnz	r0, 800fca2 <__mdiff+0x2e>
 800fc94:	4b3a      	ldr	r3, [pc, #232]	; (800fd80 <__mdiff+0x10c>)
 800fc96:	4602      	mov	r2, r0
 800fc98:	f240 2132 	movw	r1, #562	; 0x232
 800fc9c:	4839      	ldr	r0, [pc, #228]	; (800fd84 <__mdiff+0x110>)
 800fc9e:	f000 fc8d 	bl	80105bc <__assert_func>
 800fca2:	2301      	movs	r3, #1
 800fca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcac:	bfa4      	itt	ge
 800fcae:	4643      	movge	r3, r8
 800fcb0:	46a0      	movge	r8, r4
 800fcb2:	4630      	mov	r0, r6
 800fcb4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fcb8:	bfa6      	itte	ge
 800fcba:	461c      	movge	r4, r3
 800fcbc:	2500      	movge	r5, #0
 800fcbe:	2501      	movlt	r5, #1
 800fcc0:	f7ff fd3a 	bl	800f738 <_Balloc>
 800fcc4:	b920      	cbnz	r0, 800fcd0 <__mdiff+0x5c>
 800fcc6:	4b2e      	ldr	r3, [pc, #184]	; (800fd80 <__mdiff+0x10c>)
 800fcc8:	4602      	mov	r2, r0
 800fcca:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fcce:	e7e5      	b.n	800fc9c <__mdiff+0x28>
 800fcd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fcd4:	6926      	ldr	r6, [r4, #16]
 800fcd6:	60c5      	str	r5, [r0, #12]
 800fcd8:	f104 0914 	add.w	r9, r4, #20
 800fcdc:	f108 0514 	add.w	r5, r8, #20
 800fce0:	f100 0e14 	add.w	lr, r0, #20
 800fce4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fce8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fcec:	f108 0210 	add.w	r2, r8, #16
 800fcf0:	46f2      	mov	sl, lr
 800fcf2:	2100      	movs	r1, #0
 800fcf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800fcf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fcfc:	fa1f f883 	uxth.w	r8, r3
 800fd00:	fa11 f18b 	uxtah	r1, r1, fp
 800fd04:	0c1b      	lsrs	r3, r3, #16
 800fd06:	eba1 0808 	sub.w	r8, r1, r8
 800fd0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fd0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fd12:	fa1f f888 	uxth.w	r8, r8
 800fd16:	1419      	asrs	r1, r3, #16
 800fd18:	454e      	cmp	r6, r9
 800fd1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fd1e:	f84a 3b04 	str.w	r3, [sl], #4
 800fd22:	d8e7      	bhi.n	800fcf4 <__mdiff+0x80>
 800fd24:	1b33      	subs	r3, r6, r4
 800fd26:	3b15      	subs	r3, #21
 800fd28:	f023 0303 	bic.w	r3, r3, #3
 800fd2c:	3304      	adds	r3, #4
 800fd2e:	3415      	adds	r4, #21
 800fd30:	42a6      	cmp	r6, r4
 800fd32:	bf38      	it	cc
 800fd34:	2304      	movcc	r3, #4
 800fd36:	441d      	add	r5, r3
 800fd38:	4473      	add	r3, lr
 800fd3a:	469e      	mov	lr, r3
 800fd3c:	462e      	mov	r6, r5
 800fd3e:	4566      	cmp	r6, ip
 800fd40:	d30e      	bcc.n	800fd60 <__mdiff+0xec>
 800fd42:	f10c 0203 	add.w	r2, ip, #3
 800fd46:	1b52      	subs	r2, r2, r5
 800fd48:	f022 0203 	bic.w	r2, r2, #3
 800fd4c:	3d03      	subs	r5, #3
 800fd4e:	45ac      	cmp	ip, r5
 800fd50:	bf38      	it	cc
 800fd52:	2200      	movcc	r2, #0
 800fd54:	441a      	add	r2, r3
 800fd56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fd5a:	b17b      	cbz	r3, 800fd7c <__mdiff+0x108>
 800fd5c:	6107      	str	r7, [r0, #16]
 800fd5e:	e7a3      	b.n	800fca8 <__mdiff+0x34>
 800fd60:	f856 8b04 	ldr.w	r8, [r6], #4
 800fd64:	fa11 f288 	uxtah	r2, r1, r8
 800fd68:	1414      	asrs	r4, r2, #16
 800fd6a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fd6e:	b292      	uxth	r2, r2
 800fd70:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fd74:	f84e 2b04 	str.w	r2, [lr], #4
 800fd78:	1421      	asrs	r1, r4, #16
 800fd7a:	e7e0      	b.n	800fd3e <__mdiff+0xca>
 800fd7c:	3f01      	subs	r7, #1
 800fd7e:	e7ea      	b.n	800fd56 <__mdiff+0xe2>
 800fd80:	08010bc3 	.word	0x08010bc3
 800fd84:	08010c34 	.word	0x08010c34

0800fd88 <__d2b>:
 800fd88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd8c:	4689      	mov	r9, r1
 800fd8e:	2101      	movs	r1, #1
 800fd90:	ec57 6b10 	vmov	r6, r7, d0
 800fd94:	4690      	mov	r8, r2
 800fd96:	f7ff fccf 	bl	800f738 <_Balloc>
 800fd9a:	4604      	mov	r4, r0
 800fd9c:	b930      	cbnz	r0, 800fdac <__d2b+0x24>
 800fd9e:	4602      	mov	r2, r0
 800fda0:	4b25      	ldr	r3, [pc, #148]	; (800fe38 <__d2b+0xb0>)
 800fda2:	4826      	ldr	r0, [pc, #152]	; (800fe3c <__d2b+0xb4>)
 800fda4:	f240 310a 	movw	r1, #778	; 0x30a
 800fda8:	f000 fc08 	bl	80105bc <__assert_func>
 800fdac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fdb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fdb4:	bb35      	cbnz	r5, 800fe04 <__d2b+0x7c>
 800fdb6:	2e00      	cmp	r6, #0
 800fdb8:	9301      	str	r3, [sp, #4]
 800fdba:	d028      	beq.n	800fe0e <__d2b+0x86>
 800fdbc:	4668      	mov	r0, sp
 800fdbe:	9600      	str	r6, [sp, #0]
 800fdc0:	f7ff fd82 	bl	800f8c8 <__lo0bits>
 800fdc4:	9900      	ldr	r1, [sp, #0]
 800fdc6:	b300      	cbz	r0, 800fe0a <__d2b+0x82>
 800fdc8:	9a01      	ldr	r2, [sp, #4]
 800fdca:	f1c0 0320 	rsb	r3, r0, #32
 800fdce:	fa02 f303 	lsl.w	r3, r2, r3
 800fdd2:	430b      	orrs	r3, r1
 800fdd4:	40c2      	lsrs	r2, r0
 800fdd6:	6163      	str	r3, [r4, #20]
 800fdd8:	9201      	str	r2, [sp, #4]
 800fdda:	9b01      	ldr	r3, [sp, #4]
 800fddc:	61a3      	str	r3, [r4, #24]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	bf14      	ite	ne
 800fde2:	2202      	movne	r2, #2
 800fde4:	2201      	moveq	r2, #1
 800fde6:	6122      	str	r2, [r4, #16]
 800fde8:	b1d5      	cbz	r5, 800fe20 <__d2b+0x98>
 800fdea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fdee:	4405      	add	r5, r0
 800fdf0:	f8c9 5000 	str.w	r5, [r9]
 800fdf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fdf8:	f8c8 0000 	str.w	r0, [r8]
 800fdfc:	4620      	mov	r0, r4
 800fdfe:	b003      	add	sp, #12
 800fe00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fe08:	e7d5      	b.n	800fdb6 <__d2b+0x2e>
 800fe0a:	6161      	str	r1, [r4, #20]
 800fe0c:	e7e5      	b.n	800fdda <__d2b+0x52>
 800fe0e:	a801      	add	r0, sp, #4
 800fe10:	f7ff fd5a 	bl	800f8c8 <__lo0bits>
 800fe14:	9b01      	ldr	r3, [sp, #4]
 800fe16:	6163      	str	r3, [r4, #20]
 800fe18:	2201      	movs	r2, #1
 800fe1a:	6122      	str	r2, [r4, #16]
 800fe1c:	3020      	adds	r0, #32
 800fe1e:	e7e3      	b.n	800fde8 <__d2b+0x60>
 800fe20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fe24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fe28:	f8c9 0000 	str.w	r0, [r9]
 800fe2c:	6918      	ldr	r0, [r3, #16]
 800fe2e:	f7ff fd2b 	bl	800f888 <__hi0bits>
 800fe32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe36:	e7df      	b.n	800fdf8 <__d2b+0x70>
 800fe38:	08010bc3 	.word	0x08010bc3
 800fe3c:	08010c34 	.word	0x08010c34

0800fe40 <_calloc_r>:
 800fe40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe42:	fba1 2402 	umull	r2, r4, r1, r2
 800fe46:	b94c      	cbnz	r4, 800fe5c <_calloc_r+0x1c>
 800fe48:	4611      	mov	r1, r2
 800fe4a:	9201      	str	r2, [sp, #4]
 800fe4c:	f000 f87a 	bl	800ff44 <_malloc_r>
 800fe50:	9a01      	ldr	r2, [sp, #4]
 800fe52:	4605      	mov	r5, r0
 800fe54:	b930      	cbnz	r0, 800fe64 <_calloc_r+0x24>
 800fe56:	4628      	mov	r0, r5
 800fe58:	b003      	add	sp, #12
 800fe5a:	bd30      	pop	{r4, r5, pc}
 800fe5c:	220c      	movs	r2, #12
 800fe5e:	6002      	str	r2, [r0, #0]
 800fe60:	2500      	movs	r5, #0
 800fe62:	e7f8      	b.n	800fe56 <_calloc_r+0x16>
 800fe64:	4621      	mov	r1, r4
 800fe66:	f7fe f845 	bl	800def4 <memset>
 800fe6a:	e7f4      	b.n	800fe56 <_calloc_r+0x16>

0800fe6c <_free_r>:
 800fe6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe6e:	2900      	cmp	r1, #0
 800fe70:	d044      	beq.n	800fefc <_free_r+0x90>
 800fe72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe76:	9001      	str	r0, [sp, #4]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	f1a1 0404 	sub.w	r4, r1, #4
 800fe7e:	bfb8      	it	lt
 800fe80:	18e4      	addlt	r4, r4, r3
 800fe82:	f000 fd27 	bl	80108d4 <__malloc_lock>
 800fe86:	4a1e      	ldr	r2, [pc, #120]	; (800ff00 <_free_r+0x94>)
 800fe88:	9801      	ldr	r0, [sp, #4]
 800fe8a:	6813      	ldr	r3, [r2, #0]
 800fe8c:	b933      	cbnz	r3, 800fe9c <_free_r+0x30>
 800fe8e:	6063      	str	r3, [r4, #4]
 800fe90:	6014      	str	r4, [r2, #0]
 800fe92:	b003      	add	sp, #12
 800fe94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe98:	f000 bd22 	b.w	80108e0 <__malloc_unlock>
 800fe9c:	42a3      	cmp	r3, r4
 800fe9e:	d908      	bls.n	800feb2 <_free_r+0x46>
 800fea0:	6825      	ldr	r5, [r4, #0]
 800fea2:	1961      	adds	r1, r4, r5
 800fea4:	428b      	cmp	r3, r1
 800fea6:	bf01      	itttt	eq
 800fea8:	6819      	ldreq	r1, [r3, #0]
 800feaa:	685b      	ldreq	r3, [r3, #4]
 800feac:	1949      	addeq	r1, r1, r5
 800feae:	6021      	streq	r1, [r4, #0]
 800feb0:	e7ed      	b.n	800fe8e <_free_r+0x22>
 800feb2:	461a      	mov	r2, r3
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	b10b      	cbz	r3, 800febc <_free_r+0x50>
 800feb8:	42a3      	cmp	r3, r4
 800feba:	d9fa      	bls.n	800feb2 <_free_r+0x46>
 800febc:	6811      	ldr	r1, [r2, #0]
 800febe:	1855      	adds	r5, r2, r1
 800fec0:	42a5      	cmp	r5, r4
 800fec2:	d10b      	bne.n	800fedc <_free_r+0x70>
 800fec4:	6824      	ldr	r4, [r4, #0]
 800fec6:	4421      	add	r1, r4
 800fec8:	1854      	adds	r4, r2, r1
 800feca:	42a3      	cmp	r3, r4
 800fecc:	6011      	str	r1, [r2, #0]
 800fece:	d1e0      	bne.n	800fe92 <_free_r+0x26>
 800fed0:	681c      	ldr	r4, [r3, #0]
 800fed2:	685b      	ldr	r3, [r3, #4]
 800fed4:	6053      	str	r3, [r2, #4]
 800fed6:	4421      	add	r1, r4
 800fed8:	6011      	str	r1, [r2, #0]
 800feda:	e7da      	b.n	800fe92 <_free_r+0x26>
 800fedc:	d902      	bls.n	800fee4 <_free_r+0x78>
 800fede:	230c      	movs	r3, #12
 800fee0:	6003      	str	r3, [r0, #0]
 800fee2:	e7d6      	b.n	800fe92 <_free_r+0x26>
 800fee4:	6825      	ldr	r5, [r4, #0]
 800fee6:	1961      	adds	r1, r4, r5
 800fee8:	428b      	cmp	r3, r1
 800feea:	bf04      	itt	eq
 800feec:	6819      	ldreq	r1, [r3, #0]
 800feee:	685b      	ldreq	r3, [r3, #4]
 800fef0:	6063      	str	r3, [r4, #4]
 800fef2:	bf04      	itt	eq
 800fef4:	1949      	addeq	r1, r1, r5
 800fef6:	6021      	streq	r1, [r4, #0]
 800fef8:	6054      	str	r4, [r2, #4]
 800fefa:	e7ca      	b.n	800fe92 <_free_r+0x26>
 800fefc:	b003      	add	sp, #12
 800fefe:	bd30      	pop	{r4, r5, pc}
 800ff00:	20004bf8 	.word	0x20004bf8

0800ff04 <sbrk_aligned>:
 800ff04:	b570      	push	{r4, r5, r6, lr}
 800ff06:	4e0e      	ldr	r6, [pc, #56]	; (800ff40 <sbrk_aligned+0x3c>)
 800ff08:	460c      	mov	r4, r1
 800ff0a:	6831      	ldr	r1, [r6, #0]
 800ff0c:	4605      	mov	r5, r0
 800ff0e:	b911      	cbnz	r1, 800ff16 <sbrk_aligned+0x12>
 800ff10:	f000 fa2e 	bl	8010370 <_sbrk_r>
 800ff14:	6030      	str	r0, [r6, #0]
 800ff16:	4621      	mov	r1, r4
 800ff18:	4628      	mov	r0, r5
 800ff1a:	f000 fa29 	bl	8010370 <_sbrk_r>
 800ff1e:	1c43      	adds	r3, r0, #1
 800ff20:	d00a      	beq.n	800ff38 <sbrk_aligned+0x34>
 800ff22:	1cc4      	adds	r4, r0, #3
 800ff24:	f024 0403 	bic.w	r4, r4, #3
 800ff28:	42a0      	cmp	r0, r4
 800ff2a:	d007      	beq.n	800ff3c <sbrk_aligned+0x38>
 800ff2c:	1a21      	subs	r1, r4, r0
 800ff2e:	4628      	mov	r0, r5
 800ff30:	f000 fa1e 	bl	8010370 <_sbrk_r>
 800ff34:	3001      	adds	r0, #1
 800ff36:	d101      	bne.n	800ff3c <sbrk_aligned+0x38>
 800ff38:	f04f 34ff 	mov.w	r4, #4294967295
 800ff3c:	4620      	mov	r0, r4
 800ff3e:	bd70      	pop	{r4, r5, r6, pc}
 800ff40:	20004bfc 	.word	0x20004bfc

0800ff44 <_malloc_r>:
 800ff44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff48:	1ccd      	adds	r5, r1, #3
 800ff4a:	f025 0503 	bic.w	r5, r5, #3
 800ff4e:	3508      	adds	r5, #8
 800ff50:	2d0c      	cmp	r5, #12
 800ff52:	bf38      	it	cc
 800ff54:	250c      	movcc	r5, #12
 800ff56:	2d00      	cmp	r5, #0
 800ff58:	4607      	mov	r7, r0
 800ff5a:	db01      	blt.n	800ff60 <_malloc_r+0x1c>
 800ff5c:	42a9      	cmp	r1, r5
 800ff5e:	d905      	bls.n	800ff6c <_malloc_r+0x28>
 800ff60:	230c      	movs	r3, #12
 800ff62:	603b      	str	r3, [r7, #0]
 800ff64:	2600      	movs	r6, #0
 800ff66:	4630      	mov	r0, r6
 800ff68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff6c:	4e2e      	ldr	r6, [pc, #184]	; (8010028 <_malloc_r+0xe4>)
 800ff6e:	f000 fcb1 	bl	80108d4 <__malloc_lock>
 800ff72:	6833      	ldr	r3, [r6, #0]
 800ff74:	461c      	mov	r4, r3
 800ff76:	bb34      	cbnz	r4, 800ffc6 <_malloc_r+0x82>
 800ff78:	4629      	mov	r1, r5
 800ff7a:	4638      	mov	r0, r7
 800ff7c:	f7ff ffc2 	bl	800ff04 <sbrk_aligned>
 800ff80:	1c43      	adds	r3, r0, #1
 800ff82:	4604      	mov	r4, r0
 800ff84:	d14d      	bne.n	8010022 <_malloc_r+0xde>
 800ff86:	6834      	ldr	r4, [r6, #0]
 800ff88:	4626      	mov	r6, r4
 800ff8a:	2e00      	cmp	r6, #0
 800ff8c:	d140      	bne.n	8010010 <_malloc_r+0xcc>
 800ff8e:	6823      	ldr	r3, [r4, #0]
 800ff90:	4631      	mov	r1, r6
 800ff92:	4638      	mov	r0, r7
 800ff94:	eb04 0803 	add.w	r8, r4, r3
 800ff98:	f000 f9ea 	bl	8010370 <_sbrk_r>
 800ff9c:	4580      	cmp	r8, r0
 800ff9e:	d13a      	bne.n	8010016 <_malloc_r+0xd2>
 800ffa0:	6821      	ldr	r1, [r4, #0]
 800ffa2:	3503      	adds	r5, #3
 800ffa4:	1a6d      	subs	r5, r5, r1
 800ffa6:	f025 0503 	bic.w	r5, r5, #3
 800ffaa:	3508      	adds	r5, #8
 800ffac:	2d0c      	cmp	r5, #12
 800ffae:	bf38      	it	cc
 800ffb0:	250c      	movcc	r5, #12
 800ffb2:	4629      	mov	r1, r5
 800ffb4:	4638      	mov	r0, r7
 800ffb6:	f7ff ffa5 	bl	800ff04 <sbrk_aligned>
 800ffba:	3001      	adds	r0, #1
 800ffbc:	d02b      	beq.n	8010016 <_malloc_r+0xd2>
 800ffbe:	6823      	ldr	r3, [r4, #0]
 800ffc0:	442b      	add	r3, r5
 800ffc2:	6023      	str	r3, [r4, #0]
 800ffc4:	e00e      	b.n	800ffe4 <_malloc_r+0xa0>
 800ffc6:	6822      	ldr	r2, [r4, #0]
 800ffc8:	1b52      	subs	r2, r2, r5
 800ffca:	d41e      	bmi.n	801000a <_malloc_r+0xc6>
 800ffcc:	2a0b      	cmp	r2, #11
 800ffce:	d916      	bls.n	800fffe <_malloc_r+0xba>
 800ffd0:	1961      	adds	r1, r4, r5
 800ffd2:	42a3      	cmp	r3, r4
 800ffd4:	6025      	str	r5, [r4, #0]
 800ffd6:	bf18      	it	ne
 800ffd8:	6059      	strne	r1, [r3, #4]
 800ffda:	6863      	ldr	r3, [r4, #4]
 800ffdc:	bf08      	it	eq
 800ffde:	6031      	streq	r1, [r6, #0]
 800ffe0:	5162      	str	r2, [r4, r5]
 800ffe2:	604b      	str	r3, [r1, #4]
 800ffe4:	4638      	mov	r0, r7
 800ffe6:	f104 060b 	add.w	r6, r4, #11
 800ffea:	f000 fc79 	bl	80108e0 <__malloc_unlock>
 800ffee:	f026 0607 	bic.w	r6, r6, #7
 800fff2:	1d23      	adds	r3, r4, #4
 800fff4:	1af2      	subs	r2, r6, r3
 800fff6:	d0b6      	beq.n	800ff66 <_malloc_r+0x22>
 800fff8:	1b9b      	subs	r3, r3, r6
 800fffa:	50a3      	str	r3, [r4, r2]
 800fffc:	e7b3      	b.n	800ff66 <_malloc_r+0x22>
 800fffe:	6862      	ldr	r2, [r4, #4]
 8010000:	42a3      	cmp	r3, r4
 8010002:	bf0c      	ite	eq
 8010004:	6032      	streq	r2, [r6, #0]
 8010006:	605a      	strne	r2, [r3, #4]
 8010008:	e7ec      	b.n	800ffe4 <_malloc_r+0xa0>
 801000a:	4623      	mov	r3, r4
 801000c:	6864      	ldr	r4, [r4, #4]
 801000e:	e7b2      	b.n	800ff76 <_malloc_r+0x32>
 8010010:	4634      	mov	r4, r6
 8010012:	6876      	ldr	r6, [r6, #4]
 8010014:	e7b9      	b.n	800ff8a <_malloc_r+0x46>
 8010016:	230c      	movs	r3, #12
 8010018:	603b      	str	r3, [r7, #0]
 801001a:	4638      	mov	r0, r7
 801001c:	f000 fc60 	bl	80108e0 <__malloc_unlock>
 8010020:	e7a1      	b.n	800ff66 <_malloc_r+0x22>
 8010022:	6025      	str	r5, [r4, #0]
 8010024:	e7de      	b.n	800ffe4 <_malloc_r+0xa0>
 8010026:	bf00      	nop
 8010028:	20004bf8 	.word	0x20004bf8

0801002c <__sfputc_r>:
 801002c:	6893      	ldr	r3, [r2, #8]
 801002e:	3b01      	subs	r3, #1
 8010030:	2b00      	cmp	r3, #0
 8010032:	b410      	push	{r4}
 8010034:	6093      	str	r3, [r2, #8]
 8010036:	da08      	bge.n	801004a <__sfputc_r+0x1e>
 8010038:	6994      	ldr	r4, [r2, #24]
 801003a:	42a3      	cmp	r3, r4
 801003c:	db01      	blt.n	8010042 <__sfputc_r+0x16>
 801003e:	290a      	cmp	r1, #10
 8010040:	d103      	bne.n	801004a <__sfputc_r+0x1e>
 8010042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010046:	f000 b9e7 	b.w	8010418 <__swbuf_r>
 801004a:	6813      	ldr	r3, [r2, #0]
 801004c:	1c58      	adds	r0, r3, #1
 801004e:	6010      	str	r0, [r2, #0]
 8010050:	7019      	strb	r1, [r3, #0]
 8010052:	4608      	mov	r0, r1
 8010054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010058:	4770      	bx	lr

0801005a <__sfputs_r>:
 801005a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801005c:	4606      	mov	r6, r0
 801005e:	460f      	mov	r7, r1
 8010060:	4614      	mov	r4, r2
 8010062:	18d5      	adds	r5, r2, r3
 8010064:	42ac      	cmp	r4, r5
 8010066:	d101      	bne.n	801006c <__sfputs_r+0x12>
 8010068:	2000      	movs	r0, #0
 801006a:	e007      	b.n	801007c <__sfputs_r+0x22>
 801006c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010070:	463a      	mov	r2, r7
 8010072:	4630      	mov	r0, r6
 8010074:	f7ff ffda 	bl	801002c <__sfputc_r>
 8010078:	1c43      	adds	r3, r0, #1
 801007a:	d1f3      	bne.n	8010064 <__sfputs_r+0xa>
 801007c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010080 <_vfiprintf_r>:
 8010080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010084:	460d      	mov	r5, r1
 8010086:	b09d      	sub	sp, #116	; 0x74
 8010088:	4614      	mov	r4, r2
 801008a:	4698      	mov	r8, r3
 801008c:	4606      	mov	r6, r0
 801008e:	b118      	cbz	r0, 8010098 <_vfiprintf_r+0x18>
 8010090:	6983      	ldr	r3, [r0, #24]
 8010092:	b90b      	cbnz	r3, 8010098 <_vfiprintf_r+0x18>
 8010094:	f7ff faa2 	bl	800f5dc <__sinit>
 8010098:	4b89      	ldr	r3, [pc, #548]	; (80102c0 <_vfiprintf_r+0x240>)
 801009a:	429d      	cmp	r5, r3
 801009c:	d11b      	bne.n	80100d6 <_vfiprintf_r+0x56>
 801009e:	6875      	ldr	r5, [r6, #4]
 80100a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100a2:	07d9      	lsls	r1, r3, #31
 80100a4:	d405      	bmi.n	80100b2 <_vfiprintf_r+0x32>
 80100a6:	89ab      	ldrh	r3, [r5, #12]
 80100a8:	059a      	lsls	r2, r3, #22
 80100aa:	d402      	bmi.n	80100b2 <_vfiprintf_r+0x32>
 80100ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100ae:	f7ff fb38 	bl	800f722 <__retarget_lock_acquire_recursive>
 80100b2:	89ab      	ldrh	r3, [r5, #12]
 80100b4:	071b      	lsls	r3, r3, #28
 80100b6:	d501      	bpl.n	80100bc <_vfiprintf_r+0x3c>
 80100b8:	692b      	ldr	r3, [r5, #16]
 80100ba:	b9eb      	cbnz	r3, 80100f8 <_vfiprintf_r+0x78>
 80100bc:	4629      	mov	r1, r5
 80100be:	4630      	mov	r0, r6
 80100c0:	f000 fa0e 	bl	80104e0 <__swsetup_r>
 80100c4:	b1c0      	cbz	r0, 80100f8 <_vfiprintf_r+0x78>
 80100c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100c8:	07dc      	lsls	r4, r3, #31
 80100ca:	d50e      	bpl.n	80100ea <_vfiprintf_r+0x6a>
 80100cc:	f04f 30ff 	mov.w	r0, #4294967295
 80100d0:	b01d      	add	sp, #116	; 0x74
 80100d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100d6:	4b7b      	ldr	r3, [pc, #492]	; (80102c4 <_vfiprintf_r+0x244>)
 80100d8:	429d      	cmp	r5, r3
 80100da:	d101      	bne.n	80100e0 <_vfiprintf_r+0x60>
 80100dc:	68b5      	ldr	r5, [r6, #8]
 80100de:	e7df      	b.n	80100a0 <_vfiprintf_r+0x20>
 80100e0:	4b79      	ldr	r3, [pc, #484]	; (80102c8 <_vfiprintf_r+0x248>)
 80100e2:	429d      	cmp	r5, r3
 80100e4:	bf08      	it	eq
 80100e6:	68f5      	ldreq	r5, [r6, #12]
 80100e8:	e7da      	b.n	80100a0 <_vfiprintf_r+0x20>
 80100ea:	89ab      	ldrh	r3, [r5, #12]
 80100ec:	0598      	lsls	r0, r3, #22
 80100ee:	d4ed      	bmi.n	80100cc <_vfiprintf_r+0x4c>
 80100f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100f2:	f7ff fb17 	bl	800f724 <__retarget_lock_release_recursive>
 80100f6:	e7e9      	b.n	80100cc <_vfiprintf_r+0x4c>
 80100f8:	2300      	movs	r3, #0
 80100fa:	9309      	str	r3, [sp, #36]	; 0x24
 80100fc:	2320      	movs	r3, #32
 80100fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010102:	f8cd 800c 	str.w	r8, [sp, #12]
 8010106:	2330      	movs	r3, #48	; 0x30
 8010108:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80102cc <_vfiprintf_r+0x24c>
 801010c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010110:	f04f 0901 	mov.w	r9, #1
 8010114:	4623      	mov	r3, r4
 8010116:	469a      	mov	sl, r3
 8010118:	f813 2b01 	ldrb.w	r2, [r3], #1
 801011c:	b10a      	cbz	r2, 8010122 <_vfiprintf_r+0xa2>
 801011e:	2a25      	cmp	r2, #37	; 0x25
 8010120:	d1f9      	bne.n	8010116 <_vfiprintf_r+0x96>
 8010122:	ebba 0b04 	subs.w	fp, sl, r4
 8010126:	d00b      	beq.n	8010140 <_vfiprintf_r+0xc0>
 8010128:	465b      	mov	r3, fp
 801012a:	4622      	mov	r2, r4
 801012c:	4629      	mov	r1, r5
 801012e:	4630      	mov	r0, r6
 8010130:	f7ff ff93 	bl	801005a <__sfputs_r>
 8010134:	3001      	adds	r0, #1
 8010136:	f000 80aa 	beq.w	801028e <_vfiprintf_r+0x20e>
 801013a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801013c:	445a      	add	r2, fp
 801013e:	9209      	str	r2, [sp, #36]	; 0x24
 8010140:	f89a 3000 	ldrb.w	r3, [sl]
 8010144:	2b00      	cmp	r3, #0
 8010146:	f000 80a2 	beq.w	801028e <_vfiprintf_r+0x20e>
 801014a:	2300      	movs	r3, #0
 801014c:	f04f 32ff 	mov.w	r2, #4294967295
 8010150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010154:	f10a 0a01 	add.w	sl, sl, #1
 8010158:	9304      	str	r3, [sp, #16]
 801015a:	9307      	str	r3, [sp, #28]
 801015c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010160:	931a      	str	r3, [sp, #104]	; 0x68
 8010162:	4654      	mov	r4, sl
 8010164:	2205      	movs	r2, #5
 8010166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801016a:	4858      	ldr	r0, [pc, #352]	; (80102cc <_vfiprintf_r+0x24c>)
 801016c:	f7f0 f860 	bl	8000230 <memchr>
 8010170:	9a04      	ldr	r2, [sp, #16]
 8010172:	b9d8      	cbnz	r0, 80101ac <_vfiprintf_r+0x12c>
 8010174:	06d1      	lsls	r1, r2, #27
 8010176:	bf44      	itt	mi
 8010178:	2320      	movmi	r3, #32
 801017a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801017e:	0713      	lsls	r3, r2, #28
 8010180:	bf44      	itt	mi
 8010182:	232b      	movmi	r3, #43	; 0x2b
 8010184:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010188:	f89a 3000 	ldrb.w	r3, [sl]
 801018c:	2b2a      	cmp	r3, #42	; 0x2a
 801018e:	d015      	beq.n	80101bc <_vfiprintf_r+0x13c>
 8010190:	9a07      	ldr	r2, [sp, #28]
 8010192:	4654      	mov	r4, sl
 8010194:	2000      	movs	r0, #0
 8010196:	f04f 0c0a 	mov.w	ip, #10
 801019a:	4621      	mov	r1, r4
 801019c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101a0:	3b30      	subs	r3, #48	; 0x30
 80101a2:	2b09      	cmp	r3, #9
 80101a4:	d94e      	bls.n	8010244 <_vfiprintf_r+0x1c4>
 80101a6:	b1b0      	cbz	r0, 80101d6 <_vfiprintf_r+0x156>
 80101a8:	9207      	str	r2, [sp, #28]
 80101aa:	e014      	b.n	80101d6 <_vfiprintf_r+0x156>
 80101ac:	eba0 0308 	sub.w	r3, r0, r8
 80101b0:	fa09 f303 	lsl.w	r3, r9, r3
 80101b4:	4313      	orrs	r3, r2
 80101b6:	9304      	str	r3, [sp, #16]
 80101b8:	46a2      	mov	sl, r4
 80101ba:	e7d2      	b.n	8010162 <_vfiprintf_r+0xe2>
 80101bc:	9b03      	ldr	r3, [sp, #12]
 80101be:	1d19      	adds	r1, r3, #4
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	9103      	str	r1, [sp, #12]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	bfbb      	ittet	lt
 80101c8:	425b      	neglt	r3, r3
 80101ca:	f042 0202 	orrlt.w	r2, r2, #2
 80101ce:	9307      	strge	r3, [sp, #28]
 80101d0:	9307      	strlt	r3, [sp, #28]
 80101d2:	bfb8      	it	lt
 80101d4:	9204      	strlt	r2, [sp, #16]
 80101d6:	7823      	ldrb	r3, [r4, #0]
 80101d8:	2b2e      	cmp	r3, #46	; 0x2e
 80101da:	d10c      	bne.n	80101f6 <_vfiprintf_r+0x176>
 80101dc:	7863      	ldrb	r3, [r4, #1]
 80101de:	2b2a      	cmp	r3, #42	; 0x2a
 80101e0:	d135      	bne.n	801024e <_vfiprintf_r+0x1ce>
 80101e2:	9b03      	ldr	r3, [sp, #12]
 80101e4:	1d1a      	adds	r2, r3, #4
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	9203      	str	r2, [sp, #12]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	bfb8      	it	lt
 80101ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80101f2:	3402      	adds	r4, #2
 80101f4:	9305      	str	r3, [sp, #20]
 80101f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80102dc <_vfiprintf_r+0x25c>
 80101fa:	7821      	ldrb	r1, [r4, #0]
 80101fc:	2203      	movs	r2, #3
 80101fe:	4650      	mov	r0, sl
 8010200:	f7f0 f816 	bl	8000230 <memchr>
 8010204:	b140      	cbz	r0, 8010218 <_vfiprintf_r+0x198>
 8010206:	2340      	movs	r3, #64	; 0x40
 8010208:	eba0 000a 	sub.w	r0, r0, sl
 801020c:	fa03 f000 	lsl.w	r0, r3, r0
 8010210:	9b04      	ldr	r3, [sp, #16]
 8010212:	4303      	orrs	r3, r0
 8010214:	3401      	adds	r4, #1
 8010216:	9304      	str	r3, [sp, #16]
 8010218:	f814 1b01 	ldrb.w	r1, [r4], #1
 801021c:	482c      	ldr	r0, [pc, #176]	; (80102d0 <_vfiprintf_r+0x250>)
 801021e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010222:	2206      	movs	r2, #6
 8010224:	f7f0 f804 	bl	8000230 <memchr>
 8010228:	2800      	cmp	r0, #0
 801022a:	d03f      	beq.n	80102ac <_vfiprintf_r+0x22c>
 801022c:	4b29      	ldr	r3, [pc, #164]	; (80102d4 <_vfiprintf_r+0x254>)
 801022e:	bb1b      	cbnz	r3, 8010278 <_vfiprintf_r+0x1f8>
 8010230:	9b03      	ldr	r3, [sp, #12]
 8010232:	3307      	adds	r3, #7
 8010234:	f023 0307 	bic.w	r3, r3, #7
 8010238:	3308      	adds	r3, #8
 801023a:	9303      	str	r3, [sp, #12]
 801023c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801023e:	443b      	add	r3, r7
 8010240:	9309      	str	r3, [sp, #36]	; 0x24
 8010242:	e767      	b.n	8010114 <_vfiprintf_r+0x94>
 8010244:	fb0c 3202 	mla	r2, ip, r2, r3
 8010248:	460c      	mov	r4, r1
 801024a:	2001      	movs	r0, #1
 801024c:	e7a5      	b.n	801019a <_vfiprintf_r+0x11a>
 801024e:	2300      	movs	r3, #0
 8010250:	3401      	adds	r4, #1
 8010252:	9305      	str	r3, [sp, #20]
 8010254:	4619      	mov	r1, r3
 8010256:	f04f 0c0a 	mov.w	ip, #10
 801025a:	4620      	mov	r0, r4
 801025c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010260:	3a30      	subs	r2, #48	; 0x30
 8010262:	2a09      	cmp	r2, #9
 8010264:	d903      	bls.n	801026e <_vfiprintf_r+0x1ee>
 8010266:	2b00      	cmp	r3, #0
 8010268:	d0c5      	beq.n	80101f6 <_vfiprintf_r+0x176>
 801026a:	9105      	str	r1, [sp, #20]
 801026c:	e7c3      	b.n	80101f6 <_vfiprintf_r+0x176>
 801026e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010272:	4604      	mov	r4, r0
 8010274:	2301      	movs	r3, #1
 8010276:	e7f0      	b.n	801025a <_vfiprintf_r+0x1da>
 8010278:	ab03      	add	r3, sp, #12
 801027a:	9300      	str	r3, [sp, #0]
 801027c:	462a      	mov	r2, r5
 801027e:	4b16      	ldr	r3, [pc, #88]	; (80102d8 <_vfiprintf_r+0x258>)
 8010280:	a904      	add	r1, sp, #16
 8010282:	4630      	mov	r0, r6
 8010284:	f7fd fede 	bl	800e044 <_printf_float>
 8010288:	4607      	mov	r7, r0
 801028a:	1c78      	adds	r0, r7, #1
 801028c:	d1d6      	bne.n	801023c <_vfiprintf_r+0x1bc>
 801028e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010290:	07d9      	lsls	r1, r3, #31
 8010292:	d405      	bmi.n	80102a0 <_vfiprintf_r+0x220>
 8010294:	89ab      	ldrh	r3, [r5, #12]
 8010296:	059a      	lsls	r2, r3, #22
 8010298:	d402      	bmi.n	80102a0 <_vfiprintf_r+0x220>
 801029a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801029c:	f7ff fa42 	bl	800f724 <__retarget_lock_release_recursive>
 80102a0:	89ab      	ldrh	r3, [r5, #12]
 80102a2:	065b      	lsls	r3, r3, #25
 80102a4:	f53f af12 	bmi.w	80100cc <_vfiprintf_r+0x4c>
 80102a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102aa:	e711      	b.n	80100d0 <_vfiprintf_r+0x50>
 80102ac:	ab03      	add	r3, sp, #12
 80102ae:	9300      	str	r3, [sp, #0]
 80102b0:	462a      	mov	r2, r5
 80102b2:	4b09      	ldr	r3, [pc, #36]	; (80102d8 <_vfiprintf_r+0x258>)
 80102b4:	a904      	add	r1, sp, #16
 80102b6:	4630      	mov	r0, r6
 80102b8:	f7fe f968 	bl	800e58c <_printf_i>
 80102bc:	e7e4      	b.n	8010288 <_vfiprintf_r+0x208>
 80102be:	bf00      	nop
 80102c0:	08010bf4 	.word	0x08010bf4
 80102c4:	08010c14 	.word	0x08010c14
 80102c8:	08010bd4 	.word	0x08010bd4
 80102cc:	08010d8c 	.word	0x08010d8c
 80102d0:	08010d96 	.word	0x08010d96
 80102d4:	0800e045 	.word	0x0800e045
 80102d8:	0801005b 	.word	0x0801005b
 80102dc:	08010d92 	.word	0x08010d92

080102e0 <_putc_r>:
 80102e0:	b570      	push	{r4, r5, r6, lr}
 80102e2:	460d      	mov	r5, r1
 80102e4:	4614      	mov	r4, r2
 80102e6:	4606      	mov	r6, r0
 80102e8:	b118      	cbz	r0, 80102f2 <_putc_r+0x12>
 80102ea:	6983      	ldr	r3, [r0, #24]
 80102ec:	b90b      	cbnz	r3, 80102f2 <_putc_r+0x12>
 80102ee:	f7ff f975 	bl	800f5dc <__sinit>
 80102f2:	4b1c      	ldr	r3, [pc, #112]	; (8010364 <_putc_r+0x84>)
 80102f4:	429c      	cmp	r4, r3
 80102f6:	d124      	bne.n	8010342 <_putc_r+0x62>
 80102f8:	6874      	ldr	r4, [r6, #4]
 80102fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80102fc:	07d8      	lsls	r0, r3, #31
 80102fe:	d405      	bmi.n	801030c <_putc_r+0x2c>
 8010300:	89a3      	ldrh	r3, [r4, #12]
 8010302:	0599      	lsls	r1, r3, #22
 8010304:	d402      	bmi.n	801030c <_putc_r+0x2c>
 8010306:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010308:	f7ff fa0b 	bl	800f722 <__retarget_lock_acquire_recursive>
 801030c:	68a3      	ldr	r3, [r4, #8]
 801030e:	3b01      	subs	r3, #1
 8010310:	2b00      	cmp	r3, #0
 8010312:	60a3      	str	r3, [r4, #8]
 8010314:	da05      	bge.n	8010322 <_putc_r+0x42>
 8010316:	69a2      	ldr	r2, [r4, #24]
 8010318:	4293      	cmp	r3, r2
 801031a:	db1c      	blt.n	8010356 <_putc_r+0x76>
 801031c:	b2eb      	uxtb	r3, r5
 801031e:	2b0a      	cmp	r3, #10
 8010320:	d019      	beq.n	8010356 <_putc_r+0x76>
 8010322:	6823      	ldr	r3, [r4, #0]
 8010324:	1c5a      	adds	r2, r3, #1
 8010326:	6022      	str	r2, [r4, #0]
 8010328:	701d      	strb	r5, [r3, #0]
 801032a:	b2ed      	uxtb	r5, r5
 801032c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801032e:	07da      	lsls	r2, r3, #31
 8010330:	d405      	bmi.n	801033e <_putc_r+0x5e>
 8010332:	89a3      	ldrh	r3, [r4, #12]
 8010334:	059b      	lsls	r3, r3, #22
 8010336:	d402      	bmi.n	801033e <_putc_r+0x5e>
 8010338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801033a:	f7ff f9f3 	bl	800f724 <__retarget_lock_release_recursive>
 801033e:	4628      	mov	r0, r5
 8010340:	bd70      	pop	{r4, r5, r6, pc}
 8010342:	4b09      	ldr	r3, [pc, #36]	; (8010368 <_putc_r+0x88>)
 8010344:	429c      	cmp	r4, r3
 8010346:	d101      	bne.n	801034c <_putc_r+0x6c>
 8010348:	68b4      	ldr	r4, [r6, #8]
 801034a:	e7d6      	b.n	80102fa <_putc_r+0x1a>
 801034c:	4b07      	ldr	r3, [pc, #28]	; (801036c <_putc_r+0x8c>)
 801034e:	429c      	cmp	r4, r3
 8010350:	bf08      	it	eq
 8010352:	68f4      	ldreq	r4, [r6, #12]
 8010354:	e7d1      	b.n	80102fa <_putc_r+0x1a>
 8010356:	4629      	mov	r1, r5
 8010358:	4622      	mov	r2, r4
 801035a:	4630      	mov	r0, r6
 801035c:	f000 f85c 	bl	8010418 <__swbuf_r>
 8010360:	4605      	mov	r5, r0
 8010362:	e7e3      	b.n	801032c <_putc_r+0x4c>
 8010364:	08010bf4 	.word	0x08010bf4
 8010368:	08010c14 	.word	0x08010c14
 801036c:	08010bd4 	.word	0x08010bd4

08010370 <_sbrk_r>:
 8010370:	b538      	push	{r3, r4, r5, lr}
 8010372:	4d06      	ldr	r5, [pc, #24]	; (801038c <_sbrk_r+0x1c>)
 8010374:	2300      	movs	r3, #0
 8010376:	4604      	mov	r4, r0
 8010378:	4608      	mov	r0, r1
 801037a:	602b      	str	r3, [r5, #0]
 801037c:	f7f1 fc72 	bl	8001c64 <_sbrk>
 8010380:	1c43      	adds	r3, r0, #1
 8010382:	d102      	bne.n	801038a <_sbrk_r+0x1a>
 8010384:	682b      	ldr	r3, [r5, #0]
 8010386:	b103      	cbz	r3, 801038a <_sbrk_r+0x1a>
 8010388:	6023      	str	r3, [r4, #0]
 801038a:	bd38      	pop	{r3, r4, r5, pc}
 801038c:	20004c00 	.word	0x20004c00

08010390 <__sread>:
 8010390:	b510      	push	{r4, lr}
 8010392:	460c      	mov	r4, r1
 8010394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010398:	f000 faa8 	bl	80108ec <_read_r>
 801039c:	2800      	cmp	r0, #0
 801039e:	bfab      	itete	ge
 80103a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80103a2:	89a3      	ldrhlt	r3, [r4, #12]
 80103a4:	181b      	addge	r3, r3, r0
 80103a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80103aa:	bfac      	ite	ge
 80103ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80103ae:	81a3      	strhlt	r3, [r4, #12]
 80103b0:	bd10      	pop	{r4, pc}

080103b2 <__swrite>:
 80103b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103b6:	461f      	mov	r7, r3
 80103b8:	898b      	ldrh	r3, [r1, #12]
 80103ba:	05db      	lsls	r3, r3, #23
 80103bc:	4605      	mov	r5, r0
 80103be:	460c      	mov	r4, r1
 80103c0:	4616      	mov	r6, r2
 80103c2:	d505      	bpl.n	80103d0 <__swrite+0x1e>
 80103c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103c8:	2302      	movs	r3, #2
 80103ca:	2200      	movs	r2, #0
 80103cc:	f000 f9f8 	bl	80107c0 <_lseek_r>
 80103d0:	89a3      	ldrh	r3, [r4, #12]
 80103d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80103da:	81a3      	strh	r3, [r4, #12]
 80103dc:	4632      	mov	r2, r6
 80103de:	463b      	mov	r3, r7
 80103e0:	4628      	mov	r0, r5
 80103e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103e6:	f000 b869 	b.w	80104bc <_write_r>

080103ea <__sseek>:
 80103ea:	b510      	push	{r4, lr}
 80103ec:	460c      	mov	r4, r1
 80103ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103f2:	f000 f9e5 	bl	80107c0 <_lseek_r>
 80103f6:	1c43      	adds	r3, r0, #1
 80103f8:	89a3      	ldrh	r3, [r4, #12]
 80103fa:	bf15      	itete	ne
 80103fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80103fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010402:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010406:	81a3      	strheq	r3, [r4, #12]
 8010408:	bf18      	it	ne
 801040a:	81a3      	strhne	r3, [r4, #12]
 801040c:	bd10      	pop	{r4, pc}

0801040e <__sclose>:
 801040e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010412:	f000 b8f1 	b.w	80105f8 <_close_r>
	...

08010418 <__swbuf_r>:
 8010418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801041a:	460e      	mov	r6, r1
 801041c:	4614      	mov	r4, r2
 801041e:	4605      	mov	r5, r0
 8010420:	b118      	cbz	r0, 801042a <__swbuf_r+0x12>
 8010422:	6983      	ldr	r3, [r0, #24]
 8010424:	b90b      	cbnz	r3, 801042a <__swbuf_r+0x12>
 8010426:	f7ff f8d9 	bl	800f5dc <__sinit>
 801042a:	4b21      	ldr	r3, [pc, #132]	; (80104b0 <__swbuf_r+0x98>)
 801042c:	429c      	cmp	r4, r3
 801042e:	d12b      	bne.n	8010488 <__swbuf_r+0x70>
 8010430:	686c      	ldr	r4, [r5, #4]
 8010432:	69a3      	ldr	r3, [r4, #24]
 8010434:	60a3      	str	r3, [r4, #8]
 8010436:	89a3      	ldrh	r3, [r4, #12]
 8010438:	071a      	lsls	r2, r3, #28
 801043a:	d52f      	bpl.n	801049c <__swbuf_r+0x84>
 801043c:	6923      	ldr	r3, [r4, #16]
 801043e:	b36b      	cbz	r3, 801049c <__swbuf_r+0x84>
 8010440:	6923      	ldr	r3, [r4, #16]
 8010442:	6820      	ldr	r0, [r4, #0]
 8010444:	1ac0      	subs	r0, r0, r3
 8010446:	6963      	ldr	r3, [r4, #20]
 8010448:	b2f6      	uxtb	r6, r6
 801044a:	4283      	cmp	r3, r0
 801044c:	4637      	mov	r7, r6
 801044e:	dc04      	bgt.n	801045a <__swbuf_r+0x42>
 8010450:	4621      	mov	r1, r4
 8010452:	4628      	mov	r0, r5
 8010454:	f000 f966 	bl	8010724 <_fflush_r>
 8010458:	bb30      	cbnz	r0, 80104a8 <__swbuf_r+0x90>
 801045a:	68a3      	ldr	r3, [r4, #8]
 801045c:	3b01      	subs	r3, #1
 801045e:	60a3      	str	r3, [r4, #8]
 8010460:	6823      	ldr	r3, [r4, #0]
 8010462:	1c5a      	adds	r2, r3, #1
 8010464:	6022      	str	r2, [r4, #0]
 8010466:	701e      	strb	r6, [r3, #0]
 8010468:	6963      	ldr	r3, [r4, #20]
 801046a:	3001      	adds	r0, #1
 801046c:	4283      	cmp	r3, r0
 801046e:	d004      	beq.n	801047a <__swbuf_r+0x62>
 8010470:	89a3      	ldrh	r3, [r4, #12]
 8010472:	07db      	lsls	r3, r3, #31
 8010474:	d506      	bpl.n	8010484 <__swbuf_r+0x6c>
 8010476:	2e0a      	cmp	r6, #10
 8010478:	d104      	bne.n	8010484 <__swbuf_r+0x6c>
 801047a:	4621      	mov	r1, r4
 801047c:	4628      	mov	r0, r5
 801047e:	f000 f951 	bl	8010724 <_fflush_r>
 8010482:	b988      	cbnz	r0, 80104a8 <__swbuf_r+0x90>
 8010484:	4638      	mov	r0, r7
 8010486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010488:	4b0a      	ldr	r3, [pc, #40]	; (80104b4 <__swbuf_r+0x9c>)
 801048a:	429c      	cmp	r4, r3
 801048c:	d101      	bne.n	8010492 <__swbuf_r+0x7a>
 801048e:	68ac      	ldr	r4, [r5, #8]
 8010490:	e7cf      	b.n	8010432 <__swbuf_r+0x1a>
 8010492:	4b09      	ldr	r3, [pc, #36]	; (80104b8 <__swbuf_r+0xa0>)
 8010494:	429c      	cmp	r4, r3
 8010496:	bf08      	it	eq
 8010498:	68ec      	ldreq	r4, [r5, #12]
 801049a:	e7ca      	b.n	8010432 <__swbuf_r+0x1a>
 801049c:	4621      	mov	r1, r4
 801049e:	4628      	mov	r0, r5
 80104a0:	f000 f81e 	bl	80104e0 <__swsetup_r>
 80104a4:	2800      	cmp	r0, #0
 80104a6:	d0cb      	beq.n	8010440 <__swbuf_r+0x28>
 80104a8:	f04f 37ff 	mov.w	r7, #4294967295
 80104ac:	e7ea      	b.n	8010484 <__swbuf_r+0x6c>
 80104ae:	bf00      	nop
 80104b0:	08010bf4 	.word	0x08010bf4
 80104b4:	08010c14 	.word	0x08010c14
 80104b8:	08010bd4 	.word	0x08010bd4

080104bc <_write_r>:
 80104bc:	b538      	push	{r3, r4, r5, lr}
 80104be:	4d07      	ldr	r5, [pc, #28]	; (80104dc <_write_r+0x20>)
 80104c0:	4604      	mov	r4, r0
 80104c2:	4608      	mov	r0, r1
 80104c4:	4611      	mov	r1, r2
 80104c6:	2200      	movs	r2, #0
 80104c8:	602a      	str	r2, [r5, #0]
 80104ca:	461a      	mov	r2, r3
 80104cc:	f7f1 fb79 	bl	8001bc2 <_write>
 80104d0:	1c43      	adds	r3, r0, #1
 80104d2:	d102      	bne.n	80104da <_write_r+0x1e>
 80104d4:	682b      	ldr	r3, [r5, #0]
 80104d6:	b103      	cbz	r3, 80104da <_write_r+0x1e>
 80104d8:	6023      	str	r3, [r4, #0]
 80104da:	bd38      	pop	{r3, r4, r5, pc}
 80104dc:	20004c00 	.word	0x20004c00

080104e0 <__swsetup_r>:
 80104e0:	4b32      	ldr	r3, [pc, #200]	; (80105ac <__swsetup_r+0xcc>)
 80104e2:	b570      	push	{r4, r5, r6, lr}
 80104e4:	681d      	ldr	r5, [r3, #0]
 80104e6:	4606      	mov	r6, r0
 80104e8:	460c      	mov	r4, r1
 80104ea:	b125      	cbz	r5, 80104f6 <__swsetup_r+0x16>
 80104ec:	69ab      	ldr	r3, [r5, #24]
 80104ee:	b913      	cbnz	r3, 80104f6 <__swsetup_r+0x16>
 80104f0:	4628      	mov	r0, r5
 80104f2:	f7ff f873 	bl	800f5dc <__sinit>
 80104f6:	4b2e      	ldr	r3, [pc, #184]	; (80105b0 <__swsetup_r+0xd0>)
 80104f8:	429c      	cmp	r4, r3
 80104fa:	d10f      	bne.n	801051c <__swsetup_r+0x3c>
 80104fc:	686c      	ldr	r4, [r5, #4]
 80104fe:	89a3      	ldrh	r3, [r4, #12]
 8010500:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010504:	0719      	lsls	r1, r3, #28
 8010506:	d42c      	bmi.n	8010562 <__swsetup_r+0x82>
 8010508:	06dd      	lsls	r5, r3, #27
 801050a:	d411      	bmi.n	8010530 <__swsetup_r+0x50>
 801050c:	2309      	movs	r3, #9
 801050e:	6033      	str	r3, [r6, #0]
 8010510:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010514:	81a3      	strh	r3, [r4, #12]
 8010516:	f04f 30ff 	mov.w	r0, #4294967295
 801051a:	e03e      	b.n	801059a <__swsetup_r+0xba>
 801051c:	4b25      	ldr	r3, [pc, #148]	; (80105b4 <__swsetup_r+0xd4>)
 801051e:	429c      	cmp	r4, r3
 8010520:	d101      	bne.n	8010526 <__swsetup_r+0x46>
 8010522:	68ac      	ldr	r4, [r5, #8]
 8010524:	e7eb      	b.n	80104fe <__swsetup_r+0x1e>
 8010526:	4b24      	ldr	r3, [pc, #144]	; (80105b8 <__swsetup_r+0xd8>)
 8010528:	429c      	cmp	r4, r3
 801052a:	bf08      	it	eq
 801052c:	68ec      	ldreq	r4, [r5, #12]
 801052e:	e7e6      	b.n	80104fe <__swsetup_r+0x1e>
 8010530:	0758      	lsls	r0, r3, #29
 8010532:	d512      	bpl.n	801055a <__swsetup_r+0x7a>
 8010534:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010536:	b141      	cbz	r1, 801054a <__swsetup_r+0x6a>
 8010538:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801053c:	4299      	cmp	r1, r3
 801053e:	d002      	beq.n	8010546 <__swsetup_r+0x66>
 8010540:	4630      	mov	r0, r6
 8010542:	f7ff fc93 	bl	800fe6c <_free_r>
 8010546:	2300      	movs	r3, #0
 8010548:	6363      	str	r3, [r4, #52]	; 0x34
 801054a:	89a3      	ldrh	r3, [r4, #12]
 801054c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010550:	81a3      	strh	r3, [r4, #12]
 8010552:	2300      	movs	r3, #0
 8010554:	6063      	str	r3, [r4, #4]
 8010556:	6923      	ldr	r3, [r4, #16]
 8010558:	6023      	str	r3, [r4, #0]
 801055a:	89a3      	ldrh	r3, [r4, #12]
 801055c:	f043 0308 	orr.w	r3, r3, #8
 8010560:	81a3      	strh	r3, [r4, #12]
 8010562:	6923      	ldr	r3, [r4, #16]
 8010564:	b94b      	cbnz	r3, 801057a <__swsetup_r+0x9a>
 8010566:	89a3      	ldrh	r3, [r4, #12]
 8010568:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801056c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010570:	d003      	beq.n	801057a <__swsetup_r+0x9a>
 8010572:	4621      	mov	r1, r4
 8010574:	4630      	mov	r0, r6
 8010576:	f000 f95b 	bl	8010830 <__smakebuf_r>
 801057a:	89a0      	ldrh	r0, [r4, #12]
 801057c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010580:	f010 0301 	ands.w	r3, r0, #1
 8010584:	d00a      	beq.n	801059c <__swsetup_r+0xbc>
 8010586:	2300      	movs	r3, #0
 8010588:	60a3      	str	r3, [r4, #8]
 801058a:	6963      	ldr	r3, [r4, #20]
 801058c:	425b      	negs	r3, r3
 801058e:	61a3      	str	r3, [r4, #24]
 8010590:	6923      	ldr	r3, [r4, #16]
 8010592:	b943      	cbnz	r3, 80105a6 <__swsetup_r+0xc6>
 8010594:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010598:	d1ba      	bne.n	8010510 <__swsetup_r+0x30>
 801059a:	bd70      	pop	{r4, r5, r6, pc}
 801059c:	0781      	lsls	r1, r0, #30
 801059e:	bf58      	it	pl
 80105a0:	6963      	ldrpl	r3, [r4, #20]
 80105a2:	60a3      	str	r3, [r4, #8]
 80105a4:	e7f4      	b.n	8010590 <__swsetup_r+0xb0>
 80105a6:	2000      	movs	r0, #0
 80105a8:	e7f7      	b.n	801059a <__swsetup_r+0xba>
 80105aa:	bf00      	nop
 80105ac:	20002858 	.word	0x20002858
 80105b0:	08010bf4 	.word	0x08010bf4
 80105b4:	08010c14 	.word	0x08010c14
 80105b8:	08010bd4 	.word	0x08010bd4

080105bc <__assert_func>:
 80105bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80105be:	4614      	mov	r4, r2
 80105c0:	461a      	mov	r2, r3
 80105c2:	4b09      	ldr	r3, [pc, #36]	; (80105e8 <__assert_func+0x2c>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	4605      	mov	r5, r0
 80105c8:	68d8      	ldr	r0, [r3, #12]
 80105ca:	b14c      	cbz	r4, 80105e0 <__assert_func+0x24>
 80105cc:	4b07      	ldr	r3, [pc, #28]	; (80105ec <__assert_func+0x30>)
 80105ce:	9100      	str	r1, [sp, #0]
 80105d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80105d4:	4906      	ldr	r1, [pc, #24]	; (80105f0 <__assert_func+0x34>)
 80105d6:	462b      	mov	r3, r5
 80105d8:	f000 f8e0 	bl	801079c <fiprintf>
 80105dc:	f000 f9a5 	bl	801092a <abort>
 80105e0:	4b04      	ldr	r3, [pc, #16]	; (80105f4 <__assert_func+0x38>)
 80105e2:	461c      	mov	r4, r3
 80105e4:	e7f3      	b.n	80105ce <__assert_func+0x12>
 80105e6:	bf00      	nop
 80105e8:	20002858 	.word	0x20002858
 80105ec:	08010d9d 	.word	0x08010d9d
 80105f0:	08010daa 	.word	0x08010daa
 80105f4:	08010dd8 	.word	0x08010dd8

080105f8 <_close_r>:
 80105f8:	b538      	push	{r3, r4, r5, lr}
 80105fa:	4d06      	ldr	r5, [pc, #24]	; (8010614 <_close_r+0x1c>)
 80105fc:	2300      	movs	r3, #0
 80105fe:	4604      	mov	r4, r0
 8010600:	4608      	mov	r0, r1
 8010602:	602b      	str	r3, [r5, #0]
 8010604:	f7f1 faf9 	bl	8001bfa <_close>
 8010608:	1c43      	adds	r3, r0, #1
 801060a:	d102      	bne.n	8010612 <_close_r+0x1a>
 801060c:	682b      	ldr	r3, [r5, #0]
 801060e:	b103      	cbz	r3, 8010612 <_close_r+0x1a>
 8010610:	6023      	str	r3, [r4, #0]
 8010612:	bd38      	pop	{r3, r4, r5, pc}
 8010614:	20004c00 	.word	0x20004c00

08010618 <__sflush_r>:
 8010618:	898a      	ldrh	r2, [r1, #12]
 801061a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801061e:	4605      	mov	r5, r0
 8010620:	0710      	lsls	r0, r2, #28
 8010622:	460c      	mov	r4, r1
 8010624:	d458      	bmi.n	80106d8 <__sflush_r+0xc0>
 8010626:	684b      	ldr	r3, [r1, #4]
 8010628:	2b00      	cmp	r3, #0
 801062a:	dc05      	bgt.n	8010638 <__sflush_r+0x20>
 801062c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801062e:	2b00      	cmp	r3, #0
 8010630:	dc02      	bgt.n	8010638 <__sflush_r+0x20>
 8010632:	2000      	movs	r0, #0
 8010634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010638:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801063a:	2e00      	cmp	r6, #0
 801063c:	d0f9      	beq.n	8010632 <__sflush_r+0x1a>
 801063e:	2300      	movs	r3, #0
 8010640:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010644:	682f      	ldr	r7, [r5, #0]
 8010646:	602b      	str	r3, [r5, #0]
 8010648:	d032      	beq.n	80106b0 <__sflush_r+0x98>
 801064a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801064c:	89a3      	ldrh	r3, [r4, #12]
 801064e:	075a      	lsls	r2, r3, #29
 8010650:	d505      	bpl.n	801065e <__sflush_r+0x46>
 8010652:	6863      	ldr	r3, [r4, #4]
 8010654:	1ac0      	subs	r0, r0, r3
 8010656:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010658:	b10b      	cbz	r3, 801065e <__sflush_r+0x46>
 801065a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801065c:	1ac0      	subs	r0, r0, r3
 801065e:	2300      	movs	r3, #0
 8010660:	4602      	mov	r2, r0
 8010662:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010664:	6a21      	ldr	r1, [r4, #32]
 8010666:	4628      	mov	r0, r5
 8010668:	47b0      	blx	r6
 801066a:	1c43      	adds	r3, r0, #1
 801066c:	89a3      	ldrh	r3, [r4, #12]
 801066e:	d106      	bne.n	801067e <__sflush_r+0x66>
 8010670:	6829      	ldr	r1, [r5, #0]
 8010672:	291d      	cmp	r1, #29
 8010674:	d82c      	bhi.n	80106d0 <__sflush_r+0xb8>
 8010676:	4a2a      	ldr	r2, [pc, #168]	; (8010720 <__sflush_r+0x108>)
 8010678:	40ca      	lsrs	r2, r1
 801067a:	07d6      	lsls	r6, r2, #31
 801067c:	d528      	bpl.n	80106d0 <__sflush_r+0xb8>
 801067e:	2200      	movs	r2, #0
 8010680:	6062      	str	r2, [r4, #4]
 8010682:	04d9      	lsls	r1, r3, #19
 8010684:	6922      	ldr	r2, [r4, #16]
 8010686:	6022      	str	r2, [r4, #0]
 8010688:	d504      	bpl.n	8010694 <__sflush_r+0x7c>
 801068a:	1c42      	adds	r2, r0, #1
 801068c:	d101      	bne.n	8010692 <__sflush_r+0x7a>
 801068e:	682b      	ldr	r3, [r5, #0]
 8010690:	b903      	cbnz	r3, 8010694 <__sflush_r+0x7c>
 8010692:	6560      	str	r0, [r4, #84]	; 0x54
 8010694:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010696:	602f      	str	r7, [r5, #0]
 8010698:	2900      	cmp	r1, #0
 801069a:	d0ca      	beq.n	8010632 <__sflush_r+0x1a>
 801069c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80106a0:	4299      	cmp	r1, r3
 80106a2:	d002      	beq.n	80106aa <__sflush_r+0x92>
 80106a4:	4628      	mov	r0, r5
 80106a6:	f7ff fbe1 	bl	800fe6c <_free_r>
 80106aa:	2000      	movs	r0, #0
 80106ac:	6360      	str	r0, [r4, #52]	; 0x34
 80106ae:	e7c1      	b.n	8010634 <__sflush_r+0x1c>
 80106b0:	6a21      	ldr	r1, [r4, #32]
 80106b2:	2301      	movs	r3, #1
 80106b4:	4628      	mov	r0, r5
 80106b6:	47b0      	blx	r6
 80106b8:	1c41      	adds	r1, r0, #1
 80106ba:	d1c7      	bne.n	801064c <__sflush_r+0x34>
 80106bc:	682b      	ldr	r3, [r5, #0]
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d0c4      	beq.n	801064c <__sflush_r+0x34>
 80106c2:	2b1d      	cmp	r3, #29
 80106c4:	d001      	beq.n	80106ca <__sflush_r+0xb2>
 80106c6:	2b16      	cmp	r3, #22
 80106c8:	d101      	bne.n	80106ce <__sflush_r+0xb6>
 80106ca:	602f      	str	r7, [r5, #0]
 80106cc:	e7b1      	b.n	8010632 <__sflush_r+0x1a>
 80106ce:	89a3      	ldrh	r3, [r4, #12]
 80106d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106d4:	81a3      	strh	r3, [r4, #12]
 80106d6:	e7ad      	b.n	8010634 <__sflush_r+0x1c>
 80106d8:	690f      	ldr	r7, [r1, #16]
 80106da:	2f00      	cmp	r7, #0
 80106dc:	d0a9      	beq.n	8010632 <__sflush_r+0x1a>
 80106de:	0793      	lsls	r3, r2, #30
 80106e0:	680e      	ldr	r6, [r1, #0]
 80106e2:	bf08      	it	eq
 80106e4:	694b      	ldreq	r3, [r1, #20]
 80106e6:	600f      	str	r7, [r1, #0]
 80106e8:	bf18      	it	ne
 80106ea:	2300      	movne	r3, #0
 80106ec:	eba6 0807 	sub.w	r8, r6, r7
 80106f0:	608b      	str	r3, [r1, #8]
 80106f2:	f1b8 0f00 	cmp.w	r8, #0
 80106f6:	dd9c      	ble.n	8010632 <__sflush_r+0x1a>
 80106f8:	6a21      	ldr	r1, [r4, #32]
 80106fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80106fc:	4643      	mov	r3, r8
 80106fe:	463a      	mov	r2, r7
 8010700:	4628      	mov	r0, r5
 8010702:	47b0      	blx	r6
 8010704:	2800      	cmp	r0, #0
 8010706:	dc06      	bgt.n	8010716 <__sflush_r+0xfe>
 8010708:	89a3      	ldrh	r3, [r4, #12]
 801070a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801070e:	81a3      	strh	r3, [r4, #12]
 8010710:	f04f 30ff 	mov.w	r0, #4294967295
 8010714:	e78e      	b.n	8010634 <__sflush_r+0x1c>
 8010716:	4407      	add	r7, r0
 8010718:	eba8 0800 	sub.w	r8, r8, r0
 801071c:	e7e9      	b.n	80106f2 <__sflush_r+0xda>
 801071e:	bf00      	nop
 8010720:	20400001 	.word	0x20400001

08010724 <_fflush_r>:
 8010724:	b538      	push	{r3, r4, r5, lr}
 8010726:	690b      	ldr	r3, [r1, #16]
 8010728:	4605      	mov	r5, r0
 801072a:	460c      	mov	r4, r1
 801072c:	b913      	cbnz	r3, 8010734 <_fflush_r+0x10>
 801072e:	2500      	movs	r5, #0
 8010730:	4628      	mov	r0, r5
 8010732:	bd38      	pop	{r3, r4, r5, pc}
 8010734:	b118      	cbz	r0, 801073e <_fflush_r+0x1a>
 8010736:	6983      	ldr	r3, [r0, #24]
 8010738:	b90b      	cbnz	r3, 801073e <_fflush_r+0x1a>
 801073a:	f7fe ff4f 	bl	800f5dc <__sinit>
 801073e:	4b14      	ldr	r3, [pc, #80]	; (8010790 <_fflush_r+0x6c>)
 8010740:	429c      	cmp	r4, r3
 8010742:	d11b      	bne.n	801077c <_fflush_r+0x58>
 8010744:	686c      	ldr	r4, [r5, #4]
 8010746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d0ef      	beq.n	801072e <_fflush_r+0xa>
 801074e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010750:	07d0      	lsls	r0, r2, #31
 8010752:	d404      	bmi.n	801075e <_fflush_r+0x3a>
 8010754:	0599      	lsls	r1, r3, #22
 8010756:	d402      	bmi.n	801075e <_fflush_r+0x3a>
 8010758:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801075a:	f7fe ffe2 	bl	800f722 <__retarget_lock_acquire_recursive>
 801075e:	4628      	mov	r0, r5
 8010760:	4621      	mov	r1, r4
 8010762:	f7ff ff59 	bl	8010618 <__sflush_r>
 8010766:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010768:	07da      	lsls	r2, r3, #31
 801076a:	4605      	mov	r5, r0
 801076c:	d4e0      	bmi.n	8010730 <_fflush_r+0xc>
 801076e:	89a3      	ldrh	r3, [r4, #12]
 8010770:	059b      	lsls	r3, r3, #22
 8010772:	d4dd      	bmi.n	8010730 <_fflush_r+0xc>
 8010774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010776:	f7fe ffd5 	bl	800f724 <__retarget_lock_release_recursive>
 801077a:	e7d9      	b.n	8010730 <_fflush_r+0xc>
 801077c:	4b05      	ldr	r3, [pc, #20]	; (8010794 <_fflush_r+0x70>)
 801077e:	429c      	cmp	r4, r3
 8010780:	d101      	bne.n	8010786 <_fflush_r+0x62>
 8010782:	68ac      	ldr	r4, [r5, #8]
 8010784:	e7df      	b.n	8010746 <_fflush_r+0x22>
 8010786:	4b04      	ldr	r3, [pc, #16]	; (8010798 <_fflush_r+0x74>)
 8010788:	429c      	cmp	r4, r3
 801078a:	bf08      	it	eq
 801078c:	68ec      	ldreq	r4, [r5, #12]
 801078e:	e7da      	b.n	8010746 <_fflush_r+0x22>
 8010790:	08010bf4 	.word	0x08010bf4
 8010794:	08010c14 	.word	0x08010c14
 8010798:	08010bd4 	.word	0x08010bd4

0801079c <fiprintf>:
 801079c:	b40e      	push	{r1, r2, r3}
 801079e:	b503      	push	{r0, r1, lr}
 80107a0:	4601      	mov	r1, r0
 80107a2:	ab03      	add	r3, sp, #12
 80107a4:	4805      	ldr	r0, [pc, #20]	; (80107bc <fiprintf+0x20>)
 80107a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80107aa:	6800      	ldr	r0, [r0, #0]
 80107ac:	9301      	str	r3, [sp, #4]
 80107ae:	f7ff fc67 	bl	8010080 <_vfiprintf_r>
 80107b2:	b002      	add	sp, #8
 80107b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80107b8:	b003      	add	sp, #12
 80107ba:	4770      	bx	lr
 80107bc:	20002858 	.word	0x20002858

080107c0 <_lseek_r>:
 80107c0:	b538      	push	{r3, r4, r5, lr}
 80107c2:	4d07      	ldr	r5, [pc, #28]	; (80107e0 <_lseek_r+0x20>)
 80107c4:	4604      	mov	r4, r0
 80107c6:	4608      	mov	r0, r1
 80107c8:	4611      	mov	r1, r2
 80107ca:	2200      	movs	r2, #0
 80107cc:	602a      	str	r2, [r5, #0]
 80107ce:	461a      	mov	r2, r3
 80107d0:	f7f1 fa3a 	bl	8001c48 <_lseek>
 80107d4:	1c43      	adds	r3, r0, #1
 80107d6:	d102      	bne.n	80107de <_lseek_r+0x1e>
 80107d8:	682b      	ldr	r3, [r5, #0]
 80107da:	b103      	cbz	r3, 80107de <_lseek_r+0x1e>
 80107dc:	6023      	str	r3, [r4, #0]
 80107de:	bd38      	pop	{r3, r4, r5, pc}
 80107e0:	20004c00 	.word	0x20004c00

080107e4 <__swhatbuf_r>:
 80107e4:	b570      	push	{r4, r5, r6, lr}
 80107e6:	460e      	mov	r6, r1
 80107e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107ec:	2900      	cmp	r1, #0
 80107ee:	b096      	sub	sp, #88	; 0x58
 80107f0:	4614      	mov	r4, r2
 80107f2:	461d      	mov	r5, r3
 80107f4:	da08      	bge.n	8010808 <__swhatbuf_r+0x24>
 80107f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80107fa:	2200      	movs	r2, #0
 80107fc:	602a      	str	r2, [r5, #0]
 80107fe:	061a      	lsls	r2, r3, #24
 8010800:	d410      	bmi.n	8010824 <__swhatbuf_r+0x40>
 8010802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010806:	e00e      	b.n	8010826 <__swhatbuf_r+0x42>
 8010808:	466a      	mov	r2, sp
 801080a:	f000 f895 	bl	8010938 <_fstat_r>
 801080e:	2800      	cmp	r0, #0
 8010810:	dbf1      	blt.n	80107f6 <__swhatbuf_r+0x12>
 8010812:	9a01      	ldr	r2, [sp, #4]
 8010814:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010818:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801081c:	425a      	negs	r2, r3
 801081e:	415a      	adcs	r2, r3
 8010820:	602a      	str	r2, [r5, #0]
 8010822:	e7ee      	b.n	8010802 <__swhatbuf_r+0x1e>
 8010824:	2340      	movs	r3, #64	; 0x40
 8010826:	2000      	movs	r0, #0
 8010828:	6023      	str	r3, [r4, #0]
 801082a:	b016      	add	sp, #88	; 0x58
 801082c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010830 <__smakebuf_r>:
 8010830:	898b      	ldrh	r3, [r1, #12]
 8010832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010834:	079d      	lsls	r5, r3, #30
 8010836:	4606      	mov	r6, r0
 8010838:	460c      	mov	r4, r1
 801083a:	d507      	bpl.n	801084c <__smakebuf_r+0x1c>
 801083c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010840:	6023      	str	r3, [r4, #0]
 8010842:	6123      	str	r3, [r4, #16]
 8010844:	2301      	movs	r3, #1
 8010846:	6163      	str	r3, [r4, #20]
 8010848:	b002      	add	sp, #8
 801084a:	bd70      	pop	{r4, r5, r6, pc}
 801084c:	ab01      	add	r3, sp, #4
 801084e:	466a      	mov	r2, sp
 8010850:	f7ff ffc8 	bl	80107e4 <__swhatbuf_r>
 8010854:	9900      	ldr	r1, [sp, #0]
 8010856:	4605      	mov	r5, r0
 8010858:	4630      	mov	r0, r6
 801085a:	f7ff fb73 	bl	800ff44 <_malloc_r>
 801085e:	b948      	cbnz	r0, 8010874 <__smakebuf_r+0x44>
 8010860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010864:	059a      	lsls	r2, r3, #22
 8010866:	d4ef      	bmi.n	8010848 <__smakebuf_r+0x18>
 8010868:	f023 0303 	bic.w	r3, r3, #3
 801086c:	f043 0302 	orr.w	r3, r3, #2
 8010870:	81a3      	strh	r3, [r4, #12]
 8010872:	e7e3      	b.n	801083c <__smakebuf_r+0xc>
 8010874:	4b0d      	ldr	r3, [pc, #52]	; (80108ac <__smakebuf_r+0x7c>)
 8010876:	62b3      	str	r3, [r6, #40]	; 0x28
 8010878:	89a3      	ldrh	r3, [r4, #12]
 801087a:	6020      	str	r0, [r4, #0]
 801087c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010880:	81a3      	strh	r3, [r4, #12]
 8010882:	9b00      	ldr	r3, [sp, #0]
 8010884:	6163      	str	r3, [r4, #20]
 8010886:	9b01      	ldr	r3, [sp, #4]
 8010888:	6120      	str	r0, [r4, #16]
 801088a:	b15b      	cbz	r3, 80108a4 <__smakebuf_r+0x74>
 801088c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010890:	4630      	mov	r0, r6
 8010892:	f000 f863 	bl	801095c <_isatty_r>
 8010896:	b128      	cbz	r0, 80108a4 <__smakebuf_r+0x74>
 8010898:	89a3      	ldrh	r3, [r4, #12]
 801089a:	f023 0303 	bic.w	r3, r3, #3
 801089e:	f043 0301 	orr.w	r3, r3, #1
 80108a2:	81a3      	strh	r3, [r4, #12]
 80108a4:	89a0      	ldrh	r0, [r4, #12]
 80108a6:	4305      	orrs	r5, r0
 80108a8:	81a5      	strh	r5, [r4, #12]
 80108aa:	e7cd      	b.n	8010848 <__smakebuf_r+0x18>
 80108ac:	0800f575 	.word	0x0800f575

080108b0 <__ascii_mbtowc>:
 80108b0:	b082      	sub	sp, #8
 80108b2:	b901      	cbnz	r1, 80108b6 <__ascii_mbtowc+0x6>
 80108b4:	a901      	add	r1, sp, #4
 80108b6:	b142      	cbz	r2, 80108ca <__ascii_mbtowc+0x1a>
 80108b8:	b14b      	cbz	r3, 80108ce <__ascii_mbtowc+0x1e>
 80108ba:	7813      	ldrb	r3, [r2, #0]
 80108bc:	600b      	str	r3, [r1, #0]
 80108be:	7812      	ldrb	r2, [r2, #0]
 80108c0:	1e10      	subs	r0, r2, #0
 80108c2:	bf18      	it	ne
 80108c4:	2001      	movne	r0, #1
 80108c6:	b002      	add	sp, #8
 80108c8:	4770      	bx	lr
 80108ca:	4610      	mov	r0, r2
 80108cc:	e7fb      	b.n	80108c6 <__ascii_mbtowc+0x16>
 80108ce:	f06f 0001 	mvn.w	r0, #1
 80108d2:	e7f8      	b.n	80108c6 <__ascii_mbtowc+0x16>

080108d4 <__malloc_lock>:
 80108d4:	4801      	ldr	r0, [pc, #4]	; (80108dc <__malloc_lock+0x8>)
 80108d6:	f7fe bf24 	b.w	800f722 <__retarget_lock_acquire_recursive>
 80108da:	bf00      	nop
 80108dc:	20004bf4 	.word	0x20004bf4

080108e0 <__malloc_unlock>:
 80108e0:	4801      	ldr	r0, [pc, #4]	; (80108e8 <__malloc_unlock+0x8>)
 80108e2:	f7fe bf1f 	b.w	800f724 <__retarget_lock_release_recursive>
 80108e6:	bf00      	nop
 80108e8:	20004bf4 	.word	0x20004bf4

080108ec <_read_r>:
 80108ec:	b538      	push	{r3, r4, r5, lr}
 80108ee:	4d07      	ldr	r5, [pc, #28]	; (801090c <_read_r+0x20>)
 80108f0:	4604      	mov	r4, r0
 80108f2:	4608      	mov	r0, r1
 80108f4:	4611      	mov	r1, r2
 80108f6:	2200      	movs	r2, #0
 80108f8:	602a      	str	r2, [r5, #0]
 80108fa:	461a      	mov	r2, r3
 80108fc:	f7f1 f944 	bl	8001b88 <_read>
 8010900:	1c43      	adds	r3, r0, #1
 8010902:	d102      	bne.n	801090a <_read_r+0x1e>
 8010904:	682b      	ldr	r3, [r5, #0]
 8010906:	b103      	cbz	r3, 801090a <_read_r+0x1e>
 8010908:	6023      	str	r3, [r4, #0]
 801090a:	bd38      	pop	{r3, r4, r5, pc}
 801090c:	20004c00 	.word	0x20004c00

08010910 <__ascii_wctomb>:
 8010910:	b149      	cbz	r1, 8010926 <__ascii_wctomb+0x16>
 8010912:	2aff      	cmp	r2, #255	; 0xff
 8010914:	bf85      	ittet	hi
 8010916:	238a      	movhi	r3, #138	; 0x8a
 8010918:	6003      	strhi	r3, [r0, #0]
 801091a:	700a      	strbls	r2, [r1, #0]
 801091c:	f04f 30ff 	movhi.w	r0, #4294967295
 8010920:	bf98      	it	ls
 8010922:	2001      	movls	r0, #1
 8010924:	4770      	bx	lr
 8010926:	4608      	mov	r0, r1
 8010928:	4770      	bx	lr

0801092a <abort>:
 801092a:	b508      	push	{r3, lr}
 801092c:	2006      	movs	r0, #6
 801092e:	f000 f84d 	bl	80109cc <raise>
 8010932:	2001      	movs	r0, #1
 8010934:	f7f1 f91e 	bl	8001b74 <_exit>

08010938 <_fstat_r>:
 8010938:	b538      	push	{r3, r4, r5, lr}
 801093a:	4d07      	ldr	r5, [pc, #28]	; (8010958 <_fstat_r+0x20>)
 801093c:	2300      	movs	r3, #0
 801093e:	4604      	mov	r4, r0
 8010940:	4608      	mov	r0, r1
 8010942:	4611      	mov	r1, r2
 8010944:	602b      	str	r3, [r5, #0]
 8010946:	f7f1 f964 	bl	8001c12 <_fstat>
 801094a:	1c43      	adds	r3, r0, #1
 801094c:	d102      	bne.n	8010954 <_fstat_r+0x1c>
 801094e:	682b      	ldr	r3, [r5, #0]
 8010950:	b103      	cbz	r3, 8010954 <_fstat_r+0x1c>
 8010952:	6023      	str	r3, [r4, #0]
 8010954:	bd38      	pop	{r3, r4, r5, pc}
 8010956:	bf00      	nop
 8010958:	20004c00 	.word	0x20004c00

0801095c <_isatty_r>:
 801095c:	b538      	push	{r3, r4, r5, lr}
 801095e:	4d06      	ldr	r5, [pc, #24]	; (8010978 <_isatty_r+0x1c>)
 8010960:	2300      	movs	r3, #0
 8010962:	4604      	mov	r4, r0
 8010964:	4608      	mov	r0, r1
 8010966:	602b      	str	r3, [r5, #0]
 8010968:	f7f1 f963 	bl	8001c32 <_isatty>
 801096c:	1c43      	adds	r3, r0, #1
 801096e:	d102      	bne.n	8010976 <_isatty_r+0x1a>
 8010970:	682b      	ldr	r3, [r5, #0]
 8010972:	b103      	cbz	r3, 8010976 <_isatty_r+0x1a>
 8010974:	6023      	str	r3, [r4, #0]
 8010976:	bd38      	pop	{r3, r4, r5, pc}
 8010978:	20004c00 	.word	0x20004c00

0801097c <_raise_r>:
 801097c:	291f      	cmp	r1, #31
 801097e:	b538      	push	{r3, r4, r5, lr}
 8010980:	4604      	mov	r4, r0
 8010982:	460d      	mov	r5, r1
 8010984:	d904      	bls.n	8010990 <_raise_r+0x14>
 8010986:	2316      	movs	r3, #22
 8010988:	6003      	str	r3, [r0, #0]
 801098a:	f04f 30ff 	mov.w	r0, #4294967295
 801098e:	bd38      	pop	{r3, r4, r5, pc}
 8010990:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010992:	b112      	cbz	r2, 801099a <_raise_r+0x1e>
 8010994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010998:	b94b      	cbnz	r3, 80109ae <_raise_r+0x32>
 801099a:	4620      	mov	r0, r4
 801099c:	f000 f830 	bl	8010a00 <_getpid_r>
 80109a0:	462a      	mov	r2, r5
 80109a2:	4601      	mov	r1, r0
 80109a4:	4620      	mov	r0, r4
 80109a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109aa:	f000 b817 	b.w	80109dc <_kill_r>
 80109ae:	2b01      	cmp	r3, #1
 80109b0:	d00a      	beq.n	80109c8 <_raise_r+0x4c>
 80109b2:	1c59      	adds	r1, r3, #1
 80109b4:	d103      	bne.n	80109be <_raise_r+0x42>
 80109b6:	2316      	movs	r3, #22
 80109b8:	6003      	str	r3, [r0, #0]
 80109ba:	2001      	movs	r0, #1
 80109bc:	e7e7      	b.n	801098e <_raise_r+0x12>
 80109be:	2400      	movs	r4, #0
 80109c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80109c4:	4628      	mov	r0, r5
 80109c6:	4798      	blx	r3
 80109c8:	2000      	movs	r0, #0
 80109ca:	e7e0      	b.n	801098e <_raise_r+0x12>

080109cc <raise>:
 80109cc:	4b02      	ldr	r3, [pc, #8]	; (80109d8 <raise+0xc>)
 80109ce:	4601      	mov	r1, r0
 80109d0:	6818      	ldr	r0, [r3, #0]
 80109d2:	f7ff bfd3 	b.w	801097c <_raise_r>
 80109d6:	bf00      	nop
 80109d8:	20002858 	.word	0x20002858

080109dc <_kill_r>:
 80109dc:	b538      	push	{r3, r4, r5, lr}
 80109de:	4d07      	ldr	r5, [pc, #28]	; (80109fc <_kill_r+0x20>)
 80109e0:	2300      	movs	r3, #0
 80109e2:	4604      	mov	r4, r0
 80109e4:	4608      	mov	r0, r1
 80109e6:	4611      	mov	r1, r2
 80109e8:	602b      	str	r3, [r5, #0]
 80109ea:	f7f1 f8b3 	bl	8001b54 <_kill>
 80109ee:	1c43      	adds	r3, r0, #1
 80109f0:	d102      	bne.n	80109f8 <_kill_r+0x1c>
 80109f2:	682b      	ldr	r3, [r5, #0]
 80109f4:	b103      	cbz	r3, 80109f8 <_kill_r+0x1c>
 80109f6:	6023      	str	r3, [r4, #0]
 80109f8:	bd38      	pop	{r3, r4, r5, pc}
 80109fa:	bf00      	nop
 80109fc:	20004c00 	.word	0x20004c00

08010a00 <_getpid_r>:
 8010a00:	f7f1 b8a0 	b.w	8001b44 <_getpid>

08010a04 <_init>:
 8010a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a06:	bf00      	nop
 8010a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a0a:	bc08      	pop	{r3}
 8010a0c:	469e      	mov	lr, r3
 8010a0e:	4770      	bx	lr

08010a10 <_fini>:
 8010a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a12:	bf00      	nop
 8010a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a16:	bc08      	pop	{r3}
 8010a18:	469e      	mov	lr, r3
 8010a1a:	4770      	bx	lr
