;
; FujiNet Project
;
; Vintage Macintosh Microfloppy Controller Interface
; Reads the drive phases and output a dcd_latch bit 
;

.define ENABLE 7

.program dcd_latch
start:
    wait 0 gpio ENABLE
    mov osr, pins   ; read the GPIO's into the output shift register
    out y, 3        ; shift the 3 LSBs into Y
    pull noblock    ; get the dcd_latch word into OSR, if no new word in FIFO, get it from X
    mov x, osr      ; put the osr back into X in case it's new
.wrap_target
    jmp y-- loop    ; if y>0 goto to loop and decrement y
    out pins, 1     ; output the desired bit
    jmp start       ; do it again
loop:
    out null, 1     ; get rid of a bit
.wrap               


% c-sdk {
// this is a raw helper function for use by the user which sets up the GPIO input and output, and configures the SM to output on a particular pin

void dcd_latch_program_init(PIO pio, uint sm, uint offset, uint in_pin, uint out_pin) {
   // configure a SM
   pio_sm_config c = dcd_latch_program_get_default_config(offset);
   // set the out pin to out_pin
   sm_config_set_out_pins(&c, out_pin, 1);
   // start at in_pin to read in the phases
   sm_config_set_in_pins(&c, in_pin); 
   // get 8 bit dcd_latch values through the OSR from the main program
   sm_config_set_out_shift(&c, true, false, 8);
   // set out_pin as a GPIO output connected to this SM
   pio_gpio_init(pio, out_pin);
   pio_sm_set_consecutive_pindirs(pio, sm, out_pin, 1, true); // TODO change back - manually set output for now
   // sm_config_set_set_pins(&c, pin, 1);
   // initialize
   pio_sm_init(pio, sm, offset, &c);
}
%}