# Clock_in_FPGA
 Create a digital clock using VHDL

![RTL_VHDL](https://user-images.githubusercontent.com/93321915/161105439-25dc65d8-6982-42ea-a06f-7d0552b33e8a.JPG)
![clock_Simulation](https://user-images.githubusercontent.com/93321915/161105445-004343c8-346c-408f-b9d4-91565d20af72.JPG)

