-- generated by newgenasym Fri Jul 08 09:35:25 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hc_49s_g20ssa_8m is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end hc_49s_g20ssa_8m;
