
synthesis -f "testNCO_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Oct 29 21:13:54 2024


Command Line:  synthesis -f testNCO_impl1_lattice.synproj -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/alberto/Lattice/testNCO (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/alberto/Lattice/testNCO/impl1 (searchpath added)
-p C:/Users/alberto/Lattice/testNCO (searchpath added)
Verilog design file = C:/Users/alberto/Lattice/testNCO/impl1/source/NCO.v
Verilog design file = C:/Users/alberto/Lattice/testNCO/impl1/source/top.v
Verilog design file = C:/Users/alberto/Lattice/testNCO/PLL.v
Verilog design file = C:/Users/alberto/Lattice/testNCO/PLL_TX.v
Verilog design file = C:/Users/alberto/Lattice/testNCO/SinCos.v
NGD file = testNCO_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/alberto/lattice/testnco/impl1/source/nco.v. VERI-1482
Analyzing Verilog file c:/users/alberto/lattice/testnco/impl1/source/top.v. VERI-1482
    <postMsg mid="35901372" type="Warning" dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/impl1/source/top.v(28): " arg1="clk_adc" arg2="c:/users/alberto/lattice/testnco/impl1/source/top.v" arg3="28"  />
Analyzing Verilog file c:/users/alberto/lattice/testnco/pll.v. VERI-1482
Analyzing Verilog file c:/users/alberto/lattice/testnco/pll_tx.v. VERI-1482
Analyzing Verilog file c:/users/alberto/lattice/testnco/sincos.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/impl1/source/top.v(14): " arg1="top" arg2="c:/users/alberto/lattice/testnco/impl1/source/top.v" arg3="14"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1032): " arg1="PUR" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1032"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/sincos.v(8): " arg1="SinCos" arg2="c:/users/alberto/lattice/testnco/sincos.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(563): " arg1="INV" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="563"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1173): " arg1="XOR2" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1173"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051): " arg1="ROM16X1A(initval=16&apos;b1111111111111110)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1051"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC_renamed_due_excessive_length_1" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC(RESETMODE=&quot;ASYNC&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): " arg1="FD1P3DX" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="187"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(723): " arg1="MUX21" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="723"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/impl1/source/nco.v(13): " arg1="nco_sig" arg2="c:/users/alberto/lattice/testnco/impl1/source/nco.v" arg3="13"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/pll.v(8): " arg1="PLL" arg2="c:/users/alberto/lattice/testnco/pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=15,CLKOP_DIV=4,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=3,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/pll_tx.v(8): " arg1="PLL_TX" arg2="c:/users/alberto/lattice/testnco/pll_tx.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKOP_DIV=24,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=23,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="54" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="53" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="52" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="51" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="50" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="49" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="48" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="46" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="45" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="44" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="43" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="42" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="41" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="40" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="39" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="38" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="37" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="phase_inc_carrGen"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="63" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="62" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="61" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="60" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="59" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="58" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="57" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="56" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="54" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="53" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="52" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="51" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="50" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="49" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="48" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="46" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="45" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="44" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="43" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="42" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="41" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="40" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="39" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="38" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="37" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="phase_inc_carrGen1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="phase_inc_carrGen1"  />



    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/alberto/lattice/testnco/impl1/source/nco.v(35): " arg1="\ncoGen/phase_accum_i28" arg2="c:/users/alberto/lattice/testnco/impl1/source/nco.v" arg3="35"  />
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_28.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Duplicate register/latch removal. \SinCos1/FF_32 is a one-to-one match with \SinCos1/FF_33.
Duplicate register/latch removal. \SinCos1/FF_31 is a one-to-one match with \SinCos1/FF_32.
Duplicate register/latch removal. \SinCos1/FF_29 is a one-to-one match with \SinCos1/FF_31.
Duplicate register/latch removal. \SinCos1/FF_30 is a one-to-one match with \SinCos1/FF_29.
Duplicate register/latch removal. \SinCos1/FF_28 is a one-to-one match with \SinCos1/FF_30.
Applying 100.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    134 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file testNCO_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 27 of 7209 (0 % )
AND2 => 1
DP8KC => 2
EHXPLLJ => 2
FADD2B => 11
FD1P3DX => 22
FD1S3AX => 5
GSR => 1
IB => 1
INV => 20
LUT4 => 6
MUX21 => 36
OB => 21
PUR => 1
ROM16X1A => 3
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : clk_adc_c, loads : 28
  Net : osc_clk, loads : 6
  Net : ncoGen/TX_NCO_c_9, loads : 4
  Net : XIn_c, loads : 1
  Net : PLL2/TX_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SinCos1/mx_ctrl_r, loads : 17
  Net : SinCos1/sinromoutsel, loads : 10
  Net : SinCos1/sinout_sel, loads : 10
  Net : n574, loads : 6
  Net : ncoGen/phase_accum_60, loads : 4
  Net : ncoGen/phase_accum_61, loads : 3
  Net : SinCos1/rom_addr0_r_1, loads : 3
  Net : SinCos1/rom_addr0_r_2, loads : 3
  Net : SinCos1/rom_addr0_r_4, loads : 3
  Net : SinCos1/rom_addr0_r_3, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets clk_adc_c]               |  100.000 MHz|   53.778 MHz|    10 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets osc_clk]                 |  100.000 MHz|  285.714 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 59.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.828  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "testNCO_impl1.ngd" -o "testNCO_impl1_map.ncd" -pr "testNCO_impl1.prf" -mp "testNCO_impl1.mrp" -lpf "C:/Users/alberto/Lattice/testNCO/impl1/testNCO_impl1.lpf" -lpf "C:/Users/alberto/Lattice/testNCO/testNCO.lpf"  -c 0           
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: testNCO_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     27 out of  7209 (0%)
      PFU registers:           27 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        29 out of  3432 (1%)
      SLICEs as Logic/ROM:     29 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         58 out of  6864 (1%)
      Number used as logic LUTs:         36
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 22 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net osc_clk: 5 loads, 5 rising, 0 falling (Driver: PLL1/PLLInst_0 )
     Net TX_NCO_c_9: 1 loads, 1 rising, 0 falling (Driver: ncoGen/phase_accum_i63 )
     Net XIn_c: 1 loads, 1 rising, 0 falling (Driver: PIO XIn )
     Net clk_adc_c: 16 loads, 16 rising, 0 falling (Driver: clk_adc_9 )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SinCos1/mx_ctrl_r: 17 loads
     Net SinCos1/sinout_sel: 10 loads
     Net SinCos1/sinromoutsel: 10 loads
     Net phase_accum_60: 5 loads
     Net phase_accum_61: 4 loads
     Net phase_accum_62: 3 loads
     Net SinCos1/rom_addr0_r_1: 3 loads
     Net SinCos1/rom_addr0_r_2: 3 loads
     Net SinCos1/rom_addr0_r_3: 3 loads
     Net SinCos1/rom_addr0_r_4: 3 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 59 MB

Dumping design to file testNCO_impl1_map.ncd.

ncd2vdb "testNCO_impl1_map.ncd" ".vdbs/testNCO_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "testNCO_impl1.p2t" -f "testNCO_impl1.p3t" -tf "testNCO_impl1.pt" "testNCO_impl1_map.ncd" "testNCO_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "testNCO_impl1_map.ncd"
Tue Oct 29 21:13:57 2024

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 testNCO_impl1_map.ncd testNCO_impl1.dir/5_1.ncd testNCO_impl1.prf
Preference file: testNCO_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file testNCO_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   22+4(JTAG)/336     8% used
                  22+4(JTAG)/115     23% bonded

   SLICE             29/3432         <1% used

   EBR                2/26            7% used
   PLL                2/2           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 103
Number of Connections: 235

Pin Constraint Summary:
   13 out of 22 pins locked (59% locked).

    <postMsg mid="61091062" type="Warning" dynamic="0" navigation="0"  />
The following 3 signals are selected to use the primary clock routing resources:
    osc_clk (driver: PLL1/PLLInst_0, clk load #: 4)
    TX_c (driver: PLL2/PLLInst_0, clk load #: 0)
    clk_adc_c (driver: SLICE_25, clk load #: 16)


No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 26054.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  23218
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 2 out of 2 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "osc_clk" from CLKOP on comp "PLL1/PLLInst_0" on PLL site "LPLL", clk load = 4
  PRIMARY "TX_c" from CLKOP on comp "PLL2/PLLInst_0" on PLL site "RPLL", clk load = 0
  PRIMARY "clk_adc_c" from Q0 on comp "SLICE_25" on site "R2C19C", clk load = 16

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   22 + 4(JTAG) out of 336 (7.7%) PIO sites used.
   22 + 4(JTAG) out of 115 (22.6%) bonded PIO sites used.
   Number of PIO comps: 22; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 2 / 28 (  7%) | 2.5V       | -         |
| 1        | 9 / 29 ( 31%) | 2.5V       | -         |
| 2        | 2 / 29 (  6%) | 3.3V       | -         |
| 3        | 2 / 9 ( 22%)  | 2.5V       | -         |
| 4        | 6 / 10 ( 60%) | 2.5V       | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file testNCO_impl1.dir/5_1.ncd.

0 connections routed; 235 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=TX_NCO_c_9 loads=4 clock_loads=1"  />

Completed router resource preassignment. Real time: 13 secs 

Start NBR router at 21:14:10 10/29/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:14:10 10/29/24

Start NBR section for initial routing at 21:14:10 10/29/24
Level 1, iteration 1
0(0.00%) conflict; 185(78.72%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.543ns/0.000ns; real time: 14 secs 
Level 2, iteration 1
0(0.00%) conflict; 184(78.30%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.493ns/0.000ns; real time: 14 secs 
Level 3, iteration 1
0(0.00%) conflict; 184(78.30%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.543ns/0.000ns; real time: 14 secs 
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.787ns/0.000ns; real time: 14 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:14:11 10/29/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.787ns/0.000ns; real time: 14 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:14:11 10/29/24
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.113ns/0.000ns; real time: 15 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.768ns/0.000ns; real time: 15 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.768ns/0.000ns; real time: 15 secs 

Start NBR section for re-routing at 21:14:12 10/29/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.788ns/0.000ns; real time: 15 secs 

Start NBR section for post-routing at 21:14:12 10/29/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 5.788ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=TX_NCO_c_9 loads=4 clock_loads=1"  />

Total CPU time 15 secs 
Total REAL time: 16 secs 
Completely routed.
End of route.  235 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file testNCO_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 5.788
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.118
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 15 secs 
Total REAL time to completion: 16 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "testNCO_impl1.pt" -o "testNCO_impl1.twr" "testNCO_impl1.ncd" "testNCO_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file testnco_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Oct 29 21:14:14 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o testNCO_impl1.twr -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml testNCO_impl1.ncd testNCO_impl1.prf 
Design file:     testnco_impl1.ncd
Preference file: testnco_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 362 paths, 6 nets, and 222 connections (94.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Oct 29 21:14:14 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o testNCO_impl1.twr -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml testNCO_impl1.ncd testNCO_impl1.prf 
Design file:     testnco_impl1.ncd
Preference file: testnco_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 362 paths, 6 nets, and 222 connections (94.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 68 MB


tmcheck -par "testNCO_impl1.par" 

bitgen -f "testNCO_impl1.t2b" -w "testNCO_impl1.ncd"  "testNCO_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file testNCO_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from testNCO_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "testNCO_impl1.bit".
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 290 MB

tmcheck -par "testNCO_impl1.par" 

bitgen -f "testNCO_impl1.t2b" -w "testNCO_impl1.ncd"  -jedec "testNCO_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file testNCO_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from testNCO_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "testNCO_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 1225856 bits for this design


Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 290 MB
