	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Spu\\Std\\.IfxSpu.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.src ..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c'

	
$TC162
	.sdecl	'.zrodata.IfxSpu..1.cnt',data,rom
	.sect	'.zrodata.IfxSpu..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	1048560
	
	.sdecl	'.text.IfxSpu.IfxSpu_checkConfigSlot',code,cluster('IfxSpu_checkConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_checkConfigSlot'
	.align	2
	
	.global	IfxSpu_checkConfigSlot

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     2   * \file IfxSpu.c
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     3   * \brief SPU  basic functionality
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     4   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     6   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     7   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     8   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    10   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    15   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    17   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    24   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    31   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    39   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    40   *
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    41   */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    42  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    43  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    44  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    45  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    46  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    47  #include "IfxSpu.h"
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    48  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    49  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    50  /*----------------------------------Macros------------------------------------*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    51  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    52  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    53  #define IFXSPU_DEBUG IFX_VERBOSE_LEVEL_ERROR
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    54  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    55  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    56  /*-----------------------Private Function Prototypes--------------------------*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    57  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    58  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    59  /**
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    60   */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    61  IFX_STATIC uint32 IfxSpu_crc32single(uint32 data, uint32 crc);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    62  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    63  /**
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    64   */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    65  IFX_STATIC uint32 IfxSpu_crc32final(uint32 crc);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    66  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    67  /**
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    68   */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    69  IFX_STATIC uint32 IfxSpu_crc32calculate(void *data, uint32 count);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    70  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    71  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    72  /*-----------------------Exported Variables/Constants-------------------------*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    73  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    74  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    75  IFX_CONST uint32 IfxSpu_crcTable[] =
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    76  {0x00000000UL, 0x04C11DB7UL, 0x09823B6EUL, 0x0D4326D9UL, 0x130476DCUL, 0x17C56B6BUL, 0x1A864DB2UL, 0x1E475005UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    77   0x2608EDB8UL, 0x22C9F00FUL, 0x2F8AD6D6UL, 0x2B4BCB61UL, 0x350C9B64UL, 0x31CD86D3UL, 0x3C8EA00AUL, 0x384FBDBDUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    78   0x4C11DB70UL, 0x48D0C6C7UL, 0x4593E01EUL, 0x4152FDA9UL, 0x5F15ADACUL, 0x5BD4B01BUL, 0x569796C2UL, 0x52568B75UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    79   0x6A1936C8UL, 0x6ED82B7FUL, 0x639B0DA6UL, 0x675A1011UL, 0x791D4014UL, 0x7DDC5DA3UL, 0x709F7B7AUL, 0x745E66CDUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    80   0x9823B6E0UL, 0x9CE2AB57UL, 0x91A18D8EUL, 0x95609039UL, 0x8B27C03CUL, 0x8FE6DD8BUL, 0x82A5FB52UL, 0x8664E6E5UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    81   0xBE2B5B58UL, 0xBAEA46EFUL, 0xB7A96036UL, 0xB3687D81UL, 0xAD2F2D84UL, 0xA9EE3033UL, 0xA4AD16EAUL, 0xA06C0B5DUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    82   0xD4326D90UL, 0xD0F37027UL, 0xDDB056FEUL, 0xD9714B49UL, 0xC7361B4CUL, 0xC3F706FBUL, 0xCEB42022UL, 0xCA753D95UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    83   0xF23A8028UL, 0xF6FB9D9FUL, 0xFBB8BB46UL, 0xFF79A6F1UL, 0xE13EF6F4UL, 0xE5FFEB43UL, 0xE8BCCD9AUL, 0xEC7DD02DUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    84   0x34867077UL, 0x30476DC0UL, 0x3D044B19UL, 0x39C556AEUL, 0x278206ABUL, 0x23431B1CUL, 0x2E003DC5UL, 0x2AC12072UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    85   0x128E9DCFUL, 0x164F8078UL, 0x1B0CA6A1UL, 0x1FCDBB16UL, 0x018AEB13UL, 0x054BF6A4UL, 0x0808D07DUL, 0x0CC9CDCAUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    86   0x7897AB07UL, 0x7C56B6B0UL, 0x71159069UL, 0x75D48DDEUL, 0x6B93DDDBUL, 0x6F52C06CUL, 0x6211E6B5UL, 0x66D0FB02UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    87   0x5E9F46BFUL, 0x5A5E5B08UL, 0x571D7DD1UL, 0x53DC6066UL, 0x4D9B3063UL, 0x495A2DD4UL, 0x44190B0DUL, 0x40D816BAUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    88   0xACA5C697UL, 0xA864DB20UL, 0xA527FDF9UL, 0xA1E6E04EUL, 0xBFA1B04BUL, 0xBB60ADFCUL, 0xB6238B25UL, 0xB2E29692UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    89   0x8AAD2B2FUL, 0x8E6C3698UL, 0x832F1041UL, 0x87EE0DF6UL, 0x99A95DF3UL, 0x9D684044UL, 0x902B669DUL, 0x94EA7B2AUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    90   0xE0B41DE7UL, 0xE4750050UL, 0xE9362689UL, 0xEDF73B3EUL, 0xF3B06B3BUL, 0xF771768CUL, 0xFA325055UL, 0xFEF34DE2UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    91   0xC6BCF05FUL, 0xC27DEDE8UL, 0xCF3ECB31UL, 0xCBFFD686UL, 0xD5B88683UL, 0xD1799B34UL, 0xDC3ABDEDUL, 0xD8FBA05AUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    92   0x690CE0EEUL, 0x6DCDFD59UL, 0x608EDB80UL, 0x644FC637UL, 0x7A089632UL, 0x7EC98B85UL, 0x738AAD5CUL, 0x774BB0EBUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    93   0x4F040D56UL, 0x4BC510E1UL, 0x46863638UL, 0x42472B8FUL, 0x5C007B8AUL, 0x58C1663DUL, 0x558240E4UL, 0x51435D53UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    94   0x251D3B9EUL, 0x21DC2629UL, 0x2C9F00F0UL, 0x285E1D47UL, 0x36194D42UL, 0x32D850F5UL, 0x3F9B762CUL, 0x3B5A6B9BUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    95   0x0315D626UL, 0x07D4CB91UL, 0x0A97ED48UL, 0x0E56F0FFUL, 0x1011A0FAUL, 0x14D0BD4DUL, 0x19939B94UL, 0x1D528623UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    96   0xF12F560EUL, 0xF5EE4BB9UL, 0xF8AD6D60UL, 0xFC6C70D7UL, 0xE22B20D2UL, 0xE6EA3D65UL, 0xEBA91BBCUL, 0xEF68060BUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    97   0xD727BBB6UL, 0xD3E6A601UL, 0xDEA580D8UL, 0xDA649D6FUL, 0xC423CD6AUL, 0xC0E2D0DDUL, 0xCDA1F604UL, 0xC960EBB3UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    98   0xBD3E8D7EUL, 0xB9FF90C9UL, 0xB4BCB610UL, 0xB07DABA7UL, 0xAE3AFBA2UL, 0xAAFBE615UL, 0xA7B8C0CCUL, 0xA379DD7BUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	    99   0x9B3660C6UL, 0x9FF77D71UL, 0x92B45BA8UL, 0x9675461FUL, 0x8832161AUL, 0x8CF30BADUL, 0x81B02D74UL, 0x857130C3UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   100   0x5D8A9099UL, 0x594B8D2EUL, 0x5408ABF7UL, 0x50C9B640UL, 0x4E8EE645UL, 0x4A4FFBF2UL, 0x470CDD2BUL, 0x43CDC09CUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   101   0x7B827D21UL, 0x7F436096UL, 0x7200464FUL, 0x76C15BF8UL, 0x68860BFDUL, 0x6C47164AUL, 0x61043093UL, 0x65C52D24UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   102   0x119B4BE9UL, 0x155A565EUL, 0x18197087UL, 0x1CD86D30UL, 0x029F3D35UL, 0x065E2082UL, 0x0B1D065BUL, 0x0FDC1BECUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   103   0x3793A651UL, 0x3352BBE6UL, 0x3E119D3FUL, 0x3AD08088UL, 0x2497D08DUL, 0x2056CD3AUL, 0x2D15EBE3UL, 0x29D4F654UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   104   0xC5A92679UL, 0xC1683BCEUL, 0xCC2B1D17UL, 0xC8EA00A0UL, 0xD6AD50A5UL, 0xD26C4D12UL, 0xDF2F6BCBUL, 0xDBEE767CUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   105   0xE3A1CBC1UL, 0xE760D676UL, 0xEA23F0AFUL, 0xEEE2ED18UL, 0xF0A5BD1DUL, 0xF464A0AAUL, 0xF9278673UL, 0xFDE69BC4UL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   106   0x89B8FD09UL, 0x8D79E0BEUL, 0x803AC667UL, 0x84FBDBD0UL, 0x9ABC8BD5UL, 0x9E7D9662UL, 0x933EB0BBUL, 0x97FFAD0CUL,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   107   0xAFB010B1UL, 0xAB710D06UL, 0xA6322BDFUL, 0xA2F33668UL, 0xBCB4666DUL, 0xB8757BDAUL, 0xB5365D03UL, 0xB1F740B4UL};
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   108  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   109  IFX_CONST uint8  IfxSpu_reflect8[] =
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   110  {0x00U, 0x80U, 0x40U, 0xC0U, 0x20U, 0xA0U, 0x60U, 0xE0U, 0x10U, 0x90U, 0x50U, 0xD0U, 0x30U, 0xB0U, 0x70U, 0xF0U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   111   0x08U, 0x88U, 0x48U, 0xC8U, 0x28U, 0xA8U, 0x68U, 0xE8U, 0x18U, 0x98U, 0x58U, 0xD8U, 0x38U, 0xB8U, 0x78U, 0xF8U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   112   0x04U, 0x84U, 0x44U, 0xC4U, 0x24U, 0xA4U, 0x64U, 0xE4U, 0x14U, 0x94U, 0x54U, 0xD4U, 0x34U, 0xB4U, 0x74U, 0xF4U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   113   0x0CU, 0x8CU, 0x4CU, 0xCCU, 0x2CU, 0xACU, 0x6CU, 0xECU, 0x1CU, 0x9CU, 0x5CU, 0xDCU, 0x3CU, 0xBCU, 0x7CU, 0xFCU,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   114   0x02U, 0x82U, 0x42U, 0xC2U, 0x22U, 0xA2U, 0x62U, 0xE2U, 0x12U, 0x92U, 0x52U, 0xD2U, 0x32U, 0xB2U, 0x72U, 0xF2U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   115   0x0AU, 0x8AU, 0x4AU, 0xCAU, 0x2AU, 0xAAU, 0x6AU, 0xEAU, 0x1AU, 0x9AU, 0x5AU, 0xDAU, 0x3AU, 0xBAU, 0x7AU, 0xFAU,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   116   0x06U, 0x86U, 0x46U, 0xC6U, 0x26U, 0xA6U, 0x66U, 0xE6U, 0x16U, 0x96U, 0x56U, 0xD6U, 0x36U, 0xB6U, 0x76U, 0xF6U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   117   0x0EU, 0x8EU, 0x4EU, 0xCEU, 0x2EU, 0xAEU, 0x6EU, 0xEEU, 0x1EU, 0x9EU, 0x5EU, 0xDEU, 0x3EU, 0xBEU, 0x7EU, 0xFEU,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   118   0x01U, 0x81U, 0x41U, 0xC1U, 0x21U, 0xA1U, 0x61U, 0xE1U, 0x11U, 0x91U, 0x51U, 0xD1U, 0x31U, 0xB1U, 0x71U, 0xF1U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   119   0x09U, 0x89U, 0x49U, 0xC9U, 0x29U, 0xA9U, 0x69U, 0xE9U, 0x19U, 0x99U, 0x59U, 0xD9U, 0x39U, 0xB9U, 0x79U, 0xF9U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   120   0x05U, 0x85U, 0x45U, 0xC5U, 0x25U, 0xA5U, 0x65U, 0xE5U, 0x15U, 0x95U, 0x55U, 0xD5U, 0x35U, 0xB5U, 0x75U, 0xF5U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   121   0x0DU, 0x8DU, 0x4DU, 0xCDU, 0x2DU, 0xADU, 0x6DU, 0xEDU, 0x1DU, 0x9DU, 0x5DU, 0xDDU, 0x3DU, 0xBDU, 0x7DU, 0xFDU,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   122   0x03U, 0x83U, 0x43U, 0xC3U, 0x23U, 0xA3U, 0x63U, 0xE3U, 0x13U, 0x93U, 0x53U, 0xD3U, 0x33U, 0xB3U, 0x73U, 0xF3U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   123   0x0BU, 0x8BU, 0x4BU, 0xCBU, 0x2BU, 0xABU, 0x6BU, 0xEBU, 0x1BU, 0x9BU, 0x5BU, 0xDBU, 0x3BU, 0xBBU, 0x7BU, 0xFBU,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   124   0x07U, 0x87U, 0x47U, 0xC7U, 0x27U, 0xA7U, 0x67U, 0xE7U, 0x17U, 0x97U, 0x57U, 0xD7U, 0x37U, 0xB7U, 0x77U, 0xF7U,
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   125   0x0FU, 0x8FU, 0x4FU, 0xCFU, 0x2FU, 0xAFU, 0x6FU, 0xEFU, 0x1FU, 0x9FU, 0x5FU, 0xDFU, 0x3FU, 0xBFU, 0x7FU, 0xFFU};
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   126  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   127  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   128  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   129  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   130  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   131  void IfxSpu_checkConfigSlot(IfxSpu_ConfigSlot *slot, const char *caller, uint32 line)
; Function IfxSpu_checkConfigSlot
.L113:
IfxSpu_checkConfigSlot:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   132  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   133      IFX_UNUSED_PARAMETER(line);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   134      IFX_UNUSED_PARAMETER(caller);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   135      IFX_UNUSED_PARAMETER(slot);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   136  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   137      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.DRPL == slot->BE[1].LDR_CONF.B.DRPL);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   138      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.DRPF == slot->BE[1].LDR_CONF.B.DRPF);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   139      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.EXPNT == slot->BE[1].LDR_CONF.B.EXPNT);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   140      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.SIZE == slot->BE[1].LDR_CONF.B.SIZE);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   141      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.FFTBYPS == slot->BE[1].LDR_CONF.B.FFTBYPS);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   142      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF2.B.PADF == slot->BE[1].LDR_CONF2.B.PADF);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   143      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].UNLDR_CONF.B.FORMAT == slot->BE[1].UNLDR_CONF.B.FORMAT);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   144      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].UNLDR_CONF.B.EXPNT == slot->BE[1].UNLDR_CONF.B.EXPNT);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   145      IFX_ASSERT(IFXSPU_DEBUG, slot->BE[0].LDR_CONF.B.IFFT == slot->BE[1].LDR_CONF.B.IFFT);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   146  }
	ret
.L469:
	
__IfxSpu_checkConfigSlot_function_end:
	.size	IfxSpu_checkConfigSlot,__IfxSpu_checkConfigSlot_function_end-IfxSpu_checkConfigSlot
.L219:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_disableModule',code,cluster('IfxSpu_disableModule')
	.sect	'.text.IfxSpu.IfxSpu_disableModule'
	.align	2
	
	.global	IfxSpu_disableModule

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   147  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   148  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   149  void IfxSpu_disableModule(Ifx_SPU *spu)
; Function IfxSpu_disableModule
.L115:
IfxSpu_disableModule:	.type	func
	mov.aa	a15,a4
.L839:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   150  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   151      uint16 password = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L838:
	mov	d8,d2
.L841:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   152      IfxScuWdt_clearCpuEndinit(password);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L840:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   153      spu->CLC.B.DISR = 1U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   154      IfxScuWdt_setCpuEndinit(password);
	mov	d4,d8
	ld.bu	d15,[a15]
.L842:
	or	d15,#1
	st.b	[a15],d15
.L996:
	j	IfxScuWdt_setCpuEndinit
.L476:
	
__IfxSpu_disableModule_function_end:
	.size	IfxSpu_disableModule,__IfxSpu_disableModule_function_end-IfxSpu_disableModule
.L224:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getAddress',code,cluster('IfxSpu_getAddress')
	.sect	'.text.IfxSpu.IfxSpu_getAddress'
	.align	2
	
	.global	IfxSpu_getAddress

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   155  }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   156  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   157  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   158  Ifx_SPU *IfxSpu_getAddress(IfxSpu_Index spu)
; Function IfxSpu_getAddress
.L117:
IfxSpu_getAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   159  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   160      Ifx_SPU *module;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   161  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   162      if (spu < IFXSPU_NUM_MODULES)
	jge	d4,#2,.L2
.L1001:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   163      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   164          module = (Ifx_SPU *)IfxSpu_cfg_indexMap[spu].module;
	movh.a	a15,#@his(IfxSpu_cfg_indexMap)
	lea	a15,[a15]@los(IfxSpu_cfg_indexMap)
.L1002:
	addsc.a	a15,a15,d4,#3
.L1003:
	ld.a	a2,[a15]
.L843:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   165      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   166      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   167      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   168          module = NULL_PTR;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   169      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   170  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   171      return module;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   172  }
	ret
.L2:
	mov.a	a2,#0
.L844:
	ret
.L481:
	
__IfxSpu_getAddress_function_end:
	.size	IfxSpu_getAddress,__IfxSpu_getAddress_function_end-IfxSpu_getAddress
.L229:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getConfigSlot',code,cluster('IfxSpu_getConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_getConfigSlot'
	.align	2
	
	.global	IfxSpu_getConfigSlot

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   173  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   174  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   175  IfxSpu_ConfigSlot *IfxSpu_getConfigSlot(Ifx_SPU *spu, uint32 slotNr)
; Function IfxSpu_getConfigSlot
.L119:
IfxSpu_getConfigSlot:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   176  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   177      IfxSpu_ConfigSlot *slot = NULL_PTR;
	mov.a	a2,#0
.L845:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   178  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   179      if (slotNr == 0)
	jne	d4,#0,.L5
.L1008:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   180      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   181          slot = (IfxSpu_ConfigSlot *)&(spu->ID.CONF);
	lea	a2,[a4]48
.L1009:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   182      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   183      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   184      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   185          if (slotNr <= IFXSPU_CONFIG_SLOT_MAX)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   186          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   187              if (spu == &MODULE_SPU0)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   188              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   189                  slot = (IfxSpu_ConfigSlot *)IFXSPU_CONFIG_RAM0_BASE;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   190                  slot = &(slot[slotNr - 1]);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   191              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   192  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   193  #if IFXSPU_NUM_MODULES > 1
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   194              else if (spu == &MODULE_SPU1)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   195              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   196                  slot = (IfxSpu_ConfigSlot *)IFXSPU_CONFIG_RAM1_BASE;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   197                  slot = &(slot[slotNr - 1]);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   198              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   199  #endif
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   200          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   201      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   202  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   203      return slot;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   204  }
	ret
.L5:
	mov	d15,#128
.L1010:
	jlt.u	d15,d4,.L7
.L1011:
	movh.a	a15,#64128
.L1012:
	jne.a	a4,a15,.L8
.L1013:
	movh.a	a15,#64160
.L846:
	j	.L9
.L8:
	movh.a	a15,#64192
.L1014:
	jne.a	a4,a15,.L10
.L1015:
	movh.a	a15,#64224
.L9:
	sh	d15,d4,#9
.L1016:
	addsc.a	a15,a15,d15,#0
.L847:
	lea	a2,[a15]-512
.L10:
.L7:
	ret
.L485:
	
__IfxSpu_getConfigSlot_function_end:
	.size	IfxSpu_getConfigSlot,__IfxSpu_getConfigSlot_function_end-IfxSpu_getConfigSlot
.L234:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getDataSource',code,cluster('IfxSpu_getDataSource')
	.sect	'.text.IfxSpu.IfxSpu_getDataSource'
	.align	2
	
	.global	IfxSpu_getDataSource

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   205  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   206  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   207  IfxSpu_DataSource IfxSpu_getDataSource(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_getDataSource
.L121:
IfxSpu_getDataSource:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   208  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   209      Ifx_SPU_ID_CONF idConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   210      idConf.U = slot->ID.CONF.U;
	ld.w	d15,[a4]
.L848:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   211      return (IfxSpu_DataSource)idConf.B.SRC;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   212  }
	extr.u	d2,d15,#0,#2
	ret
.L490:
	
__IfxSpu_getDataSource_function_end:
	.size	IfxSpu_getDataSource,__IfxSpu_getDataSource_function_end-IfxSpu_getDataSource
.L239:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getIndex',code,cluster('IfxSpu_getIndex')
	.sect	'.text.IfxSpu.IfxSpu_getIndex'
	.align	2
	
	.global	IfxSpu_getIndex

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   213  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   214  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   215  IfxSpu_Index IfxSpu_getIndex(Ifx_SPU *spu)
; Function IfxSpu_getIndex
.L123:
IfxSpu_getIndex:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   216  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   217      uint32       index;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   218      IfxSpu_Index result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   219  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   220      result = IfxSpu_Index_none;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   221  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   222      for (index = 0; index < IFXSPU_NUM_MODULES; index++)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   223      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   224          if (IfxSpu_cfg_indexMap[index].module == spu)
	mov	d2,#-1
	movh.a	a15,#@his(IfxSpu_cfg_indexMap)
.L849:
	lea	a15,[a15]@los(IfxSpu_cfg_indexMap)
.L1025:
	mov.a	a2,#1
.L13:
	ld.a	a5,[a15]
.L1026:
	jne.a	a5,a4,.L14
.L1027:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   225          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   226              result = (IfxSpu_Index)IfxSpu_cfg_indexMap[index].index;
	ld.w	d15,[a15]4
.L1028:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   227              break;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   228          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   229      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   230  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   231      return result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   232  }
	extr	d2,d15,#0,#8
	ret
.L14:
	lea	a15,[a15]8
	loop	a2,.L13
.L1029:
	ret
.L494:
	
__IfxSpu_getIndex_function_end:
	.size	IfxSpu_getIndex,__IfxSpu_getIndex_function_end-IfxSpu_getIndex
.L244:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumConnectedAntennae',code,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.text.IfxSpu.IfxSpu_getNumConnectedAntennae'
	.align	2
	
	.global	IfxSpu_getNumConnectedAntennae

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   233  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   234  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   235  uint16 IfxSpu_getNumConnectedAntennae(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_getNumConnectedAntennae
.L125:
IfxSpu_getNumConnectedAntennae:	.type	func
	mov.aa	a15,a4
.L851:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   236  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   237      uint16          result = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   238      Ifx_SPU_ID_CONF idConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   239      idConf.U = slot->ID.CONF.U;
	mov	d15,#0
	ld.w	d8,[a15]
.L852:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   240  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   241      if (IfxSpu_getDataSource(slot) != IfxSpu_DataSource_emem)
	call	IfxSpu_getDataSource
.L850:
	jeq	d2,#3,.L17
.L1034:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   242      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   243          result = (uint16)(idConf.B.ANT + 1);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   244  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   245          if (IfxSpu_getDataSource(slot) == IfxSpu_DataSource_rifBoth)
	extr.u	d15,d8,#2,#2
	mov.aa	a4,a15
.L853:
	add	d15,#1
	call	IfxSpu_getDataSource
.L854:
	jne	d2,#2,.L18
.L1035:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   246          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   247              result = result * 2;
	sha	d15,#1
.L18:
.L17:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   248          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   249      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   250  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   251      return result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   252  }
	mov	d2,d15
	ret
.L498:
	
__IfxSpu_getNumConnectedAntennae_function_end:
	.size	IfxSpu_getNumConnectedAntennae,__IfxSpu_getNumConnectedAntennae_function_end-IfxSpu_getNumConnectedAntennae
.L249:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumInputSamples',code,cluster('IfxSpu_getNumInputSamples')
	.sect	'.text.IfxSpu.IfxSpu_getNumInputSamples'
	.align	2
	
	.global	IfxSpu_getNumInputSamples

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   253  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   254  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   255  uint16 IfxSpu_getNumInputSamples(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_getNumInputSamples
.L127:
IfxSpu_getNumInputSamples:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   256  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   257      uint16            result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   258      Ifx_SPU_ID_CONF   idConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   259      Ifx_SPU_ID_RM_BLR idRmBlr;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   260  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   261      idConf.U  = slot->ID.CONF.U;
	ld.w	d8,[a4]
.L856:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   262      idRmBlr.U = slot->ID.RM_BLR.U;
	ld.w	d15,[a4]28
.L857:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   263  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   264      if (IfxSpu_getDataSource(slot) != IfxSpu_DataSource_emem)
	call	IfxSpu_getDataSource
.L855:
	jeq	d2,#3,.L20
.L1040:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   265      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   266          result = idConf.B.SMPLCNT + 1;
	extr.u	d2,d8,#4,#11
	j	.L21
.L20:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   267      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   268      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   269      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   270          result = idRmBlr.B.BLR + 1;
	extr.u	d2,d15,#0,#13
.L21:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   271      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   272  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   273      return result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   274  }
	add	d2,#1
	ret
.L502:
	
__IfxSpu_getNumInputSamples_function_end:
	.size	IfxSpu_getNumInputSamples,__IfxSpu_getNumInputSamples_function_end-IfxSpu_getNumInputSamples
.L254:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumRamps',code,cluster('IfxSpu_getNumRamps')
	.sect	'.text.IfxSpu.IfxSpu_getNumRamps'
	.align	2
	
	.global	IfxSpu_getNumRamps

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   275  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   276  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   277  uint16 IfxSpu_getNumRamps(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_getNumRamps
.L129:
IfxSpu_getNumRamps:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   278  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   279      uint16          result = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   280      Ifx_SPU_ID_CONF idConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   281      idConf.U = slot->ID.CONF.U;
	mov	d15,#0
	ld.w	d8,[a4]
.L859:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   282  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   283      if (IfxSpu_getDataSource(slot) != IfxSpu_DataSource_emem)
	call	IfxSpu_getDataSource
.L858:
	jeq	d2,#3,.L23
.L1045:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   284      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   285          result = idConf.B.RAMPS + 1;
	extr.u	d15,d8,#16,#11
.L1046:
	add	d15,#1
.L23:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   286      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   287  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   288      return result;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   289  }
	mov	d2,d15
	ret
.L508:
	
__IfxSpu_getNumRamps_function_end:
	.size	IfxSpu_getNumRamps,__IfxSpu_getNumRamps_function_end-IfxSpu_getNumRamps
.L259:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_initModule',code,cluster('IfxSpu_initModule')
	.sect	'.text.IfxSpu.IfxSpu_initModule'
	.align	2
	
	.global	IfxSpu_initModule

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   290  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   291  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   292  void IfxSpu_initModule(Ifx_SPU *spu, const IfxSpu_ModuleConfig *config)
; Function IfxSpu_initModule
.L131:
IfxSpu_initModule:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   293  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   294      /* enable module if not enabled already */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   295      if (spu->CLC.B.DISS != 0)
	fcall	.cocofun_3
.L517:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   296      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   297          spu->CLC.B.DISR = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   298  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   299          while (spu->CLC.B.DISS != 0)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   300          {}
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   301      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   302  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   303      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   304          /* set up the clock divider ratio */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   305          Ifx_SPU_CTRL ctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   306          ctrl.U      = spu->CTRL.U;
	ld.w	d15,[a4]540
.L861:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   307          ctrl.B.DIV  = config->clockDivisionRatio;
	ld.bu	d0,[a5]
.L1051:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   308          spu->CTRL.U = ctrl.U;
	insert	d15,d15,d0,#24,#2
	st.w	[a4]540,d15
.L518:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   309      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   310      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   311          Ifx_SPU_STAT stat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   312          stat.U = spu->STAT.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   313  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   314          /* enable the selected Attension request sources */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   315          stat.B.INTMSK = (uint8)((config->interrupt.anyStatus << 5) |
	ld.bu	d15,[a5]9
.L862:
	ld.w	d2,[a4]8
.L863:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   316                                  (config->interrupt.pactrTrigger << 4) |
	sha	d0,d15,#5
	ld.bu	d15,[a5]8
.L1052:
	extr.u	d0,d0,#0,#8
.L1053:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   317                                  (config->interrupt.linkedListEnd << 3) |
	sha	d1,d15,#4
	ld.bu	d15,[a5]7
.L1054:
	extr.u	d1,d1,#0,#8
.L1055:
	or	d0,d1
.L1056:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   318                                  (config->interrupt.inputDmaUnit << 2) |
	sha	d1,d15,#3
	ld.bu	d15,[a5]6
.L1057:
	extr.u	d1,d1,#0,#8
.L1058:
	or	d0,d1
.L1059:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   319                                  (config->interrupt.complexDataWrite << 1) |
	sha	d1,d15,#2
	ld.bu	d15,[a5]5
.L1060:
	extr.u	d1,d1,#0,#8
.L1061:
	sha	d15,#1
.L1062:
	or	d0,d1
	fcall	.cocofun_5
.L860:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   320                                  (config->interrupt.powerDataWrite));
	ld.bu	d15,[a5]4
.L865:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   321  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   322          /* enable the selected Error Flags */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   323          stat.B.ERRMSK = (uint8)((config->interrupt.math2UnitOverrun << 5) |
	or	d0,d15
	ld.bu	d15,[a5]15
.L1063:
	insert	d2,d2,d0,#10,#6
.L1064:
	sha	d15,#5
.L1065:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   324                                  (config->interrupt.pactrError << 4) |
	extr.u	d0,d15,#0,#8
	ld.bu	d15,[a5]14
.L1066:
	sha	d15,#4
	fcall	.cocofun_5
.L1067:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   325                                  (config->interrupt.fifoOverrun << 3) |
	ld.bu	d15,[a5]13
.L1068:
	sha	d15,#3
	fcall	.cocofun_5
.L1069:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   326                                  (config->interrupt.outputDmaEngineError << 2) |
	ld.bu	d15,[a5]12
.L1070:
	sha	d15,#2
	fcall	.cocofun_5
.L1071:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   327                                  (config->interrupt.inputDmaWriteError << 1) |
	ld.bu	d15,[a5]11
.L1072:
	sha	d15,#1
	fcall	.cocofun_5
.L1073:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   328                                  (config->interrupt.inputDmaReadError));
	ld.bu	d15,[a5]10
.L1074:
	or	d0,d15
.L1075:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   329  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   330          spu->STAT.U = stat.U;
	insert	d2,d2,d0,#2,#6
	st.w	[a4]8,d2
.L522:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   331      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   332  }
	ret
.L512:
	
__IfxSpu_initModule_function_end:
	.size	IfxSpu_initModule,__IfxSpu_initModule_function_end-IfxSpu_initModule
.L264:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_5',code,cluster('.cocofun_5')
	.sect	'.text.IfxSpu..cocofun_5'
	.align	2
; Function .cocofun_5
.L133:
.cocofun_5:	.type	func
; Function body .cocofun_5, coco_iter:0
	extr.u	d15,d15,#0,#8
.L864:
	or	d0,d15
	fret
.L449:
	; End of function
	.sdecl	'.text.IfxSpu..cocofun_3',code,cluster('.cocofun_3')
	.sect	'.text.IfxSpu..cocofun_3'
	.align	2
; Function .cocofun_3
.L135:
.cocofun_3:	.type	func
; Function body .cocofun_3, coco_iter:0
	ld.bu	d15,[a4]
.L1548:
	jz.t	d15:1,.L25
.L1549:
	ld.bu	d15,[a4]
.L1550:
	insert	d15,d15,#0,#0,#1
	st.b	[a4],d15
.L26:
	ld.bu	d15,[a4]
.L1551:
	jnz.t	d15:1,.L26
.L25:
	fret
.L439:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_initModuleConfig',code,cluster('IfxSpu_initModuleConfig')
	.sect	'.text.IfxSpu.IfxSpu_initModuleConfig'
	.align	2
	
	.global	IfxSpu_initModuleConfig

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   333  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   334  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   335  void IfxSpu_initModuleConfig(IfxSpu_ModuleConfig *config)
; Function IfxSpu_initModuleConfig
.L137:
IfxSpu_initModuleConfig:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   336  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   337      config->clockDivisionRatio             = IfxSpu_ClockDivisionRatio_unity;
	mov	d15,#0
	st.b	[a4],d15
.L1080:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   338  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   339      config->interrupt.anyStatus            = FALSE;
	st.b	[a4]9,d15
.L1081:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   340      config->interrupt.linkedListEnd        = FALSE;
	st.b	[a4]7,d15
.L1082:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   341      config->interrupt.inputDmaUnit         = FALSE;
	st.b	[a4]6,d15
.L1083:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   342      config->interrupt.complexDataWrite     = FALSE;
	st.b	[a4]5,d15
.L1084:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   343      config->interrupt.powerDataWrite       = FALSE;
	st.b	[a4]4,d15
.L1085:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   344  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   345      config->interrupt.math2UnitOverrun     = FALSE;
	st.b	[a4]15,d15
.L1086:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   346      config->interrupt.fifoOverrun          = FALSE;
	st.b	[a4]13,d15
.L1087:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   347      config->interrupt.outputDmaEngineError = FALSE;
	st.b	[a4]12,d15
.L1088:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   348      config->interrupt.inputDmaWriteError   = FALSE;
	st.b	[a4]11,d15
.L1089:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   349      config->interrupt.inputDmaReadError    = FALSE;
	st.b	[a4]10,d15
.L1090:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   350  }
	ret
.L525:
	
__IfxSpu_initModuleConfig_function_end:
	.size	IfxSpu_initModuleConfig,__IfxSpu_initModuleConfig_function_end-IfxSpu_initModuleConfig
.L269:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_loadConfigRAM',code,cluster('IfxSpu_loadConfigRAM')
	.sect	'.text.IfxSpu.IfxSpu_loadConfigRAM'
	.align	2
	
	.global	IfxSpu_loadConfigRAM

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   351  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   352  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   353  void IfxSpu_loadConfigRAM(Ifx_SPU *spu, const void *dataPtr, uint32 offset32, uint32 count32)
; Function IfxSpu_loadConfigRAM
.L139:
IfxSpu_loadConfigRAM:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   354  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   355      uint32  i;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   356      uint32 *destPtr = NULL_PTR;
	mov.a	a15,#0
.L866:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   357  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   358      if (spu == &MODULE_SPU0)
	movh.a	a2,#64128
.L1095:
	jne.a	a4,a2,.L27
.L1096:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   359      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   360          destPtr = (uint32 *)IFXSPU_CONFIG_RAM0_BASE;
	movh.a	a15,#64160
.L1097:
	j	.L28
.L27:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   361      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   362      else if (spu == &MODULE_SPU1)
	movh.a	a2,#64192
.L1098:
	jne.a	a4,a2,.L29
.L1099:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   363      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   364          destPtr = (uint32 *)IFXSPU_CONFIG_RAM1_BASE;
	movh.a	a15,#64224
.L29:
.L28:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   365      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   366      else /*if (spu module not present)*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   367      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   368          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   369      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   370  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   371      destPtr = &destPtr[offset32];
	addsc.a	a15,a15,d4,#2
.L1100:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   372  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   373      for (i = 0; i < count32; i++)
	mov	d15,#0
	j	.L30
.L31:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   374      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   375          *destPtr++ = ((uint32 *)dataPtr)[i];
	add	d15,#1
	ld.w	d0,[a5+]
.L1101:
	st.w	[a15+],d0
.L30:
	jlt.u	d15,d5,.L31
.L1102:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   376      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   377  }
	ret
.L528:
	
__IfxSpu_loadConfigRAM_function_end:
	.size	IfxSpu_loadConfigRAM,__IfxSpu_loadConfigRAM_function_end-IfxSpu_loadConfigRAM
.L274:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_reloadConfig',code,cluster('IfxSpu_reloadConfig')
	.sect	'.text.IfxSpu.IfxSpu_reloadConfig'
	.align	2
	
	.global	IfxSpu_reloadConfig

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   378  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   379  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   380  void IfxSpu_reloadConfig(Ifx_SPU *spu, uint32 slotNr)
; Function IfxSpu_reloadConfig
.L141:
IfxSpu_reloadConfig:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   381  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   382      /* slotNr 0 is not allowed */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   383      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, slotNr > 0);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   384  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   385      Ifx_SPU_CTRL ctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   386      ctrl.U = 0;
	mov	d15,#0
.L867:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   387  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   388      /* set the trigger mode as reload*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   389      ctrl.B.MODE = IfxSpu_TriggerMode_reload;
	insert	d15,d15,#5,#2,#3
.L1107:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   390  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   391      /* set pointer to the configuration */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   392      ctrl.B.NXT_CONF = (slotNr - 1) * sizeof(IfxSpu_ConfigSlot);
	sh	d0,d4,#9
	addi	d0,d0,#-512
.L1108:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   393  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   394      /* write 32 bit at once */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   395      spu->CTRL.U = ctrl.U;
	insert	d15,d15,d0,#5,#19
	st.w	[a4]540,d15
.L1109:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   396  }
	ret
.L537:
	
__IfxSpu_reloadConfig_function_end:
	.size	IfxSpu_reloadConfig,__IfxSpu_reloadConfig_function_end-IfxSpu_reloadConfig
.L279:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_resetNciWeights',code,cluster('IfxSpu_resetNciWeights')
	.sect	'.text.IfxSpu.IfxSpu_resetNciWeights'
	.align	2
	
	.global	IfxSpu_resetNciWeights

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   397  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   398  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   399  void IfxSpu_resetNciWeights(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_resetNciWeights
.L143:
IfxSpu_resetNciWeights:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   400  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   401      slot->NCI.SCALAR0.U = 0xFFFFFFFFu;
	mov	d15,#-1
	lea	a15,[a4]436
	lea	a2,3
.L111:
	st.w	[a15+],d15
	loop	a2,.L111
.L1114:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   402      slot->NCI.SCALAR1.U = 0xFFFFFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   403      slot->NCI.SCALAR2.U = 0xFFFFFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   404      slot->NCI.SCALAR3.U = 0xFFFFFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   405  }
	ret
.L541:
	
__IfxSpu_resetNciWeights_function_end:
	.size	IfxSpu_resetNciWeights,__IfxSpu_resetNciWeights_function_end-IfxSpu_resetNciWeights
.L284:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setPassMode',code,cluster('IfxSpu_setPassMode')
	.sect	'.text.IfxSpu.IfxSpu_setPassMode'
	.align	2
	
	.global	IfxSpu_setPassMode

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   406  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   407  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   408  void IfxSpu_setPassMode(IfxSpu_ConfigSlot *slot, IfxSpu_PassMode passMode)
; Function IfxSpu_setPassMode
.L145:
IfxSpu_setPassMode:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   409  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   410      Ifx_SPU_DPASS_CONF dpassConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   411      dpassConf.U = slot->DPASS_CONF.U;
	ld.w	d0,[a4]44
.L868:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   412  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   413      switch (passMode)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   414      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   415      case IfxSpu_PassMode_double:
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   416          dpassConf.B.EN     = TRUE;
	extr.u	d15,d0,#0,#8
.L1119:
	jeq	d4,#1,.L32
.L1120:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   417          dpassConf.B.SWITCH = FALSE;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   418          break;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   419      case IfxSpu_PassMode_alternate:
	jeq	d4,#2,.L33
.L1121:
	j	.L34
.L32:
	or	d15,#1
	j	.L35
.L33:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   420          dpassConf.B.EN     = TRUE;
	or	d15,#1
.L1122:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   421          dpassConf.B.SWITCH = TRUE;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   422          break;
	or	d15,#2
	j	.L36

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   423      default:
.L34:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   424          dpassConf.B.EN     = FALSE;
	insert	d15,d15,#0,#0,#1

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   425          dpassConf.B.SWITCH = FALSE;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   426          break;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   427      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   428  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   429      slot->DPASS_CONF.U = dpassConf.U;
.L35:
	insert	d15,d15,#0,#1,#1
.L36:
	insert	d0,d0,d15,#0,#8
	st.w	[a4]44,d0
.L1123:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   430  }
	ret
.L543:
	
__IfxSpu_setPassMode_function_end:
	.size	IfxSpu_setPassMode,__IfxSpu_setPassMode_function_end-IfxSpu_setPassMode
.L289:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupBinRejection',code,cluster('IfxSpu_setupBinRejection')
	.sect	'.text.IfxSpu.IfxSpu_setupBinRejection'
	.align	2
	
	.global	IfxSpu_setupBinRejection

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   431  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   432  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   433  void IfxSpu_setupBinRejection(IfxSpu_ConfigSlot *slot, const IfxSpu_BinRejectionConfig *config)
; Function IfxSpu_setupBinRejection
.L147:
IfxSpu_setupBinRejection:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   434  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   435      uint32 ix, jx;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   436  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   437      if (config != NULL_PTR)
	jz.a	a5,.L37
.L555:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   438      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   439          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   440              Ifx_SPU_BINREJCTRL binrejctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   441              binrejctrl.U = slot->BINREJCTRL.U;
	ld.w	d0,[a4]472
.L869:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   442  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   443              /* set the Bin Rejection mode */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   444              binrejctrl.B.RMODE = config->mode;
	ld.bu	d15,[a5]
.L1128:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   445  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   446              /* Enable Zeroing with Threshold if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   447              binrejctrl.B.ZMODE = config->thresholdEnabled;
	insert	d0,d0,d15,#0,#2
	ld.bu	d15,[a5]1
.L1129:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   448  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   449              /* set Zeroing threshold value */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   450              binrejctrl.B.VALUE = config->thresholdValue;
	insert	d0,d0,d15,#2,#1
	ld.w	d15,[a5]2
.L1130:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   451  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   452              /* set left justify value */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   453              binrejctrl.B.LJUST = config->leftJustify;
	insert	d0,d0,d15,#4,#24
	ld.bu	d15,[a5]8
.L1131:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   454  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   455              slot->BINREJCTRL.U = binrejctrl.U;
	insert	d0,d0,d15,#3,#1
	st.w	[a4]472,d0
.L556:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   456          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   457  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   458          /* set bin rejection registers */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   459          /* Notify in case config->numAllowedBins > 2048*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   460          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, config->numAllowedBins <= 2048);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   461          /*In case config->numAllowedBins > 2048, cap it to 2048 as that is the max FFT length available*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   462          uint32 numAllowedBins = (config->numAllowedBins < IFXSPU_MAX_FFT_LENGTH) ? config->numAllowedBins : IFXSPU_MAX_FFT_LENGTH;
	mov	d0,#2048
.L870:
	ld.hu	d15,[a5]6
.L1132:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   463          uint32 count32        = numAllowedBins / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   464  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   465  /* Precautionary check for bin rejection being disabled i.e all data passed.Data length is decided by numAllowedBins */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   466          if (config->mode != IfxSpu_BinRejection_Mode_off)
	min.u	d0,d15,d0
	ld.bu	d15,[a5]
.L871:
	sh	d0,#-5
.L1133:
	jeq	d15,#0,.L38
.L1134:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   467          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   468              for (ix = 0; ix < count32; ix++)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   469              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   470                  slot->BIN_REJ[ix].U = 0xFFFFFFFFU;
	mov	d1,#0
	lea	a15,[a4]176
.L873:
	mov	d15,#-1
	j	.L39
.L40:
	add	d1,#1
	st.w	[a15+],d15
.L39:
	jlt.u	d1,d0,.L40
.L1135:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   471              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   472  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   473              slot->BIN_REJ[ix].U = 0;
	addsc.a	a15,a4,d1,#2
.L1136:
	mov	d0,#0
.L872:
	st.w	[+a15]176,d0
.L562:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   474              uint32 remainder = config->numAllowedBins % 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   475  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   476              for (jx = 0; jx < remainder; jx++)
	mov	d2,d0
.L875:
	ld.hu	d15,[a5]6
.L876:
	and	d15,#31
.L1137:
	jeq	d15,#0,.L41
.L1138:
	mov	d4,d0
.L42:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   477              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   478                  slot->BIN_REJ[ix].U |= (1u << jx);
	mov	d3,#1
.L1139:
	sh	d3,d3,d2
.L1140:
	or	d4,d3
.L1141:
	add	d2,#1
.L1142:
	jlt.u	d2,d15,.L42
.L1143:
	st.w	[a15],d4
.L41:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   479              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   480  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   481              for (ix = ix + 1; ix < 64; ix++)
	add	d15,d1,#1
.L874:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   482              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   483                  slot->BIN_REJ[ix].U = 0;
	addsc.a	a15,a4,d15,#2
.L1144:
	mov	d1,#64
.L1145:
	lea	a15,[a15]176
.L1146:
	j	.L43
.L44:
	add	d15,#1
	st.w	[a15+],d0
.L43:
	jlt.u	d15,d1,.L44
.L38:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   484              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   485          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   486  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   487  /* select the CFAR engine */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   488  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   489          Ifx_SPU_CFAR_CFG1 cfarCfg1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   490          cfarCfg1.U         = slot->CFAR.CFG1.U;
	ld.w	d0,[a4]452
.L877:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   491          cfarCfg1.B.CFARSEL = config->inlineCfarSelect;
	ld.bu	d15,[a5]9
.L1147:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   492          slot->CFAR.CFG1.U  = cfarCfg1.U;
	insert	d0,d0,d15,#14,#2
	st.w	[a4]452,d0
.L559:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   493      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   494      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   495      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   496          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   497              Ifx_SPU_BINREJCTRL binrejctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   498              binrejctrl.U       = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   499              binrejctrl.B.VALUE = 0xFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   500  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   501              slot->BINREJCTRL.U = binrejctrl.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   502          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   503  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   504          for (ix = 0; ix < 64; ix++)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   505          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   506              slot->BIN_REJ[ix].U = 0xFFFFFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   507          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   508  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   509          Ifx_SPU_CFAR_CFG1 cfarCfg1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   510          cfarCfg1.U         = slot->CFAR.CFG1.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   511          cfarCfg1.B.CFARSEL = IfxSpu_CFAR_Engine_auto;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   512          slot->CFAR.CFG1.U  = cfarCfg1.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   513      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   514  }
	ret
.L37:
	ld.w	d15,.1.cnt
.L1148:
	st.w	[a4]472,d15
.L566:
	mov	d15,#-1
	lea	a15,[a4]176
.L1149:
	lea	a2,63
.L46:
	st.w	[a15+],d15
	loop	a2,.L46
.L568:
	ld.w	d15,[a4]452
.L878:
	insert	d15,d15,#3,#14,#2
	st.w	[a4]452,d15
.L569:
	ret
.L549:
	
__IfxSpu_setupBinRejection_function_end:
	.size	IfxSpu_setupBinRejection,__IfxSpu_setupBinRejection_function_end-IfxSpu_setupBinRejection
.L294:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfar',code,cluster('IfxSpu_setupCfar')
	.sect	'.text.IfxSpu.IfxSpu_setupCfar'
	.align	2
	
	.global	IfxSpu_setupCfar

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   515  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   516  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   517  void IfxSpu_setupCfar(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_CfarConfig *config)
; Function IfxSpu_setupCfar
.L149:
IfxSpu_setupCfar:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   518  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   519      Ifx_SPU_BE_CFARCTRL cfarctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   520  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   521      cfarctrl.U = slot->BE[passId].CFARCTRL.U;
	fcall	.cocofun_8
.L880:
	ld.w	d0,[+a15]104
.L881:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   522  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   523      if (config != NULL_PTR)
	jz.a	a5,.L47
.L1154:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   524      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   525          /* set the CFAR mode of operation */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   526          cfarctrl.B.CFAREN = config->mode;
	ld.bu	d15,[a5]
.L1155:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   527  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   528          /* enable the CFAR engine */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   529          cfarctrl.B.CFAR_CAE  = config->caCfarEnabled;
	insert	d0,d0,d15,#29,#3
	ld.bu	d15,[a5]8
.L1156:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   530          cfarctrl.B.CFAR_GOSE = config->gosCfarEnabled;
	insert	d0,d0,d15,#27,#1
	ld.bu	d15,[a5]9
.L1157:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   531  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   532          /* set CFAR base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   533          cfarctrl.B.BASE = config->baseAddress / 32;
	insert	d0,d0,d15,#28,#1
	ld.w	d15,[a5]2
	sh	d15,#-5
.L1158:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   534  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   535          /* select spectrum extension */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   536          cfarctrl.B.EXTNSN = config->spectrumExtension;
	insert	d0,d0,d15,#0,#19
	ld.bu	d15,[a5]6
.L1159:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   537  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   538          /* set spectrum extension window size */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   539          cfarctrl.B.SEWIN = config->spectrumExtensionSize;
	insert	d0,d0,d15,#25,#2
	ld.bu	d15,[a5]7
.L1160:
	insert	d0,d0,d15,#19,#6
	j	.L48
.L47:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   540      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   541      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   542      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   543          cfarctrl.U = 0;
	mov	d0,#0
.L48:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   544      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   545  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   546      slot->BE[passId].CFARCTRL.U = cfarctrl.U;
	st.w	[a15],d0
.L1161:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   547  }
	ret
.L571:
	
__IfxSpu_setupCfar_function_end:
	.size	IfxSpu_setupCfar,__IfxSpu_setupCfar_function_end-IfxSpu_setupCfar
.L299:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxSpu..cocofun_8'
	.align	2
; Function .cocofun_8
.L151:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:1
	sha	d4,#6
.L879:
	addsc.a	a15,a4,d4,#0
.L1574:
	fret
.L464:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfarCA',code,cluster('IfxSpu_setupCfarCA')
	.sect	'.text.IfxSpu.IfxSpu_setupCfarCA'
	.align	2
	
	.global	IfxSpu_setupCfarCA

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   548  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   549  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   550  void IfxSpu_setupCfarCA(IfxSpu_ConfigSlot *slot, const IfxSpu_CfarCAConfig *config)
; Function IfxSpu_setupCfarCA
.L153:
IfxSpu_setupCfarCA:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   551  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   552      Ifx_SPU_CFAR_CFG1 cfarcfg;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   553      cfarcfg.U = slot->CFAR.CFG1.U;
	ld.w	d0,[a4]452
.L882:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   554  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   555      if (config != NULL_PTR)
	jz.a	a5,.L49
.L1166:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   556      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   557          /* select the CA-CFAR algorithm */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   558          cfarcfg.B.CAALGO = config->algorithm;
	ld.bu	d15,[a5]
.L1167:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   559  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   560          /* set number of guard cells in CA-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   561          cfarcfg.B.CAGUARD = config->guardCells;
	insert	d0,d0,d15,#0,#2
	ld.bu	d15,[a5]1
.L1168:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   562  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   563          /* set number of active cells to be averaged in CA-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   564          cfarcfg.B.CAWINCELL = config->windowCellsExponent;
	insert	d0,d0,d15,#4,#6
	ld.bu	d15,[a5]2
.L1169:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   565  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   566          /* set CA-CFAR beta */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   567          cfarcfg.B.CABETA = config->beta;
	insert	d0,d0,d15,#10,#3
	ld.hu	d15,[a5]4
.L1170:
	insert	d0,d0,d15,#16,#16
	j	.L50
.L49:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   568      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   569      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   570      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   571          cfarcfg.B.CAALGO    = IfxSpu_CFAR_CA_Algorithm_cash;
	insert	d0,d0,#0,#0,#2
.L1171:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   572          cfarcfg.B.CAGUARD   = 0;
	insert	d0,d0,#0,#4,#6
.L1172:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   573          cfarcfg.B.CAWINCELL = 0;
	insert	d0,d0,#0,#10,#3
.L1173:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   574          cfarcfg.B.CABETA    = 0;
	insert	d0,d0,#0,#16,#16
.L50:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   575      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   576  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   577      slot->CFAR.CFG1.U = cfarcfg.U;
	st.w	[a4]452,d0
.L585:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   578  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   579      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   580          Ifx_SPU_CFAR_CFG2 cfarcfg2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   581          cfarcfg2.U = slot->CFAR.CFG2.U;
	ld.w	d0,[a4]456
.L883:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   582  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   583          if (config == NULL_PTR)
	jnz.a	a5,.L51
.L1174:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   584          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   585              cfarcfg2.B.CASHWIN = 0;
	insert	d0,d0,#0,#22,#3
	j	.L52
.L51:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   586          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   587          else if (config->algorithm == IfxSpu_CFAR_CA_Algorithm_cash)
	ld.bu	d15,[a5]
.L1175:
	jne	d15,#0,.L53
.L1176:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   588          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   589              cfarcfg2.B.CASHWIN = config->cashSubWindowExponent;
	ld.bu	d15,[a5]3
.L1177:
	j	.L54
.L53:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   590          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   591          else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   592          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   593              cfarcfg2.B.CASHWIN = config->windowCellsExponent;
	ld.bu	d15,[a5]2
.L54:
	insert	d0,d0,d15,#22,#3
.L52:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   594          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   595  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   596          slot->CFAR.CFG2.U = cfarcfg2.U;
	st.w	[a4]456,d0
.L586:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   597      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   598  }
	ret
.L580:
	
__IfxSpu_setupCfarCA_function_end:
	.size	IfxSpu_setupCfarCA,__IfxSpu_setupCfarCA_function_end-IfxSpu_setupCfarCA
.L304:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfarGOS',code,cluster('IfxSpu_setupCfarGOS')
	.sect	'.text.IfxSpu.IfxSpu_setupCfarGOS'
	.align	2
	
	.global	IfxSpu_setupCfarGOS

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   599  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   600  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   601  void IfxSpu_setupCfarGOS(IfxSpu_ConfigSlot *slot, const IfxSpu_CfarGOSConfig *config)
; Function IfxSpu_setupCfarGOS
.L155:
IfxSpu_setupCfarGOS:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   602  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   603      if (config != NULL_PTR)
	jz.a	a5,.L55
.L593:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   604      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   605          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   606              Ifx_SPU_CFAR_CFG1 cfarcfg1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   607              cfarcfg1.U = slot->CFAR.CFG1.U;
	ld.w	d15,[a4]452
.L884:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   608  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   609              /* select the GOS-CFAR algorithm */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   610              cfarcfg1.B.GOSALGO = config->algorithm;
	ld.bu	d0,[a5]
.L1182:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   611  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   612              slot->CFAR.CFG1.U  = cfarcfg1.U;
	insert	d15,d15,d0,#2,#2
	st.w	[a4]452,d15
.L594:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   613          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   614  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   615          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   616              Ifx_SPU_CFAR_CFG2 cfarcfg2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   617              cfarcfg2.U = slot->CFAR.CFG2.U;
	ld.w	d0,[a4]456
.L886:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   618  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   619              /* set number of guard cells in GOS-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   620              cfarcfg2.B.GOSGUARD = config->guardCells;
	ld.bu	d15,[a5]1
.L885:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   621  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   622              /* set leading index in GOS-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   623              cfarcfg2.B.IDXLD = config->indexLead;
	insert	d0,d0,d15,#0,#6
	ld.bu	d15,[a5]2
.L1183:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   624  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   625              /* set lagging index in GOS-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   626              cfarcfg2.B.IDXLG = config->indexLag;
	insert	d0,d0,d15,#6,#5
	ld.bu	d15,[a5]3
.L1184:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   627  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   628              /* set number of active cells to be averaged in GOS-CFAR */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   629              cfarcfg2.B.GOSWINCELL = config->windowCells;
	insert	d0,d0,d15,#11,#5
	ld.bu	d15,[a5]4
.L1185:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   630  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   631              slot->CFAR.CFG2.U     = cfarcfg2.U;
	insert	d0,d0,d15,#16,#6
	st.w	[a4]456,d0
.L596:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   632          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   633  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   634          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   635              Ifx_SPU_CFAR_CFG3 cfarcfg3;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   636              cfarcfg3.U = slot->CFAR.CFG3.U;
	ld.w	d15,[a4]460
.L890:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   637  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   638              /* set GOS-CFAR beta */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   639              cfarcfg3.B.GOSBETA    = config->beta;
	fcall	.cocofun_6
.L887:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   640              cfarcfg3.B.CHAN5OFFST = config->addressOffset / 32;
	sha	d0,#-5
.L1186:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   641  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   642              slot->CFAR.CFG3.U     = cfarcfg3.U;
	insert	d15,d15,d0,#16,#16
	st.w	[a4]460,d15
.L599:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   643          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   644      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   645      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   646      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   647          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   648              Ifx_SPU_CFAR_CFG1 cfarcfg1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   649              cfarcfg1.U         = slot->CFAR.CFG1.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   650              cfarcfg1.B.GOSALGO = IfxSpu_CFAR_GOS_Algorithm_gos;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   651              slot->CFAR.CFG1.U  = cfarcfg1.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   652          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   653  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   654          slot->CFAR.CFG2.U = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   655          slot->CFAR.CFG3.U = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   656      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   657  }
	ret
.L55:
	ld.w	d15,[a4]452
.L891:
	lea	a15,[a4]452
.L1187:
	insert	d15,d15,#0,#2,#2
	st.w	[a15+],d15
.L1188:
	mov	d0,#0
	st.w	[a15+],d0
.L602:
	st.w	[a15+],d0
.L1189:
	ret
.L589:
	
__IfxSpu_setupCfarGOS_function_end:
	.size	IfxSpu_setupCfarGOS,__IfxSpu_setupCfarGOS_function_end-IfxSpu_setupCfarGOS
.L309:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxSpu..cocofun_6'
	.align	2
; Function .cocofun_6
.L157:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:0
	ld.hu	d0,[a5]6
.L888:
	insert	d15,d15,d0,#0,#16
	ld.hu	d0,[a5]8
.L889:
	fret
.L454:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_setupConfigSequence',code,cluster('IfxSpu_setupConfigSequence')
	.sect	'.text.IfxSpu.IfxSpu_setupConfigSequence'
	.align	2
	
	.global	IfxSpu_setupConfigSequence

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   658  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   659  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   660  void IfxSpu_setupConfigSequence(Ifx_SPU *spu, uint32 slotNr, uint32 nextSlotNr, IfxSpu_CtrlConfig *ctrlConfig)
; Function IfxSpu_setupConfigSequence
.L159:
IfxSpu_setupConfigSequence:	.type	func
	mov.aa	a12,a4
.L893:
	mov	d15,d5
	mov.aa	a15,a5
.L894:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   661  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   662      /* get pointer to SFR base address of selected SPU */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   663      IfxSpu_ConfigSlot *slot     = IfxSpu_getConfigSlot(spu, slotNr);
	call	IfxSpu_getConfigSlot
.L892:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   664  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   665      boolean            lastSlot = (nextSlotNr == 0);
	eq	d9,d15,#0
	mov.aa	a13,a2
.L897:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   666      uint32             offset;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   667  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   668      if (lastSlot == FALSE)
	jeq	d15,#0,.L57
.L1194:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   669      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   670          /* set pointer to next config */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   671          offset = (uint32)IfxSpu_getConfigSlot(spu, nextSlotNr);
	mov.aa	a4,a12
.L898:
	mov	d4,d15
	call	IfxSpu_getConfigSlot
.L896:
	mov.d	d8,a2
.L900:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   672          offset = offset - (uint32)IfxSpu_getConfigSlot(spu, 1);
	mov	d4,#1
	mov.aa	a4,a12
.L901:
	call	IfxSpu_getConfigSlot
.L899:
	mov.d	d0,a2
.L1195:
	sub	d8,d0
	j	.L58
.L57:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   673      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   674      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   675      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   676          offset = 0;
	mov	d8,#0
.L58:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   677      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   678  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   679      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   680          Ifx_SPU_CTRL ctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   681          ctrl.U      = slot->CTRL.U;
	ld.w	d0,[a13]492
.L902:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   682  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   683          ctrl.B.MODE = ctrlConfig->mode;
	ld.bu	d1,[a15]
.L1196:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   684  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   685          /* set the trigger */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   686          ctrl.B.TRIG = ctrlConfig->trigger;
	ld.bu	d15,[a15]2
.L895:
	insert	d0,d0,d1,#2,#3
.L1197:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   687  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   688          /* set the Clock division */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   689          ctrl.B.DIV = ctrlConfig->clkDiv;
	insert	d0,d0,d15,#0,#1
	ld.bu	d15,[a15]1
.L1198:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   690  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   691          /* Set whether interrupt must be generated */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   692          ctrl.B.ATTN = ctrlConfig->attentionRequest;
	insert	d0,d0,d15,#24,#2
	ld.bu	d15,[a15]3
.L1199:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   693  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   694          /* Set if event must be generated */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   695          ctrl.B.XTRIG    = ctrlConfig->crossTrigger;
	insert	d0,d0,d15,#26,#1
	ld.bu	d15,[a15]4
.L1200:
	insert	d0,d0,d15,#27,#1
.L1201:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   696          ctrl.B.NXT_CONF = offset;
	insert	d15,d0,d8,#5,#19
.L903:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   697          ctrl.B.LAST     = lastSlot;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   698  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   699          slot->CTRL.U    = ctrl.U;
	insert	d15,d15,d9,#31,#1
	st.w	[a13]492,d15
.L614:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   700      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   701  }
	ret
.L604:
	
__IfxSpu_setupConfigSequence_function_end:
	.size	IfxSpu_setupConfigSequence,__IfxSpu_setupConfigSequence_function_end-IfxSpu_setupConfigSequence
.L314:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupFft',code,cluster('IfxSpu_setupFft')
	.sect	'.text.IfxSpu.IfxSpu_setupFft'
	.align	2
	
	.global	IfxSpu_setupFft

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   702  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   703  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   704  void IfxSpu_setupFft(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_FftConfig *config)
; Function IfxSpu_setupFft
.L161:
IfxSpu_setupFft:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   705  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   706      if (config != NULL_PTR)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   707      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   708          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   709              Ifx_SPU_BE_LDR_CONF ldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   710              ldrConf.U = slot->BE[passId].LDR_CONF.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   711  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   712              /* set FFT bypass */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   713              ldrConf.B.FFTBYPS = config->enabled ? 0 : 1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   714  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   715              /* set inverse FFT */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   716              ldrConf.B.IFFT = config->inversed;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   717  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   718              /* set length of the FFT */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   719              ldrConf.B.SIZE              = config->size - IfxSpu_FftSize_8;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   720  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   721              slot->BE[passId].LDR_CONF.U = ldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   722          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   723  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   724          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   725              Ifx_SPU_BE_UNLDR_CONF unldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   726              unldrConf.U = slot->BE[passId].UNLDR_CONF.U;
	fcall	.cocofun_8
.L904:
	lea	a15,[a15]48
.L1206:
	lea	a2,[a15]24
.L622:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   727  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   728              /* set up unloader configuration */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   729              unldrConf.B.FORMAT            = config->dataFormat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   730              unldrConf.B.EXPNT             = config->exponent;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   731  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   732              slot->BE[passId].UNLDR_CONF.U = unldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   733          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   734  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   735          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   736              /* set up force to real operation if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   737              Ifx_SPU_BE_ODP_CONF odpConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   738              odpConf.U                   = slot->BE[passId].ODP_CONF.U;
	lea	a4,[a15]36
.L628:
	jz.a	a5,.L59
.L632:
	ld.bu	d15,[a5]
.L1207:
	ld.w	d0,[a15]
.L905:
	eq	d15,d15,#0
.L1208:
	insert	d0,d0,d15,#30,#1
	ld.bu	d15,[a5]1
.L1209:
	insert	d0,d0,d15,#31,#1
	ld.bu	d15,[a5]2
.L1210:
	add	d15,#-3
.L1211:
	insert	d0,d0,d15,#24,#4
	st.w	[a15],d0
.L623:
	ld.w	d0,[a2]
.L906:
	ld.bu	d15,[a5]3
.L1212:
	insert	d0,d0,d15,#5,#1
	ld.bu	d15,[a5]5
.L1213:
	insert	d0,d0,d15,#0,#5
	st.w	[a2],d0
.L624:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   739              odpConf.B.FTR               = config->forceToReal;
	ld.bu	d15,[a5]4
.L1214:
	ld.w	d0,[a4]
.L907:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   740              slot->BE[passId].ODP_CONF.U = odpConf.U;
	insert	d0,d0,d15,#20,#1
	st.w	[a4],d0
.L629:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   741          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   742      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   743      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   744      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   745          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   746              Ifx_SPU_BE_LDR_CONF ldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   747              ldrConf.U                   = slot->BE[passId].LDR_CONF.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   748  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   749              ldrConf.B.FFTBYPS           = 1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   750              ldrConf.B.IFFT              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   751              ldrConf.B.SIZE              = IfxSpu_FftSize_8 - IfxSpu_FftSize_8;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   752  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   753              slot->BE[passId].LDR_CONF.U = ldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   754          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   755  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   756          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   757              Ifx_SPU_BE_UNLDR_CONF unldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   758              unldrConf.U                   = slot->BE[passId].UNLDR_CONF.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   759  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   760              unldrConf.B.FORMAT            = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   761              unldrConf.B.EXPNT             = 16;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   762              slot->BE[passId].UNLDR_CONF.U = unldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   763          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   764  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   765          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   766              Ifx_SPU_BE_ODP_CONF odpConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   767              odpConf.U                   = slot->BE[passId].ODP_CONF.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   768              odpConf.B.FTR               = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   769              slot->BE[passId].ODP_CONF.U = odpConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   770          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   771      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   772  }
	ret
.L59:
	ld.w	d0,[a15]
.L908:
	extr.u	d15,d0,#24,#8
.L1215:
	or	d15,#64
.L1216:
	insert	d15,d15,#0,#7,#1
.L1217:
	insert	d15,d15,#0,#0,#4
.L1218:
	insert	d0,d0,d15,#24,#8
	st.w	[a15],d0
.L635:
	ld.w	d0,[a2]
.L909:
	extr.u	d15,d0,#0,#8
.L1219:
	insert	d1,d15,#0,#5,#1
.L1220:
	mov	d15,#16
.L1221:
	insert	d15,d1,d15,#0,#5
.L1222:
	insert	d0,d0,d15,#0,#8
	st.w	[a2],d0
.L637:
	ld.w	d15,[a4]
.L910:
	insert	d15,d15,#0,#20,#1
	st.w	[a4],d15
.L639:
	ret
.L616:
	
__IfxSpu_setupFft_function_end:
	.size	IfxSpu_setupFft,__IfxSpu_setupFft_function_end-IfxSpu_setupFft
.L319:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupFftOutput',code,cluster('IfxSpu_setupFftOutput')
	.sect	'.text.IfxSpu.IfxSpu_setupFftOutput'
	.align	2
	
	.global	IfxSpu_setupFftOutput

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   773  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   774  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   775  void IfxSpu_setupFftOutput(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_FftOutputConfig *config)
; Function IfxSpu_setupFftOutput
.L163:
IfxSpu_setupFftOutput:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   776  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   777      Ifx_SPU_BE_ODP_CONF odpConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   778      odpConf.U = slot->BE[passId].ODP_CONF.U;
	fcall	.cocofun_8
.L911:
	ld.w	d15,[+a15]84
.L913:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   779  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   780      if (config != NULL_PTR)
	jz.a	a5,.L61
.L1227:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   781      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   782          /* ON / OFF output data processor */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   783          odpConf.B.MODE = config->enabled;
	fcall	.cocofun_4
.L912:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   784  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   785          /* set ODP base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   786          odpConf.B.BASE = config->baseAddress / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   787  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   788          /* set ODP scaling factor */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   789          odpConf.B.SCALE = (config->format == IfxSpu_ODP_Format_real16Bit)
	ld.bu	d15,[a5]6
.L914:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   790                            || (config->format == IfxSpu_ODP_Format_complex16Bit);
	mov	d1,#0
.L1228:
	jeq	d15,#3,.L62
.L1229:
	jne	d15,#2,.L63
.L62:
	mov	d1,#1
.L63:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   791          /* set ODP real only format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   792          odpConf.B.ROF = (config->format == IfxSpu_ODP_Format_real32Bit)
	ld.bu	d15,[a5]6
.L1230:
	insert	d0,d0,d1,#21,#1
.L1231:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   793                          || (config->format == IfxSpu_ODP_Format_real16Bit)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   794                          || (config->format == IfxSpu_ODP_Format_realHalfFloat);
	mov	d1,#0
.L1232:
	jeq	d15,#1,.L64
.L1233:
	jeq	d15,#3,.L65
.L1234:
	jne	d15,#5,.L66
.L65:
.L64:
	mov	d1,#1
.L66:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   795  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   796          /* set ODP half precision floating point */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   797          odpConf.B.HPFP = (config->format == IfxSpu_ODP_Format_realHalfFloat)
	ld.bu	d15,[a5]6
.L1235:
	insert	d0,d0,d1,#28,#1
.L1236:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   798                           || (config->format == IfxSpu_ODP_Format_complexHalfFloat);
	mov	d1,#0
.L1237:
	jeq	d15,#5,.L67
.L1238:
	jne	d15,#4,.L68
.L67:
	mov	d1,#1
.L68:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   799          /* set ODP exponenet */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   800          odpConf.B.EXPNT = config->exponent;
	insert	d0,d0,d1,#29,#1
	ld.hu	d15,[a5]8
.L1239:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   801  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   802          /* set up in place FFT if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   803          odpConf.B.IPF = config->inPlace;
	insert	d0,d0,d15,#22,#5
	ld.bu	d15,[a5]10
.L1240:
	insert	d0,d0,d15,#27,#1
	j	.L69
.L61:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   804      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   805      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   806      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   807          odpConf.B.MODE  = 0;
	insert	d15,d15,#0,#19,#1
.L1241:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   808          odpConf.B.BASE  = 0;
	insert	d0,d15,#0,#0,#19
.L916:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   809          odpConf.B.SCALE = 0;
	insert	d0,d0,#0,#21,#1
.L1242:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   810          odpConf.B.EXPNT = 0;
	insert	d0,d0,#0,#22,#5
.L1243:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   811          odpConf.B.IPF   = 0;
	extr.u	d15,d0,#24,#8
.L1244:
	insert	d15,d15,#0,#3,#1
.L1245:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   812          odpConf.B.ROF   = 0;
	insert	d15,d15,#0,#4,#1
.L1246:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   813          odpConf.B.HPFP  = 0;
	insert	d15,d15,#0,#5,#1
	insert	d0,d0,d15,#24,#8
.L69:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   814      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   815  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   816      slot->BE[passId].ODP_CONF.U = odpConf.U;
	st.w	[a15],d0
.L1247:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   817  }
	ret
.L641:
	
__IfxSpu_setupFftOutput_function_end:
	.size	IfxSpu_setupFftOutput,__IfxSpu_setupFftOutput_function_end-IfxSpu_setupFftOutput
.L324:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_4',code,cluster('.cocofun_4')
	.sect	'.text.IfxSpu..cocofun_4'
	.align	2
; Function .cocofun_4
.L165:
.cocofun_4:	.type	func
; Function body .cocofun_4, coco_iter:0
	ld.bu	d0,[a5]
.L1556:
	insert	d15,d15,d0,#19,#1
	ld.w	d0,[a5]2
	sh	d0,#-5
.L915:
	insert	d0,d15,d0,#0,#19
	fret
.L444:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_setupHistogram',code,cluster('IfxSpu_setupHistogram')
	.sect	'.text.IfxSpu.IfxSpu_setupHistogram'
	.align	2
	
	.global	IfxSpu_setupHistogram

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   818  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   819  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   820  void IfxSpu_setupHistogram(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_HistogramConfig *config)
; Function IfxSpu_setupHistogram
.L167:
IfxSpu_setupHistogram:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   821  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   822      if (config != NULL_PTR)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   823      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   824          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   825              Ifx_SPU_BE_UNLDR_CONF unldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   826              unldrConf.U = slot->BE[passId].UNLDR_CONF.U;
	fcall	.cocofun_8
.L918:
	lea	a2,[a15]72
.L654:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   827  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   828              /* enable histogram */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   829              unldrConf.B.HISTEN = config->enabled;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   830  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   831              /* set number of classes */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   832              unldrConf.B.HISTBINS = config->numClasses;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   833  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   834              /* set histogram base address */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   835              unldrConf.B.HISTBASE = config->baseAddress;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   836  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   837              /* if Histogram antenna filter is enabled */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   838              unldrConf.B.HAFE = config->antennaFilterEnabled;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   839  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   840              /* enable antenna filter value */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   841              unldrConf.B.AFV               = config->antennaFilterMask;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   842  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   843              slot->BE[passId].UNLDR_CONF.U = unldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   844          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   845  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   846          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   847              Ifx_SPU_BE_UNLDR_CONF2 unldrConf2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   848              unldrConf2.U = slot->BE[passId].UNLDR_CONF2.U;
	lea	a15,[a15]76
.L659:
	jz.a	a5,.L70
.L655:
	ld.w	d0,[a2]
.L917:
	ld.bu	d15,[a5]
.L1252:
	insert	d0,d0,d15,#6,#1
	ld.bu	d15,[a5]1
.L1253:
	insert	d0,d0,d15,#13,#3
	ld.w	d15,[a5]2
	extr.u	d15,d15,#0,#16
.L1254:
	insert	d0,d0,d15,#16,#16
	ld.bu	d15,[a5]10
.L1255:
	insert	d0,d0,d15,#7,#1
	ld.bu	d15,[a5]11
.L1256:
	insert	d0,d0,d15,#8,#3
	st.w	[a2],d0
.L656:
	ld.w	d15,[a15]
.L919:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   849  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   850              /* set start delay */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   851              unldrConf2.B.STRT = config->startDelay;
	fcall	.cocofun_6
.L660:
	j	.L71
.L70:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   852  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   853              /* set end delay */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   854              unldrConf2.B.END               = config->endDelay;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   855  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   856              slot->BE[passId].UNLDR_CONF2.U = unldrConf2.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   857          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   858      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   859      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   860      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   861          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   862              Ifx_SPU_BE_UNLDR_CONF unldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   863              unldrConf.U                   = slot->BE[passId].UNLDR_CONF.U;
	ld.w	d15,[a2]
.L664:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   864  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   865              unldrConf.B.HISTEN            = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   866              unldrConf.B.HISTBINS          = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   867              unldrConf.B.HISTBASE          = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   868              unldrConf.B.HAFE              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   869              unldrConf.B.AFV               = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   870  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   871              slot->BE[passId].UNLDR_CONF.U = unldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   872          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   873  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   874          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   875              Ifx_SPU_BE_UNLDR_CONF2 unldrConf2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   876              unldrConf2.U                   = slot->BE[passId].UNLDR_CONF2.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   877              unldrConf2.B.STRT              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   878              unldrConf2.B.END               = 0xFFFF;
	mov.u	d0,#65535
.L665:
	insert	d15,d15,#0,#6,#1
.L1257:
	insert	d15,d15,#0,#13,#3
.L1258:
	insert	d15,d15,#0,#16,#16
.L1259:
	insert	d15,d15,#0,#7,#1
.L1260:
	insert	d15,d15,#0,#8,#3
	st.w	[a2],d15
.L666:
	ld.w	d15,[a15]
.L920:
	insert	d15,d15,#0,#0,#16
.L71:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   879              slot->BE[passId].UNLDR_CONF2.U = unldrConf2.U;
	insert	d15,d15,d0,#16,#16
	st.w	[a15],d15
.L669:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   880          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   881      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   882  }
	ret
.L648:
	
__IfxSpu_setupHistogram_function_end:
	.size	IfxSpu_setupHistogram,__IfxSpu_setupHistogram_function_end-IfxSpu_setupHistogram
.L329:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupInput',code,cluster('IfxSpu_setupInput')
	.sect	'.text.IfxSpu.IfxSpu_setupInput'
	.align	2
	
	.global	IfxSpu_setupInput

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   883  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   884  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   885  void IfxSpu_setupInput(IfxSpu_ConfigSlot *slot, const IfxSpu_FftInputConfig *config)
; Function IfxSpu_setupInput
.L169:
IfxSpu_setupInput:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   886  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   887      /* set data source */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   888      Ifx_SPU_ID_CONF idConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   889      idConf.U     = slot->ID.CONF.U;
	ld.w	d1,[a4]
.L921:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   890      idConf.B.SRC = config->dataSource;
	ld.bu	d15,[a5]
.L1265:
	insert	d1,d1,d15,#0,#2
.L1266:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   891  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   892      if (config->dataSource != IfxSpu_DataSource_emem)
	jeq	d15,#3,.L72
.L1267:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   893      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   894          /* when input data source is RIF */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   895          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   896              /* set input data format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   897              idConf.B.FORMAT = config->rif.dataFormat;
	ld.bu	d15,[a5]4
.L677:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   898  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   899              /* set input data type */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   900              idConf.B.SIGNED = config->rif.dataType;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   901  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   902              /* set sample count */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   903              idConf.B.SMPLCNT = config->rif.sampleCount - 1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   904  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   905              /* set number of ramps per measurement cycle */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   906              idConf.B.RAMPS = config->rif.numRamps - 1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   907  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   908              /* set number of antennae */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   909              idConf.B.ANT = config->rif.numAntennae - 1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   910          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   911  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   912          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   913              Ifx_SPU_ID_CONF2 idConf2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   914              idConf2.U = slot->ID.CONF2.U;
	ld.w	d0,[a4]4
.L678:
	insert	d1,d1,d15,#31,#1
	ld.bu	d15,[a5]5
.L1268:
	insert	d1,d1,d15,#30,#1
	ld.hu	d15,[a5]10
.L1269:
	add	d15,#-1
.L1270:
	insert	d1,d1,d15,#4,#11
	ld.hu	d15,[a5]6
.L1271:
	add	d15,#-1
.L1272:
	insert	d1,d1,d15,#16,#11
	ld.bu	d15,[a5]8
.L1273:
	add	d15,#-1
.L1274:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   915  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   916              /* set up split processing mode configuration if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   917              idConf2.B.BYPASS = config->rif.bypassModeEnabled;
	insert	d1,d1,d15,#2,#2
	ld.bu	d15,[a5]14
.L679:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   918  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   919              /* set bypass address */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   920              idConf2.B.BPADDR = config->rif.bypassAddress / 32;
	insert	d0,d0,d15,#24,#1
	ld.w	d15,[a5]16
	sh	d15,#-5
.L1275:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   921  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   922              /* enable bypass reload if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   923              idConf2.B.BPRLD  = config->rif.bypassReloadEnabled;
	insert	d15,d0,d15,#0,#19
	ld.bu	d0,[a5]20
.L922:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   924  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   925              slot->ID.CONF2.U = idConf2.U;
	insert	d15,d15,d0,#25,#1
	st.w	[a4]4,d15
.L680:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   926          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   927  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   928          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   929              Ifx_SPU_PACTR pactr;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   930              pactr.U = slot->PACTR.U;
	ld.w	d0,[a4]40
.L924:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   931  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   932              /* set up pre acquisition counter configuration if selected */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   933              pactr.B.EN = config->rif.preAcquisitionCounterEnabled;
	ld.bu	d15,[a5]12
.L923:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   934  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   935              /* set pre acquisition counter limit */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   936              pactr.B.LIMIT = config->rif.preAcquisitionCounterLimit;
	insert	d0,d0,d15,#1,#1
	ld.bu	d15,[a5]13
.L1276:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   937  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   938              /* reset pre acquisitioin counter */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   939              pactr.B.RST = config->rif.preAcquisitionCounterReset;
	insert	d0,d0,d15,#2,#11
	ld.bu	d15,[a5]22
.L1277:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   940  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   941              /* set up if trigger comes from RIF or from PACTR limit event */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   942              pactr.B.TRIG = config->rif.preAcquisitionCounterTrigger;
	insert	d0,d0,d15,#0,#1
	ld.bu	d15,[a5]23
.L1278:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   943  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   944              /* enable/disable attention interrupt generation on PACTR limit event */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   945              pactr.B.ATTN = config->rif.preAcquisitionCounterAttention;
	insert	d0,d0,d15,#13,#1
	ld.bu	d15,[a5]25
.L1279:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   946  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   947              /* enable/disable error interrupt generation on PACTR limit event */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   948              pactr.B.ERR   = config->rif.preAcquisitionCounterError;
	insert	d0,d0,d15,#15,#1
	ld.bu	d15,[a5]24
.L1280:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   949  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   950              slot->PACTR.U = pactr.U;
	insert	d0,d0,d15,#14,#1
	st.w	[a4]40,d0
.L72:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   951          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   952      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   953  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   954      slot->ID.CONF.U = idConf.U;
	st.w	[a4],d1
.L685:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   955  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   956      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   957          /* radar memory input configuration, both RIF and EMEM cases */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   958          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   959              Ifx_SPU_ID_RM_CONF idRmConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   960              idRmConf.U = slot->ID.RM_CONF.U;
	ld.w	d15,[a4]8
.L925:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   961  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   962              /* set input data format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   963              idRmConf.B.FORMAT = config->rm.dataFormat;
	ld.bu	d0,[a5]28
.L1281:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   964  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   965              /* set radar memory base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   966              idRmConf.B.BASE = config->rm.baseAddress / 32;
	insert	d15,d15,d0,#19,#3
	ld.w	d0,[a5]30
	sh	d0,#-5
.L1282:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   967  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   968              /* set addressing mode */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   969              idRmConf.B.TRNSPS = config->rm.addressingMode;
	insert	d15,d15,d0,#0,#19
	ld.bu	d0,[a5]52
.L1283:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   970  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   971              /* set processing mode */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   972              idRmConf.B.PM = config->rm.processingMode;
	insert	d15,d15,d0,#22,#1
	ld.bu	d0,[a5]53
.L1284:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   973  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   974              /* set number of data blocks */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   975              idRmConf.B.BLOCKS = config->rm.numBlocks - 1;
	insert	d15,d15,d0,#31,#1
	ld.bu	d0,[a5]54
.L1285:
	add	d0,#-1
.L1286:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   976  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   977              /* set antenna mapping */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   978              idRmConf.B.AM      = config->rm.antennaMapping;
	insert	d15,d15,d0,#28,#3
	ld.bu	d0,[a5]55
.L1287:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   979  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   980              slot->ID.RM_CONF.U = idRmConf.U;
	insert	d15,d15,d0,#24,#3
	st.w	[a4]8,d15
.L686:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   981          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   982  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   983          /* set loop offsets */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   984          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   985              Ifx_SPU_ID_RM_ILO ilo;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   986              ilo.U             = slot->ID.RM_ILO.U;
	ld.w	d15,[a4]12
.L926:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   987              ilo.B.ILO         = config->rm.innerLoopOffset;
	ld.w	d0,[a5]34
.L1288:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   988              slot->ID.RM_ILO.U = ilo.U;
	insert	d15,d15,d0,#0,#24
	st.w	[a4]12,d15
.L689:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   989          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   990  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   991          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   992              Ifx_SPU_ID_RM_OLO olo;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   993              olo.U             = slot->ID.RM_OLO.U;
	ld.w	d15,[a4]16
.L927:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   994              olo.B.OLO         = config->rm.outerLoopOffset;
	ld.w	d0,[a5]38
.L1289:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   995              slot->ID.RM_OLO.U = olo.U;
	insert	d15,d15,d0,#0,#24
	st.w	[a4]16,d15
.L692:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   996          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   997  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   998          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	   999              Ifx_SPU_ID_RM_BLO blo;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1000              blo.U             = slot->ID.RM_BLO.U;
	ld.w	d15,[a4]20
.L928:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1001              blo.B.BLO         = config->rm.binLoopOffset;
	ld.w	d0,[a5]42
.L1290:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1002              slot->ID.RM_BLO.U = blo.U;
	insert	d15,d15,d0,#0,#24
	st.w	[a4]20,d15
.L695:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1003          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1004  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1005          /* set loop repeat values */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1006          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1007              Ifx_SPU_ID_RM_IOLR iolr;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1008              iolr.U             = slot->ID.RM_IOLR.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1009              iolr.B.ILR         = config->rm.innerLoopRepeat - 1;
	ld.hu	d0,[a5]46
.L1291:
	ld.w	d15,[a4]24
.L929:
	add	d0,#-1
.L1292:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1010              iolr.B.OLR         = config->rm.outerLoopRepeat - 1;
	insert	d15,d15,d0,#0,#13
	ld.hu	d0,[a5]48
.L1293:
	add	d0,#-1
.L1294:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1011              slot->ID.RM_IOLR.U = iolr.U;
	insert	d15,d15,d0,#16,#13
	st.w	[a4]24,d15
.L698:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1012          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1013  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1014          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1015              Ifx_SPU_ID_RM_BLR blr;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1016              blr.U             = slot->ID.RM_BLR.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1017              blr.B.BLR         = config->rm.binLoopRepeat - 1;
	ld.hu	d0,[a5]50
.L1295:
	ld.w	d15,[a4]28
.L930:
	add	d0,#-1
.L1296:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1018              slot->ID.RM_BLR.U = blr.U;
	insert	d15,d15,d0,#0,#13
	st.w	[a4]28,d15
.L701:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1019          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1020      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1021  }
	ret
.L671:
	
__IfxSpu_setupInput_function_end:
	.size	IfxSpu_setupInput,__IfxSpu_setupInput_function_end-IfxSpu_setupInput
.L334:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupLocalMax',code,cluster('IfxSpu_setupLocalMax')
	.sect	'.text.IfxSpu.IfxSpu_setupLocalMax'
	.align	2
	
	.global	IfxSpu_setupLocalMax

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1022  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1023  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1024  void IfxSpu_setupLocalMax(IfxSpu_ConfigSlot *slot, const IfxSpu_LocalMaxConfig *config)
; Function IfxSpu_setupLocalMax
.L171:
IfxSpu_setupLocalMax:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1025  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1026      Ifx_SPU_LCLMAX lclmax;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1027      lclmax.U = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1028  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1029      if (config != NULL_PTR)
	mov	d15,#0
	jz.a	a5,.L73
.L931:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1030      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1031          lclmax.U = slot->LCLMAX.U;
	ld.w	d0,[a4]476
.L932:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1032  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1033          /* set the Local Max mode */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1034          lclmax.B.LMODE = config->localMaxMode;
	ld.bu	d15,[a5]1
.L1301:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1035  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1036          /* set the Threshold mode */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1037          lclmax.B.TMODE = config->thresholdMode;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1038  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1039          /* set Local Max window width */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1040          lclmax.B.WIDTH = config->windowWidth;
	ld.bu	d1,[a5]
.L1302:
	insert	d0,d0,d15,#4,#2
	ld.bu	d15,[a5]2
.L1303:
	insert	d15,d0,d15,#2,#2
.L1304:
	insert	d15,d15,d1,#0,#2
.L1305:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1041  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1042          /* set left justify value */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1043          lclmax.B.LJUST = config->leftJustify;
	insert	d0,d0,d15,#0,#8
	ld.bu	d15,[a5]8
.L1306:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1044  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1045          /* set threshold value */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1046          lclmax.B.TSHLD = config->thresholdValue;
	insert	d0,d0,d15,#7,#1
	ld.w	d15,[a5]4
.L1307:
	insert	d15,d0,d15,#8,#24
.L73:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1047      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1048  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1049      slot->LCLMAX.U = lclmax.U;
	st.w	[a4]476,d15
.L1308:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1050  }
	ret
.L703:
	
__IfxSpu_setupLocalMax_function_end:
	.size	IfxSpu_setupLocalMax,__IfxSpu_setupLocalMax_function_end-IfxSpu_setupLocalMax
.L339:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupMagnitude',code,cluster('IfxSpu_setupMagnitude')
	.sect	'.text.IfxSpu.IfxSpu_setupMagnitude'
	.align	2
	
	.global	IfxSpu_setupMagnitude

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1051  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1052  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1053  void IfxSpu_setupMagnitude(IfxSpu_ConfigSlot *slot, IfxSpu_MagnitudeConfig *config)
; Function IfxSpu_setupMagnitude
.L173:
IfxSpu_setupMagnitude:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1054  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1055      if (config != NULL_PTR)
	jz.a	a5,.L74
.L713:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1056      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1057          Ifx_SPU_MAGAPPROX magapprox;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1058          magapprox.U       = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1059  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1060          magapprox.B.ALPHA = config->alpha;
	mov	d15,#0
	ld.hu	d0,[a5]0
.L933:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1061          magapprox.B.BETA  = config->beta;
	insert	d15,d15,d0,#0,#16
	ld.hu	d0,[a5]2
.L1313:
	insert	d15,d15,d0,#16,#16
	j	.L75
.L74:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1062  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1063          slot->MAGAPPROX.U = magapprox.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1064      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1065      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1066      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1067          slot->MAGAPPROX.U = 0xFFFFFFFFu;
	mov	d15,#-1
.L75:
	st.w	[a4]432,d15
.L1314:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1068      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1069  }
	ret
.L709:
	
__IfxSpu_setupMagnitude_function_end:
	.size	IfxSpu_setupMagnitude,__IfxSpu_setupMagnitude_function_end-IfxSpu_setupMagnitude
.L344:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupMath1',code,cluster('IfxSpu_setupMath1')
	.sect	'.text.IfxSpu.IfxSpu_setupMath1'
	.align	2
	
	.global	IfxSpu_setupMath1

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1070  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1071  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1072  void IfxSpu_setupMath1(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_Math1Config *config)
; Function IfxSpu_setupMath1
.L175:
IfxSpu_setupMath1:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1073  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1074      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1075          Ifx_SPU_BE_LDR_CONF ldrConf;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1076          ldrConf.U = slot->BE[passId].LDR_CONF.U;
	fcall	.cocofun_8
.L934:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1077  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1078          /* set up truncation */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1079          ldrConf.B.DRPL = config->numDropLastSamples;
	ld.bu	d15,[a5]1
.L1319:
	ld.w	d0,[+a15]48
.L722:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1080          ldrConf.B.DRPF = config->numDropFirstSamples;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1081  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1082          /* set up alignment correction */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1083          ldrConf.B.EXPNT = config->loaderExponent;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1084  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1085          /* set up phase shift */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1086          ldrConf.B.PHSHFT = config->phaseShift;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1087  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1088          /* set window data format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1089          ldrConf.B.FORMAT            = config->window.dataFormat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1090  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1091          slot->BE[passId].LDR_CONF.U = ldrConf.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1092      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1093  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1094      /* set up windowing */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1095      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1096          Ifx_SPU_BE_LDR_CONF2 ldrConf2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1097          ldrConf2.U                   = slot->BE[passId].LDR_CONF2.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1098          ldrConf2.B.WBASE             = config->window.baseAddress;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1099          ldrConf2.B.PADF              = config->numPadFrontSamples;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1100          ldrConf2.B.WINEN             = config->window.enabled;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1101          slot->BE[passId].LDR_CONF2.U = ldrConf2.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1102      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1103  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1104      /* set up antenna offsets */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1105  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1106      uint32 i;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1107  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1108      for (i = 0; i < (IFXSPU_MAX_ANTENNAE / 2); i++)
	mov.a	a4,#3
.L723:
	insert	d0,d0,d15,#0,#8
	ld.bu	d15,[a5]2
.L724:
	mov.aa	a2,a15
.L725:
	insert	d0,d0,d15,#8,#8
	ld.bu	d15,[a5]
.L1320:
	insert	d0,d0,d15,#16,#6
	ld.bu	d15,[a5]28
.L1321:
	insert	d0,d0,d15,#22,#2
	ld.bu	d15,[a5]9
.L1322:
	insert	d0,d0,d15,#28,#2
	st.w	[a15],d0
.L726:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1109      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1110          Ifx_SPU_BE_ANTOFST ant01;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1111          ant01.B.ADROFST0_ANT          = config->window.antennaOffsets[2 * i];
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1112          ant01.B.ADROFST1_ANT          = config->window.antennaOffsets[2 * i + 1];
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1113          slot->BE[passId].ANTOFST[i].U = ant01.U;
	lea	a15,[a15]8
.L729:
	ld.w	d0,[+a2]4
.L935:
	ld.hu	d15,[a5]10
.L1323:
	insert	d0,d0,d15,#0,#16
	ld.hu	d15,[a5]4
.L1324:
	insert	d0,d0,d15,#16,#13
	ld.bu	d15,[a5]8
.L1325:
	insert	d0,d0,d15,#31,#1
	st.w	[a2],d0
.L730:
	lea	a2,[a5]12
.L76:
	ld.hu	d15,[a2]0
.L936:
	insert	d0,d0,d15,#0,#16
	ld.hu	d15,[a2]2
.L736:
	add.a	a2,#4
.L737:
	insert	d0,d0,d15,#16,#16
	st.w	[a15+],d0
	loop	a4,.L76
.L738:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1114      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1115  }
	ret
.L716:
	
__IfxSpu_setupMath1_function_end:
	.size	IfxSpu_setupMath1,__IfxSpu_setupMath1_function_end-IfxSpu_setupMath1
.L349:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupNci',code,cluster('IfxSpu_setupNci')
	.sect	'.text.IfxSpu.IfxSpu_setupNci'
	.align	2
	
	.global	IfxSpu_setupNci

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1116  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1117  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1118  void IfxSpu_setupNci(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_NciConfig *config)
; Function IfxSpu_setupNci
.L177:
IfxSpu_setupNci:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1119  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1120      Ifx_SPU_BE_NCICTRL ncictrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1121      ncictrl.U = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1122  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1123      if (config != NULL_PTR)
	mov	d0,#0
	jz.a	a5,.L77
.L940:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1124      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1125          ncictrl.U = slot->BE[passId].NCICTRL.U;
	sha	d15,d4,#6
.L1330:
	addsc.a	a15,a4,d15,#0
.L1331:
	ld.w	d15,[a15]88
.L937:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1126  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1127          /* Enable / Disable NCI */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1128          ncictrl.B.EN = config->enabled;
	fcall	.cocofun_4
.L938:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1129  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1130          /* set NCI base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1131          ncictrl.B.BASE = config->baseAddress / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1132  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1133          /* set NCI format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1134          ncictrl.B.FORMAT = config->outputFormat;
	ld.bu	d15,[a5]6
.L1332:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1135  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1136          /* set NCI scaling factor */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1137          ncictrl.B.SCALE = config->scalingFactor;
	insert	d0,d0,d15,#20,#2
	ld.bu	d15,[a5]7
.L1333:
	insert	d0,d0,d15,#22,#2
.L77:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1138      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1139  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1140      slot->BE[passId].NCICTRL.U = ncictrl.U;
	fcall	.cocofun_8
.L939:
	st.w	[a15]88,d0
.L1334:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1141  }
	ret
.L741:
	
__IfxSpu_setupNci_function_end:
	.size	IfxSpu_setupNci,__IfxSpu_setupNci_function_end-IfxSpu_setupNci
.L354:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupNciWeights',code,cluster('IfxSpu_setupNciWeights')
	.sect	'.text.IfxSpu.IfxSpu_setupNciWeights'
	.align	2
	
	.global	IfxSpu_setupNciWeights

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1142  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1143  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1144  void IfxSpu_setupNciWeights(IfxSpu_ConfigSlot *slot, uint16 weights[IFXSPU_MAX_ANTENNAE])
; Function IfxSpu_setupNciWeights
.L179:
IfxSpu_setupNciWeights:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1145  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1146      Ifx_SPU_NCI_SCALAR0 nciScalar0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1147      Ifx_SPU_NCI_SCALAR1 nciScalar1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1148      Ifx_SPU_NCI_SCALAR2 nciScalar2;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1149      Ifx_SPU_NCI_SCALAR3 nciScalar3;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1150  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1151      nciScalar0.U = slot->NCI.SCALAR0.U;
	ld.w	d15,[a4]436
.L941:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1152      nciScalar1.U = slot->NCI.SCALAR1.U;
	ld.w	d0,[a4]440
.L942:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1153      nciScalar2.U = slot->NCI.SCALAR2.U;
	ld.w	d1,[a4]444
.L944:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1154      nciScalar3.U = slot->NCI.SCALAR3.U;
	ld.w	d2,[a4]448
.L945:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1155  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1156      if (weights != NULL_PTR)
	jz.a	a5,.L78
.L1339:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1157      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1158          /* Set NCI Antenna Scaling factors */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1159          nciScalar0.B.ANT0 = weights[0];
	ld.hu	d3,[a5]0
.L1340:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1160          nciScalar0.B.ANT1 = weights[1];
	insert	d15,d15,d3,#0,#16
	ld.hu	d3,[a5]2
.L1341:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1161          nciScalar1.B.ANT2 = weights[2];
	insert	d15,d15,d3,#16,#16
	ld.hu	d3,[a5]4
.L1342:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1162          nciScalar1.B.ANT3 = weights[3];
	insert	d0,d0,d3,#0,#16
	ld.hu	d3,[a5]6
.L1343:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1163          nciScalar2.B.ANT4 = weights[4];
	insert	d0,d0,d3,#16,#16
	ld.hu	d3,[a5]8
.L1344:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1164          nciScalar2.B.ANT5 = weights[5];
	insert	d1,d1,d3,#0,#16
	ld.hu	d3,[a5]10
.L1345:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1165          nciScalar3.B.ANT6 = weights[6];
	insert	d1,d1,d3,#16,#16
	ld.hu	d3,[a5]12
.L1346:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1166          nciScalar3.B.ANT7 = weights[7];
	insert	d2,d2,d3,#0,#16
	ld.hu	d3,[a5]14
.L1347:
	insert	d2,d2,d3,#16,#16
	j	.L79
.L78:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1167      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1168      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1169      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1170          nciScalar0.U = 0xFFFFFFFFu;
	mov	d15,#-1
.L1348:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1171          nciScalar1.U = 0xFFFFFFFFu;
	mov	e0,d15,d15
.L943:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1172          nciScalar2.U = 0xFFFFFFFFu;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1173          nciScalar3.U = 0xFFFFFFFFu;
	mov	d2,d15
.L79:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1174      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1175  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1176      slot->NCI.SCALAR0.U = nciScalar0.U;
	lea	a15,[a4]436
	st.w	[a15+],d15
.L946:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1177      slot->NCI.SCALAR1.U = nciScalar1.U;
	st.w	[a15+],d0
.L947:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1178      slot->NCI.SCALAR2.U = nciScalar2.U;
	st.w	[a15+],d1
.L948:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1179      slot->NCI.SCALAR3.U = nciScalar3.U;
	st.w	[a15+],d2
.L1349:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1180  }
	ret
.L748:
	
__IfxSpu_setupNciWeights_function_end:
	.size	IfxSpu_setupNciWeights,__IfxSpu_setupNciWeights_function_end-IfxSpu_setupNciWeights
.L359:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupPowerChannel',code,cluster('IfxSpu_setupPowerChannel')
	.sect	'.text.IfxSpu.IfxSpu_setupPowerChannel'
	.align	2
	
	.global	IfxSpu_setupPowerChannel

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1181  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1182  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1183  void IfxSpu_setupPowerChannel(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_PowerOutputConfig *config)
; Function IfxSpu_setupPowerChannel
.L181:
IfxSpu_setupPowerChannel:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1184  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1185      Ifx_SPU_BE_PWRCTRL pwrctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1186      pwrctrl.U = slot->BE[passId].PWRCTRL.U;
	fcall	.cocofun_8
.L949:
	ld.w	d15,[+a15]100
.L950:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1187  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1188      if (config != NULL_PTR)
	fcall	.cocofun_2
.L1354:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1189      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1190          /* Enable / Disable Power information channel */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1191          pwrctrl.B.EN = config->enabled;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1192  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1193          /* set Power channel base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1194          pwrctrl.B.BASE = config->baseAddress / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1195      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1196      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1197      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1198          pwrctrl.B.EN   = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1199          pwrctrl.B.BASE = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1200      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1201  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1202      slot->BE[passId].PWRCTRL.U = pwrctrl.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1203  }
	ret
.L760:
	
__IfxSpu_setupPowerChannel_function_end:
	.size	IfxSpu_setupPowerChannel,__IfxSpu_setupPowerChannel_function_end-IfxSpu_setupPowerChannel
.L364:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_2',code,cluster('.cocofun_2')
	.sect	'.text.IfxSpu..cocofun_2'
	.align	2
; Function .cocofun_2
.L183:
.cocofun_2:	.type	func
; Function body .cocofun_2, coco_iter:0
	jz.a	a5,.L80
.L1539:
	ld.bu	d0,[a5]
.L1540:
	insert	d15,d15,d0,#31,#1
	ld.w	d0,[a5]2
	sh	d0,#-5
.L1541:
	insert	d15,d15,d0,#0,#19
	j	.L81
.L80:
	insert	d15,d15,#0,#31,#1
.L1542:
	insert	d15,d15,#0,#0,#19
.L81:
	st.w	[a15],d15
.L1543:
	fret
.L434:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_setupSidebandStatistics',code,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.text.IfxSpu.IfxSpu_setupSidebandStatistics'
	.align	2
	
	.global	IfxSpu_setupSidebandStatistics

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1204  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1205  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1206  void IfxSpu_setupSidebandStatistics(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_SidebandStatisticsConfig *config)
; Function IfxSpu_setupSidebandStatistics
.L185:
IfxSpu_setupSidebandStatistics:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1207  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1208      Ifx_SPU_BE_SBCTRL sbctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1209      sbctrl.U = slot->BE[passId].SBCTRL.U;
	fcall	.cocofun_8
.L951:
	ld.w	d15,[+a15]108
.L952:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1210  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1211      if (config != NULL_PTR)
	fcall	.cocofun_2
.L1359:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1212      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1213          /* Enable / Disable Sideband statistics */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1214          sbctrl.B.EN = config->enabled;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1215  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1216          /* set Sideband statistics base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1217          sbctrl.B.BASE = config->baseAddress / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1218      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1219      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1220      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1221          sbctrl.B.EN   = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1222          sbctrl.B.BASE = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1223      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1224  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1225      slot->BE[passId].SBCTRL.U = sbctrl.U;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1226  }
	ret
.L768:
	
__IfxSpu_setupSidebandStatistics_function_end:
	.size	IfxSpu_setupSidebandStatistics,__IfxSpu_setupSidebandStatistics_function_end-IfxSpu_setupSidebandStatistics
.L369:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupSummation',code,cluster('IfxSpu_setupSummation')
	.sect	'.text.IfxSpu.IfxSpu_setupSummation'
	.align	2
	
	.global	IfxSpu_setupSummation

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1227  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1228  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1229  void IfxSpu_setupSummation(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_SummationConfig *config)
; Function IfxSpu_setupSummation
.L187:
IfxSpu_setupSummation:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1230  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1231      Ifx_SPU_BE_PWRSUM  pwrSum;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1232      Ifx_SPU_BE_SUMCTRL sumctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1233      sumctrl.U = slot->BE[passId].SUMCTRL.U;
	fcall	.cocofun_7
.L954:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1234      pwrSum.U  = slot->BE[passId].PWRSUM.U;
	ld.w	d0,[+a15]96
.L957:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1235  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1236      if (config != NULL_PTR)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1237      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1238          /* set base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1239          sumctrl.B.BASE = config->baseAddress / 32;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1240  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1241          /* set operating mode on complex or magnitude data */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1242          sumctrl.B.SUMMODE = config->mode;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1243  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1244          /* set real component only calculations */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1245          sumctrl.B.REAL = config->dataFormat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1246  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1247          /* set Antennae to use */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1248          sumctrl.B.USEANT = config->antennaeToUse;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1249  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1250          /* set Output data format */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1251          pwrSum.B.PRECISION = config->precision;
	extr.u	d1,d0,#16,#8
	jz.a	a5,.L84
.L1364:
	ld.w	d1,[a5]
	sh	d1,#-5
.L1365:
	insert	d2,d15,d1,#0,#19
	ld.bu	d15,[a5]4
.L956:
	insert	d2,d2,d15,#20,#2
	ld.bu	d15,[a5]5
.L1366:
	insert	d2,d2,d15,#22,#1
	ld.bu	d15,[a5]6
.L1367:
	insert	d2,d2,d15,#23,#8
	ld.bu	d15,[a5]8
.L1368:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1252  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1253          /* set Scaling */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1254          pwrSum.B.SCALE = config->shift;
	insert	d0,d0,d15,#21,#1
	ld.bu	d15,[a5]7
.L1369:
	insert	d0,d0,d15,#19,#2
	j	.L85
.L84:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1255      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1256      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1257      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1258          sumctrl.B.BASE     = 0;
	insert	d2,d15,#0,#0,#19
.L958:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1259          sumctrl.B.SUMMODE  = 0;
	extr.u	d15,d2,#16,#8
.L1370:
	insert	d15,d15,#0,#4,#2
.L1371:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1260          sumctrl.B.REAL     = 0;
	insert	d15,d15,#0,#6,#1
	insert	d2,d2,d15,#16,#8
.L1372:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1261          sumctrl.B.USEANT   = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1262          pwrSum.B.PRECISION = 0;
	insert	d15,d1,#0,#5,#1
.L1373:
	insert	d2,d2,#0,#23,#8
.L1374:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1263          pwrSum.B.SCALE     = 0;
	insert	d15,d15,#0,#3,#2
	insert	d0,d0,d15,#16,#8
.L85:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1264      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1265  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1266      slot->BE[passId].SUMCTRL.U = sumctrl.U;
	st.w	[a2],d2
.L1375:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1267      slot->BE[passId].PWRSUM.U  = pwrSum.U;
	st.w	[a15],d0
.L1376:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1268  }
	ret
.L775:
	
__IfxSpu_setupSummation_function_end:
	.size	IfxSpu_setupSummation,__IfxSpu_setupSummation_function_end-IfxSpu_setupSummation
.L374:
	; End of function
	
	.sdecl	'.text.IfxSpu..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxSpu..cocofun_7'
	.align	2
; Function .cocofun_7
.L189:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:0
	fcall	.cocofun_8
.L953:
	lea	a2,[a15]92
.L1569:
	ld.w	d15,[a2]
.L955:
	fret
.L459:
	; End of function
	.sdecl	'.text.IfxSpu.IfxSpu_swTrigger',code,cluster('IfxSpu_swTrigger')
	.sect	'.text.IfxSpu.IfxSpu_swTrigger'
	.align	2
	
	.global	IfxSpu_swTrigger

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1269  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1270  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1271  void IfxSpu_swTrigger(Ifx_SPU *spu)
; Function IfxSpu_swTrigger
.L191:
IfxSpu_swTrigger:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1272  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1273      Ifx_SPU_CTRL ctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1274      ctrl.U = spu->CTRL.U;
	ld.w	d0,[a4]540
.L959:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1275  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1276      /* set the trigger mode as reload*/
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1277      ctrl.B.MODE = IfxSpu_TriggerMode_software;
	extr.u	d15,d0,#0,#8
.L1381:
	insert	d15,d15,#6,#2,#3
.L1382:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1278  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1279      /* set the software trigger */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1280      ctrl.B.TRIG = TRUE;
	or	d15,#1
.L1383:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1281  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1282      /* write 32 bit at once */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1283      spu->CTRL.U = ctrl.U;
	insert	d0,d0,d15,#0,#8
	st.w	[a4]540,d0
.L1384:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1284  }
	ret
.L785:
	
__IfxSpu_swTrigger_function_end:
	.size	IfxSpu_swTrigger,__IfxSpu_swTrigger_function_end-IfxSpu_swTrigger
.L379:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32single',code,cluster('IfxSpu_crc32single')
	.sect	'.text.IfxSpu.IfxSpu_crc32single'
	.align	2
	

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1285  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1286  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1287  IFX_STATIC uint32 IfxSpu_crc32single(uint32 data, uint32 crc)
; Function IfxSpu_crc32single
.L193:
IfxSpu_crc32single:	.type	func
	sub.a	a10,#8
.L960:
	st.w	[a10],d4
.L1505:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1288  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1289      uint8 *bytes = (uint8 *)&data;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1290      sint32 i;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1291      uint32 c;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1292  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1293      for (i = 0; i < 4; i++)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1294      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1295          c   = crc ^ (((uint32)IfxSpu_reflect8[bytes[3 - i]]) << 24U);
	lea	a15,[a10]3
.L1506:
	mov.a	a2,#3
.L86:
	movh.a	a4,#@his(IfxSpu_reflect8)
.L1507:
	ld.bu	d15,[a15+]-1
.L1508:
	lea	a4,[a4]@los(IfxSpu_reflect8)
.L1509:
	addsc.a	a4,a4,d15,#0
	ld.bu	d15,[a4]
.L1510:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1296          crc = (c << 8U) ^ IfxSpu_crcTable[(c >> 24U)];
	movh.a	a4,#@his(IfxSpu_crcTable)
.L1511:
	sh	d15,d15,#24
	lea	a4,[a4]@los(IfxSpu_crcTable)
.L962:
	xor	d15,d5
.L1512:
	sh	d5,d15,#8
.L961:
	sh	d15,d15,#-24
.L963:
	addsc.a	a4,a4,d15,#2
	ld.w	d15,[a4]
.L964:
	xor	d5,d15
	loop	a2,.L86
.L1513:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1297      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1298  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1299      return crc;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1300  }
	mov	d2,d5
	ret
.L821:
	
__IfxSpu_crc32single_function_end:
	.size	IfxSpu_crc32single,__IfxSpu_crc32single_function_end-IfxSpu_crc32single
.L419:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32final',code,cluster('IfxSpu_crc32final')
	.sect	'.text.IfxSpu.IfxSpu_crc32final'
	.align	2
	

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1301  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1302  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1303  IFX_STATIC uint32 IfxSpu_crc32final(uint32 crc)
; Function IfxSpu_crc32final
.L195:
IfxSpu_crc32final:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1304  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1305      uint32 crcTmp;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1306  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1307      uint8 *obytes = (void *)&crcTmp;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1308      uint8 *bytes  = (void *)&crc;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1309  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1310      obytes[0] = IfxSpu_reflect8[bytes[3]];
	extr.u	d15,d4,#24,#8
	movh.a	a15,#@his(IfxSpu_reflect8)
	lea	a15,[a15]@los(IfxSpu_reflect8)
.L1518:
	addsc.a	a2,a15,d15,#0
	ld.bu	d15,[a2]
.L965:
	insert	d2,d2,d15,#0,#8
.L1519:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1311      obytes[1] = IfxSpu_reflect8[bytes[2]];
	extr.u	d15,d4,#16,#8
.L1520:
	addsc.a	a2,a15,d15,#0
	ld.bu	d15,[a2]
.L1521:
	insert	d2,d2,d15,#8,#8
.L1522:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1312      obytes[2] = IfxSpu_reflect8[bytes[1]];
	extr.u	d15,d4,#8,#8
.L1523:
	addsc.a	a2,a15,d15,#0
	ld.bu	d15,[a2]
.L1524:
	insert	d2,d2,d15,#16,#8
.L1525:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1313      obytes[3] = IfxSpu_reflect8[bytes[0]];
	extr.u	d15,d4,#0,#8
.L1526:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L1527:
	insert	d2,d2,d15,#24,#8
.L1528:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1314  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1315      return crcTmp ^ 0xFFFFFFFFUL;
	mov	d15,#-1
.L1529:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1316  }
	xor	d2,d15
	ret
.L827:
	
__IfxSpu_crc32final_function_end:
	.size	IfxSpu_crc32final,__IfxSpu_crc32final_function_end-IfxSpu_crc32final
.L424:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32calculate',code,cluster('IfxSpu_crc32calculate')
	.sect	'.text.IfxSpu.IfxSpu_crc32calculate'
	.align	2
	

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1317  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1318  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1319  IFX_STATIC uint32 IfxSpu_crc32calculate(void *data, uint32 count)
; Function IfxSpu_crc32calculate
.L197:
IfxSpu_crc32calculate:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1320  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1321      uint32  crc    = 0xFFFFFFFFUL;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1322      uint32  i;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1323      uint32 *data32 = data;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1324  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1325      for (i = 0; i < count; i++)
	mov	d5,#-1
	mov.aa	a15,a4
.L966:
	lea	a12,123
.L89:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1326      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1327          crc = IfxSpu_crc32single(data32[i], crc);
	ld.w	d4,[a15+]
.L1534:
	call	IfxSpu_crc32single
.L967:
	mov	d5,d2
	loop	a12,.L89
.L969:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1328      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1329  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1330      crc = IfxSpu_crc32final(crc);
	mov	d4,d5
.L968:
	j	IfxSpu_crc32final
.L830:
	
__IfxSpu_crc32calculate_function_end:
	.size	IfxSpu_crc32calculate,__IfxSpu_crc32calculate_function_end-IfxSpu_crc32calculate
.L429:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_calculateRegisterCrc',code,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.text.IfxSpu.IfxSpu_calculateRegisterCrc'
	.align	2
	
	.global	IfxSpu_calculateRegisterCrc

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1331  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1332      return crc;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1333  }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1334  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1335  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1336  uint32 IfxSpu_calculateRegisterCrc(IfxSpu_ConfigSlot *slot)
; Function IfxSpu_calculateRegisterCrc
.L199:
IfxSpu_calculateRegisterCrc:	.type	func
	lea	a10,[a10]-512
.L970:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1337  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1338      IfxSpu_ConfigSlot slotTmp;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1339      uint32            k;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1340      uint32            count = 1 + (IFXSPU_OFFSETOF(IfxSpu_ConfigSlot, CTRL) / sizeof(uint32));
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1341  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1342      uint32           *dst   = (void *)&slotTmp;
	mov.aa	a15,a10
.L1389:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1343      uint32           *src   = (void *)slot;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1344  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1345      for (k = 0; k < count; k++)
	lea	a2,123
.L91:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1346      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1347          dst[k] = src[k];
	ld.w	d15,[a4+]
.L1390:
	st.w	[a15+],d15
	loop	a2,.L91
.L1391:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1348      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1349  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1350      /* Unused registers, REGCRC and volatile registers are assumed to be zero */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1351      *((volatile Ifx_UReg_32Bit *)&(slotTmp.BE[0].UNLDR_ACFG.U)) = 0;
	mov	d1,#0
	st.w	[a10]80,d1
.L1392:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1352      *((volatile Ifx_UReg_32Bit *)&(slotTmp.BE[1].UNLDR_ACFG.U)) = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1353      slotTmp.ID.RM_ACFG0.U                                       = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1354      slotTmp.ID.RM_ACFG1.U                                       = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1355      slotTmp.ACFG2.U                                             = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1356      slotTmp.reserved                                            = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1357      slotTmp.REGCRC.U                                            = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1358  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1359      /* Unused bitfields as zero */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1360      slotTmp.ID.CONF.B.reserved_15    = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1361      slotTmp.ID.CONF.B.reserved_27    = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1362      slotTmp.ID.CONF2.B.reserved_19   = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1363      slotTmp.ID.CONF2.B.reserved_26   = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1364      slotTmp.ID.RM_BLO.B.reserved_24  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1365      slotTmp.ID.RM_BLR.B.reserved_13  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1366      slotTmp.ID.RM_CONF.B.reserved_23 = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1367      slotTmp.ID.RM_CONF.B.reserved_27 = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1368      slotTmp.ID.RM_ILO.B.reserved_24  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1369      slotTmp.ID.RM_IOLR.B.reserved_13 = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1370      slotTmp.ID.RM_IOLR.B.reserved_29 = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1371      slotTmp.ID.RM_OLO.B.reserved_24  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1372      slotTmp.PACTR.B.reserved_27      = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1373      slotTmp.PACTR.B.COUNT            = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1374      slotTmp.PACTR.B.RST              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1375      slotTmp.DPASS_CONF.B.reserved_6  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1376  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1377      for (k = 0; k < 2; k++)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1378      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1379          slotTmp.BE[k].LDR_CONF2.B.reserved_29  = 0;
	mov.aa	a15,a10
.L1393:
	st.w	[a10]144,d1
.L1394:
	mov.a	a2,#1
.L1395:
	st.w	[a10]32,d1
.L1396:
	st.w	[a10]36,d1
.L1397:
	st.w	[a10]480,d1
.L1398:
	st.w	[a10]484,d1
.L1399:
	st.w	[a10]488,d1
.L1400:
	ld.bu	d15,[a10]1
.L1401:
	insert	d15,d15,#0,#7,#1
	st.b	[a10]1,d15
.L1402:
	ld.bu	d15,[a10]3
.L1403:
	insert	d15,d15,#0,#3,#3
	st.b	[a10]3,d15
.L1404:
	ld.bu	d15,[a10]6
.L1405:
	insert	d15,d15,#0,#3,#5
	st.b	[a10]6,d15
.L1406:
	ld.bu	d15,[a10]7
.L1407:
	insert	d15,d15,#0,#2,#6
	st.b	[a10]7,d15
.L1408:
	st.b	[a10]23,d1
.L1409:
	ld.w	d15,[a10]28
.L1410:
	insert	d15,d15,#0,#13,#19
	st.w	[a10]28,d15
.L1411:
	ld.bu	d15,[a10]10
.L1412:
	insert	d15,d15,#0,#7,#1
	st.b	[a10]10,d15
.L1413:
	ld.bu	d15,[a10]11
.L1414:
	insert	d15,d15,#0,#3,#1
	st.b	[a10]11,d15
.L1415:
	st.b	[a10]15,d1
.L1416:
	ld.bu	d0,[a10]25
.L1417:
	insert	d15,d0,#0,#5,#3
	st.b	[a10]25,d15
.L1418:
	ld.bu	d15,[a10]27
.L1419:
	insert	d15,d15,#0,#5,#3
	st.b	[a10]27,d15
.L1420:
	st.b	[a10]19,d1
.L1421:
	st.h	[a10]42,d1
.L1422:
	ld.bu	d15,[a10]40
.L1423:
	insert	d15,d15,#0,#0,#1
	st.b	[a10]40,d15
.L1424:
	ld.w	d15,[a10]44
.L1425:
	and	d15,#63
	st.w	[a10]44,d15
.L92:
	ld.bu	d15,[a15]55
.L1426:
	insert	d15,d15,#0,#5,#2
	st.b	[a15]55,d15
.L1427:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1380          slotTmp.BE[k].UNLDR_CONF.B.reserved_11 = 0;
	ld.bu	d15,[a15]73
.L1428:
	insert	d15,d15,#0,#3,#2
	st.b	[a15]73,d15
.L1429:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1381          slotTmp.BE[k].ODP_CONF.B.reserved_30   = 0;
	ld.bu	d15,[a15]87
.L1430:
	insert	d15,d15,#0,#6,#2
	st.b	[a15]87,d15
.L1431:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1382          slotTmp.BE[k].NCICTRL.B.reserved_24    = 0;
	st.b	[a15]91,d1
.L1432:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1383          slotTmp.BE[k].SUMCTRL.B.reserved_31    = 0;
	ld.bu	d15,[a15]95
.L1433:
	insert	d15,d15,#0,#7,#1
	st.b	[a15]95,d15
.L1434:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1384          slotTmp.BE[k].PWRSUM.B.reserved_22     = 0;
	ld.hu	d15,[a15]98
.L1435:
	insert	d15,d15,#0,#6,#10
	st.h	[a15]98,d15
.L1436:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1385          slotTmp.BE[k].PWRCTRL.B.reserved_19    = 0;
	ld.hu	d15,[a15]102
.L1437:
	insert	d15,d15,#0,#3,#12
	st.h	[a15]102,d15
.L1438:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1386          slotTmp.BE[k].SBCTRL.B.reserved_19     = 0;
	ld.hu	d15,[a15]110
.L1439:
	insert	d15,d15,#0,#3,#12
	st.h	[a15]110,d15
.L1440:
	lea	a15,[a15]64
	loop	a2,.L92
.L1441:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1387      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1388  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1389      slotTmp.CFAR.CFG1.B.reserved_13  = 0;
	ld.bu	d15,[a10]453
.L1442:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1390      slotTmp.CFAR.CFG2.B.reserved_25  = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1391      slotTmp.BINREJCTRL.B.reserved_28 = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1392      slotTmp.CTRL.B.TRIG              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1393      slotTmp.CTRL.B.BUSY              = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1394      slotTmp.CTRL.B.reserved_28       = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1395  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1396      return IfxSpu_crc32calculate((void *)&slotTmp, count);
	mov	d4,#124
	mov.aa	a4,a10
.L971:
	insert	d15,d15,#0,#5,#1
	st.b	[a10]453,d15
.L1443:
	ld.bu	d15,[a10]459
.L1444:
	insert	d15,d15,#0,#1,#7
	st.b	[a10]459,d15
.L1445:
	ld.bu	d15,[a10]475
.L1446:
	insert	d15,d15,#0,#4,#4
	st.b	[a10]475,d15
.L1447:
	ld.bu	d15,[a10]492
.L1448:
	insert	d15,d15,#0,#0,#2
	st.b	[a10]492,d15
.L1449:
	ld.bu	d15,[a10]495
.L1450:
	insert	d15,d15,#0,#4,#3
	st.b	[a10]495,d15
.L1451:
	j	IfxSpu_crc32calculate
.L788:
	
__IfxSpu_calculateRegisterCrc_function_end:
	.size	IfxSpu_calculateRegisterCrc,__IfxSpu_calculateRegisterCrc_function_end-IfxSpu_calculateRegisterCrc
.L384:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_writeConfigSlot',code,cluster('IfxSpu_writeConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_writeConfigSlot'
	.align	2
	
	.global	IfxSpu_writeConfigSlot

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1397  }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1398  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1399  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1400  void IfxSpu_writeConfigSlot(Ifx_SPU *spu, uint32 slotNr, const uint32 *slotValues)
; Function IfxSpu_writeConfigSlot
.L201:
IfxSpu_writeConfigSlot:	.type	func
	mov.aa	a15,a5
.L973:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1401  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1402      IfxSpu_ConfigSlot *slot     = IfxSpu_getConfigSlot(spu, slotNr);
	call	IfxSpu_getConfigSlot
.L972:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1403      volatile uint32   *destReg  = (volatile uint32 *)&(slot->ID.CONF.U);
	mov.aa	a4,a2
.L974:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1404      volatile uint32   *finalReg = (volatile uint32 *)&(slot->CTRL.U);
	lea	a5,[a2]492
.L975:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1405  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1406      for ( ; destReg <= finalReg; destReg++)
	j	.L94
.L95:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1407      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1408          *destReg   = *slotValues;
	ld.w	d15,[a15+]
.L1456:
	st.w	[a4+],d15
.L94:
	ge.a	d15,a5,a4
.L1457:
	jne	d15,#0,.L95
.L1458:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1409          slotValues = &(slotValues[1]);
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1410      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1411  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1412      slot->CTRL.B.BUSY = 0;
	ld.bu	d15,[a2]492
.L1459:
	insert	d15,d15,#0,#1,#1
	st.b	[a2]492,d15
.L1460:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1413  }
	ret
.L793:
	
__IfxSpu_writeConfigSlot_function_end:
	.size	IfxSpu_writeConfigSlot,__IfxSpu_writeConfigSlot_function_end-IfxSpu_writeConfigSlot
.L389:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupLog2PowerSummation',code,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.text.IfxSpu.IfxSpu_setupLog2PowerSummation'
	.align	2
	
	.global	IfxSpu_setupLog2PowerSummation

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1414  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1415  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1416  void IfxSpu_setupLog2PowerSummation(IfxSpu_ConfigSlot *slot, IfxSpu_PassId passId, const IfxSpu_Log2PowerSummationConfig *config)
; Function IfxSpu_setupLog2PowerSummation
.L203:
IfxSpu_setupLog2PowerSummation:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1417  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1418      Ifx_SPU_BE_PWRSUM  pwrSum;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1419      Ifx_SPU_BE_SUMCTRL sumctrl;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1420      sumctrl.U = slot->BE[passId].SUMCTRL.U;
	fcall	.cocofun_7
.L976:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1421      pwrSum.U  = slot->BE[passId].PWRSUM.U;
	ld.w	d1,[+a15]96
.L977:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1422  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1423      if (config != NULL_PTR)
	jz.a	a5,.L96
.L1465:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1424      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1425          /* set base address (converted from byte address) */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1426          pwrSum.B.BASE = config->baseAddress / 32;
	ld.w	d0,[a5]2
	sh	d0,#-5
.L1466:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1427  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1428          /* set operating mode in power domain */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1429          sumctrl.B.PWRMODE = config->enabled;
	insert	d0,d1,d0,#0,#19
	ld.bu	d1,[a5]
.L978:
	insert	d15,d15,d1,#19,#1
	j	.L97
.L96:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1430      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1431      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1432      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1433          pwrSum.B.BASE     = 0;
	insert	d0,d1,#0,#0,#19
.L979:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1434          sumctrl.B.PWRMODE = IfxSpu_Summation_PowerMode_off;
	insert	d15,d15,#0,#19,#1
.L97:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1435      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1436  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1437      slot->BE[passId].SUMCTRL.U = sumctrl.U;
	st.w	[a2],d15
.L1467:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1438      slot->BE[passId].PWRSUM.U  = pwrSum.U;
	st.w	[a15],d0
.L1468:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1439  }
	ret
.L802:
	
__IfxSpu_setupLog2PowerSummation_function_end:
	.size	IfxSpu_setupLog2PowerSummation,__IfxSpu_setupLog2PowerSummation_function_end-IfxSpu_setupLog2PowerSummation
.L394:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_enableModule',code,cluster('IfxSpu_enableModule')
	.sect	'.text.IfxSpu.IfxSpu_enableModule'
	.align	2
	
	.global	IfxSpu_enableModule

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1440  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1441  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1442  void IfxSpu_enableModule(Ifx_SPU *spu)
; Function IfxSpu_enableModule
.L205:
IfxSpu_enableModule:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1443  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1444      if (spu->CLC.B.DISS != 0)
	fcall	.cocofun_3
.L980:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1445      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1446          spu->CLC.B.DISR = 0;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1447  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1448          while (spu->CLC.B.DISS != 0)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1449          {}
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1450      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1451  }
	ret
.L809:
	
__IfxSpu_enableModule_function_end:
	.size	IfxSpu_enableModule,__IfxSpu_enableModule_function_end-IfxSpu_enableModule
.L399:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_resetModule',code,cluster('IfxSpu_resetModule')
	.sect	'.text.IfxSpu.IfxSpu_resetModule'
	.align	2
	
	.global	IfxSpu_resetModule

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1452  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1453  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1454  void IfxSpu_resetModule(Ifx_SPU *spu)
; Function IfxSpu_resetModule
.L207:
IfxSpu_resetModule:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1455  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1456      /* The kernel reset will be executed if the reset bits of both kernel registers are set. */
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1457      spu->KRST1.B.RST = 0x1;
	ld.bu	d15,[a4]2040
.L1477:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1458      spu->KRST0.B.RST = 0x1;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1459  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1460      while (spu->KRST0.B.RSTSTAT == 0)
	lea	a15,[a4]2036
.L1478:
	or	d15,#1
	st.b	[a4]2040,d15
.L1479:
	ld.bu	d15,[a4]2036
.L1480:
	or	d15,#1
	st.b	[a4]2036,d15
.L100:
	ld.bu	d15,[a15]
.L1481:
	jz.t	d15:1,.L100
.L1482:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1461      {}
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1462  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1463      spu->KRSTCLR.B.CLR = 0x1;
	ld.bu	d15,[a4]2044
.L1483:
	or	d15,#1
	st.b	[a4]2044,d15
.L1484:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1464  }
	ret
.L811:
	
__IfxSpu_resetModule_function_end:
	.size	IfxSpu_resetModule,__IfxSpu_resetModule_function_end-IfxSpu_resetModule
.L404:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_waitReload',code,cluster('IfxSpu_waitReload')
	.sect	'.text.IfxSpu.IfxSpu_waitReload'
	.align	2
	
	.global	IfxSpu_waitReload

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1465  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1466  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1467  void IfxSpu_waitReload(Ifx_SPU *spu)
; Function IfxSpu_waitReload
IfxSpu_waitReload:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1468  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1469      while (spu->CTRL.B.MODE == IfxSpu_TriggerMode_reload)
.L101:
	ld.bu	d15,[a4]540
	extr.u	d15,d15,#2,#3
.L1489:
	jeq	d15,#5,.L101
.L1490:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1470      {}
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1471  }
	ret
.L813:
	
__IfxSpu_waitReload_function_end:
	.size	IfxSpu_waitReload,__IfxSpu_waitReload_function_end-IfxSpu_waitReload
.L409:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getFftOutputFormat',code,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.text.IfxSpu.IfxSpu_getFftOutputFormat'
	.align	2
	
	.global	IfxSpu_getFftOutputFormat

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1472  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1473  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1474  IfxSpu_ODP_Format IfxSpu_getFftOutputFormat(IfxSpu_ConfigSlot *slot, uint8 passNr)
; Function IfxSpu_getFftOutputFormat
.L210:
IfxSpu_getFftOutputFormat:	.type	func

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1475  {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1476      Ifx_SPU_BE_ODP_CONF odpConf = slot->BE[passNr].ODP_CONF;
	fcall	.cocofun_8
.L981:
	ld.w	d0,[a15]84
.L982:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1477  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1478      IfxSpu_ODP_Format   format;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1479  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1480      if (odpConf.B.HPFP)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1481      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1482          if (odpConf.B.ROF)
	extr.u	d15,d0,#24,#8
.L1495:
	jz.t	d15:5,.L102
.L1496:
	jz.t	d15:4,.L103
.L1497:

; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1483          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1484              format = IfxSpu_ODP_Format_realHalfFloat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1485          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1486          else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1487          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1488              format = IfxSpu_ODP_Format_complexHalfFloat;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1489          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1490      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1491      else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1492      {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1493          if (odpConf.B.ROF)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1494          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1495              if (odpConf.B.SCALE)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1496              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1497                  format = IfxSpu_ODP_Format_real16Bit;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1498              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1499              else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1500              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1501                  format = IfxSpu_ODP_Format_real32Bit;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1502              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1503          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1504          else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1505          {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1506              if (odpConf.B.SCALE)
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1507              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1508                  format = IfxSpu_ODP_Format_complex16Bit;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1509              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1510              else
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1511              {
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1512                  format = IfxSpu_ODP_Format_complex32Bit;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1513              }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1514          }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1515      }
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1516  
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1517      return format;
; ..\0_Src\4_McHal\Tricore\Spu\Std\IfxSpu.c	  1518  }
	mov	d2,#5
	ret
.L103:
	mov	d2,#4
	ret
.L102:
	extr.u	d0,d0,#21,#1
.L983:
	ne	d2,d0,#0
.L1498:
	jz.t	d15:4,.L106
.L1499:
	jeq	d2,#0,.L107
.L1500:
	mov	d2,#3
	ret
.L107:
	mov	d2,#1
	ret
.L106:
	sha	d2,#1
	ret
.L816:
	
__IfxSpu_getFftOutputFormat_function_end:
	.size	IfxSpu_getFftOutputFormat,__IfxSpu_getFftOutputFormat_function_end-IfxSpu_getFftOutputFormat
.L414:
	; End of function
	
	.sdecl	'.rodata.IfxSpu.IfxSpu_crcTable',data,rom,cluster('IfxSpu_crcTable')
	.sect	'.rodata.IfxSpu.IfxSpu_crcTable'
	.global	IfxSpu_crcTable
	.align	2
IfxSpu_crcTable:	.type	object
	.size	IfxSpu_crcTable,1024
	.space	4
	.word	79764919,159529838,222504665,319059676
	.word	398814059,445009330,507990021,638119352
	.word	583659535,797628118,726387553,890018660
	.word	835552979,1015980042,944750013,1276238704
	.word	1221641927,1167319070,1095957929,1595256236
	.word	1540665371,1452775106,1381403509,1780037320
	.word	1859660671,1671105958,1733955601,2031960084
	.word	2111593891,1889500026,1952343757,-1742489888
	.word	-1662866601,-1851683442,-1788833735,-1960329156
	.word	-1880695413,-2103051438,-2040207643,-1104454824
	.word	-1159051537,-1213636554,-1284997759,-1389417084
	.word	-1444007885,-1532160278,-1603531939,-734892656
	.word	-789352409,-575645954,-646886583,-952755380
	.word	-1007220997,-827056094,-898286187,-231047128
	.word	-151282273,-71779514,-8804623,-515967244
	.word	-436212925,-390279782,-327299027,881225847
	.word	809987520,1023691545,969234094,662832811
	.word	591600412,771767749,717299826,311336399
	.word	374308984,453813921,533576470,25881363
	.word	88864420,134795389,214552010,2023205639
	.word	2086057648,1897238633,1976864222,1804852699
	.word	1867694188,1645340341,1724971778,1587496639
	.word	1516133128,1461550545,1406951526,1302016099
	.word	1230646740,1142491917,1087903418,-1398421865
	.word	-1469785312,-1524105735,-1578704818,-1079922613
	.word	-1151291908,-1239184603,-1293773166,-1968362705
	.word	-1905510760,-2094067647,-2014441994,-1716953613
	.word	-1654112188,-1876203875,-1796572374,-525066777
	.word	-462094256,-382327159,-302564546,-206542021
	.word	-143559028,-97365931,-17609246,-960696225
	.word	-1031934488,-817968335,-872425850,-709327229
	.word	-780559564,-600130067,-654598054,1762451694
	.word	1842216281,1619975040,1682949687,2047383090
	.word	2127137669,1938468188,2001449195,1325665622
	.word	1271206113,1183200824,1111960463,1543535498
	.word	1489069629,1434599652,1363369299,622672798
	.word	568075817,748617968,677256519,907627842
	.word	853037301,1067152940,995781531,51762726
	.word	131386257,177728840,240578815,269590778
	.word	349224269,429104020,491947555,-248556018
	.word	-168932423,-122852000,-60002089,-500490030
	.word	-420856475,-341238852,-278395381,-685261898
	.word	-739858943,-559578920,-630940305,-1004286614
	.word	-1058877219,-845023740,-916395085,-1119974018
	.word	-1174433591,-1262701040,-1333941337,-1371866206
	.word	-1426332139,-1481064244,-1552294533,-1690935098
	.word	-1611170447,-1833673816,-1770699233,-2009983462
	.word	-1930228819,-2119160460,-2056179517,1569362073
	.word	1498123566,1409854455,1355396672,1317987909
	.word	1246755826,1192025387,1137557660,2072149281
	.word	2135122070,1912620623,1992383480,1753615357
	.word	1816598090,1627664531,1707420964,295390185
	.word	358241886,404320391,483945776,43990325
	.word	106832002,186451547,266083308,932423249
	.word	861060070,1041341759,986742920,613929101
	.word	542559546,756411363,701822548,-978770311
	.word	-1050133554,-869589737,-924188512,-693284699
	.word	-764654318,-550540341,-605129092,-475935807
	.word	-413084042,-366743377,-287118056,-257573603
	.word	-194731862,-114850189,-35218492,-1984365303
	.word	-1921392450,-2143631769,-2063868976,-1698919467
	.word	-1635936670,-1824608069,-1744851700,-1347415887
	.word	-1418654458,-1506661409,-1561119128,-1129027987
	.word	-1200260134,-1254728445,-1309196108
	.sdecl	'.rodata.IfxSpu.IfxSpu_reflect8',data,rom,cluster('IfxSpu_reflect8')
	.sect	'.rodata.IfxSpu.IfxSpu_reflect8'
	.global	IfxSpu_reflect8
IfxSpu_reflect8:	.type	object
	.size	IfxSpu_reflect8,256
	.space	1
	.byte	128,64,192,32
	.byte	160,96,224,16
	.byte	144,80,208,48
	.byte	176,112,240,8
	.byte	136,72,200,40
	.byte	168,104,232,24
	.byte	152,88,216,56
	.byte	184,120,248,4
	.byte	132,68,196,36
	.byte	164,100,228,20
	.byte	148,84,212,52
	.byte	180,116,244,12
	.byte	140,76,204,44
	.byte	172,108,236,28
	.byte	156,92,220,60
	.byte	188,124,252,2
	.byte	130,66,194,34
	.byte	162,98,226,18
	.byte	146,82,210,50
	.byte	178,114,242,10
	.byte	138,74,202,42
	.byte	170,106,234,26
	.byte	154,90,218,58
	.byte	186,122,250,6
	.byte	134,70,198,38
	.byte	166,102,230,22
	.byte	150,86,214,54
	.byte	182,118,246,14
	.byte	142,78,206,46
	.byte	174,110,238,30
	.byte	158,94,222,62
	.byte	190,126,254,1
	.byte	129,65,193,33
	.byte	161,97,225,17
	.byte	145,81,209,49
	.byte	177,113,241,9
	.byte	137,73,201,41
	.byte	169,105,233,25
	.byte	153,89,217,57
	.byte	185,121,249,5
	.byte	133,69,197,37
	.byte	165,101,229,21
	.byte	149,85,213,53
	.byte	181,117,245,13
	.byte	141,77,205,45
	.byte	173,109,237,29
	.byte	157,93,221,61
	.byte	189,125,253,3
	.byte	131,67,195,35
	.byte	163,99,227,19
	.byte	147,83,211,51
	.byte	179,115,243,11
	.byte	139,75,203,43
	.byte	171,107,235,27
	.byte	155,91,219,59
	.byte	187,123,251,7
	.byte	135,71,199,39
	.byte	167,103,231,23
	.byte	151,87,215,55
	.byte	183,119,247,15
	.byte	143,79,207,47
	.byte	175,111,239,31
	.byte	159,95,223,63
	.byte	191,127,255
	.calls	'IfxSpu_disableModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxSpu_disableModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxSpu_disableModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxSpu_getNumConnectedAntennae','IfxSpu_getDataSource'
	.calls	'IfxSpu_getNumInputSamples','IfxSpu_getDataSource'
	.calls	'IfxSpu_getNumRamps','IfxSpu_getDataSource'
	.calls	'IfxSpu_setupConfigSequence','IfxSpu_getConfigSlot'
	.calls	'IfxSpu_crc32calculate','IfxSpu_crc32single'
	.calls	'IfxSpu_crc32calculate','IfxSpu_crc32final'
	.calls	'IfxSpu_calculateRegisterCrc','IfxSpu_crc32calculate'
	.calls	'IfxSpu_writeConfigSlot','IfxSpu_getConfigSlot'
	.calls	'IfxSpu_initModule','.cocofun_3'
	.calls	'IfxSpu_initModule','.cocofun_5'
	.calls	'IfxSpu_setupCfar','.cocofun_8'
	.calls	'IfxSpu_setupCfarGOS','.cocofun_6'
	.calls	'IfxSpu_setupFft','.cocofun_8'
	.calls	'IfxSpu_setupFftOutput','.cocofun_8'
	.calls	'IfxSpu_setupFftOutput','.cocofun_4'
	.calls	'IfxSpu_setupHistogram','.cocofun_8'
	.calls	'IfxSpu_setupHistogram','.cocofun_6'
	.calls	'IfxSpu_setupMath1','.cocofun_8'
	.calls	'IfxSpu_setupNci','.cocofun_4'
	.calls	'IfxSpu_setupNci','.cocofun_8'
	.calls	'IfxSpu_setupPowerChannel','.cocofun_8'
	.calls	'IfxSpu_setupPowerChannel','.cocofun_2'
	.calls	'IfxSpu_setupSidebandStatistics','.cocofun_8'
	.calls	'IfxSpu_setupSidebandStatistics','.cocofun_2'
	.calls	'IfxSpu_setupSummation','.cocofun_7'
	.calls	'.cocofun_7','.cocofun_8'
	.calls	'IfxSpu_setupLog2PowerSummation','.cocofun_7'
	.calls	'IfxSpu_enableModule','.cocofun_3'
	.calls	'IfxSpu_getFftOutputFormat','.cocofun_8'
	.calls	'IfxSpu_checkConfigSlot','',0
	.calls	'IfxSpu_disableModule','',0
	.calls	'IfxSpu_getAddress','',0
	.calls	'IfxSpu_getConfigSlot','',0
	.calls	'IfxSpu_getDataSource','',0
	.calls	'IfxSpu_getIndex','',0
	.calls	'IfxSpu_getNumConnectedAntennae','',0
	.calls	'IfxSpu_getNumInputSamples','',0
	.calls	'IfxSpu_getNumRamps','',0
	.calls	'IfxSpu_initModule','',0
	.calls	'.cocofun_5','',0
	.calls	'.cocofun_3','',0
	.calls	'IfxSpu_initModuleConfig','',0
	.calls	'IfxSpu_loadConfigRAM','',0
	.calls	'IfxSpu_reloadConfig','',0
	.calls	'IfxSpu_resetNciWeights','',0
	.calls	'IfxSpu_setPassMode','',0
	.calls	'IfxSpu_setupBinRejection','',0
	.calls	'IfxSpu_setupCfar','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxSpu_setupCfarCA','',0
	.calls	'IfxSpu_setupCfarGOS','',0
	.calls	'.cocofun_6','',0
	.calls	'IfxSpu_setupConfigSequence','',0
	.calls	'IfxSpu_setupFft','',0
	.calls	'IfxSpu_setupFftOutput','',0
	.calls	'.cocofun_4','',0
	.calls	'IfxSpu_setupHistogram','',0
	.calls	'IfxSpu_setupInput','',0
	.calls	'IfxSpu_setupLocalMax','',0
	.calls	'IfxSpu_setupMagnitude','',0
	.calls	'IfxSpu_setupMath1','',0
	.calls	'IfxSpu_setupNci','',0
	.calls	'IfxSpu_setupNciWeights','',0
	.calls	'IfxSpu_setupPowerChannel','',0
	.calls	'.cocofun_2','',0
	.calls	'IfxSpu_setupSidebandStatistics','',0
	.calls	'IfxSpu_setupSummation','',0
	.calls	'.cocofun_7','',0
	.calls	'IfxSpu_swTrigger','',0
	.calls	'IfxSpu_crc32single','',8
	.calls	'IfxSpu_crc32final','',0
	.calls	'IfxSpu_crc32calculate','',0
	.calls	'IfxSpu_calculateRegisterCrc','',512
	.calls	'IfxSpu_writeConfigSlot','',0
	.calls	'IfxSpu_setupLog2PowerSummation','',0
	.calls	'IfxSpu_enableModule','',0
	.calls	'IfxSpu_resetModule','',0
	.calls	'IfxSpu_waitReload','',0
	.extern	IfxSpu_cfg_indexMap
	.extern	IfxScuWdt_clearCpuEndinit
	.extern	IfxScuWdt_setCpuEndinit
	.extern	IfxScuWdt_getCpuWatchdogPassword
	.calls	'IfxSpu_getFftOutputFormat','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L212:
	.word	56034
	.half	3
	.word	.L213
	.byte	4
.L211:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L214
	.byte	2,1,1,3
	.word	164
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	167
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	212
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	224
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0
.L831:
	.byte	3
	.word	304
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	278
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	310
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	310
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	278
	.byte	6,0
.L611:
	.byte	7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5
.L479:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SPU_ID_CONF_Bits',0,4,162,3,16,4,11
	.byte	'SRC',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'ANT',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'SMPLCNT',0,2
	.word	436
	.byte	11,1,2,35,0,11
	.byte	'reserved_15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'RAMPS',0,2
	.word	436
	.byte	11,5,2,35,2,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	3,2,2,35,3,11
	.byte	'SIGNED',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'FORMAT',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L492:
	.byte	12,4,162,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	458
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_CONF2_Bits',0,4,175,3,16,4,11
	.byte	'BPADDR',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	5,0,2,35,2,11
	.byte	'BYPASS',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'BPRLD',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	6,0,2,35,3,0
.L681:
	.byte	12,4,170,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	675
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_CONF_Bits',0,4,211,3,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'FORMAT',0,1
	.word	396
	.byte	3,2,2,35,2,11
	.byte	'TRNSPS',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'AM',0,1
	.word	396
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'BLOCKS',0,1
	.word	396
	.byte	3,1,2,35,3,11
	.byte	'PM',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L687:
	.byte	12,4,210,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	844
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ILO_Bits',0,4,224,3,16,4,11
	.byte	'ILO',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0
.L690:
	.byte	12,4,218,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1060
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_OLO_Bits',0,4,240,3,16,4,11
	.byte	'OLO',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0
.L693:
	.byte	12,4,234,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1169
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_BLO_Bits',0,4,197,3,16,4,11
	.byte	'BLO',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0
.L696:
	.byte	12,4,194,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1278
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_IOLR_Bits',0,4,231,3,16,4,11
	.byte	'ILR',0,2
	.word	436
	.byte	13,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	396
	.byte	3,0,2,35,1,11
	.byte	'OLR',0,2
	.word	436
	.byte	13,3,2,35,2,11
	.byte	'reserved_29',0,1
	.word	396
	.byte	3,0,2,35,3,0
.L699:
	.byte	12,4,226,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1387
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_BLR_Bits',0,4,204,3,16,4,11
	.byte	'BLR',0,2
	.word	436
	.byte	13,3,2,35,0,11
	.byte	'reserved_13',0,4
	.word	413
	.byte	19,0,2,35,0,0
.L506:
	.byte	12,4,202,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1535
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ACFG0_Bits',0,4,185,3,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,178,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1644
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ACFG1_Bits',0,4,191,3,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,186,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1739
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID',0,4,227,10,25,40,13
	.byte	'CONF',0
	.word	635
	.byte	4,2,35,0,13
	.byte	'CONF2',0
	.word	804
	.byte	4,2,35,4,13
	.byte	'RM_CONF',0
	.word	1020
	.byte	4,2,35,8,13
	.byte	'RM_ILO',0
	.word	1129
	.byte	4,2,35,12,13
	.byte	'RM_OLO',0
	.word	1238
	.byte	4,2,35,16,13
	.byte	'RM_BLO',0
	.word	1347
	.byte	4,2,35,20,13
	.byte	'RM_IOLR',0
	.word	1495
	.byte	4,2,35,24,13
	.byte	'RM_BLR',0
	.word	1604
	.byte	4,2,35,28,13
	.byte	'RM_ACFG0',0
	.word	1699
	.byte	4,2,35,32,13
	.byte	'RM_ACFG1',0
	.word	1794
	.byte	4,2,35,36,0,14
	.word	1834
	.byte	10
	.byte	'_Ifx_SPU_PACTR_Bits',0,4,179,5,16,4,11
	.byte	'RST',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'EN',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'LIMIT',0,2
	.word	436
	.byte	11,3,2,35,0,11
	.byte	'TRIG',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'ERR',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'ATTN',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'COUNT',0,2
	.word	436
	.byte	11,5,2,35,2,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	5,0,2,35,3,0
.L683:
	.byte	12,4,138,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2021
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_DPASS_CONF_Bits',0,4,252,2,16,4,11
	.byte	'EN',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'SWITCH',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'COUNT',0,1
	.word	396
	.byte	3,3,2,35,0,11
	.byte	'EN_CNT',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0
.L547:
	.byte	12,4,250,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2221
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_LDR_CONF_Bits',0,4,135,1,16,4,11
	.byte	'DRPL',0,1
	.word	396
	.byte	8,0,2,35,0,11
	.byte	'DRPF',0,1
	.word	396
	.byte	8,0,2,35,1,11
	.byte	'EXPNT',0,1
	.word	396
	.byte	6,2,2,35,2,11
	.byte	'PHSHFT',0,1
	.word	396
	.byte	2,0,2,35,2,11
	.byte	'SIZE',0,1
	.word	396
	.byte	4,4,2,35,3,11
	.byte	'FORMAT',0,1
	.word	396
	.byte	2,2,2,35,3,11
	.byte	'FFTBYPS',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'IFFT',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L633:
	.byte	12,4,194,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2382
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_LDR_CONF2_Bits',0,4,148,1,16,4,11
	.byte	'WBASE',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'PADF',0,2
	.word	436
	.byte	13,3,2,35,2,11
	.byte	'reserved_29',0,1
	.word	396
	.byte	2,1,2,35,3,11
	.byte	'WINEN',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L733:
	.byte	12,4,202,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2591
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_ANTOFST_Bits',0,4,117,16,4,11
	.byte	'ADROFST0_ANT',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'ADROFST1_ANT',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L739:
	.byte	12,4,178,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2738
	.byte	4,2,35,0,0,15,16
	.word	2817
	.byte	16,3,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_CONF_Bits',0,4,223,1,16,4,11
	.byte	'EXPNT',0,1
	.word	396
	.byte	5,3,2,35,0,11
	.byte	'FORMAT',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'HISTEN',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'HAFE',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'AFV',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	396
	.byte	2,3,2,35,1,11
	.byte	'HISTBINS',0,1
	.word	396
	.byte	3,0,2,35,1,11
	.byte	'HISTBASE',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L625:
	.byte	12,4,138,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2866
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_CONF2_Bits',0,4,236,1,16,4,11
	.byte	'STRT',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'END',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L661:
	.byte	12,4,146,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3088
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_ACFG_Bits',0,4,217,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,130,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3195
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_ODP_CONF_Bits',0,4,167,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'MODE',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'FTR',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'SCALE',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'EXPNT',0,2
	.word	436
	.byte	5,5,2,35,2,11
	.byte	'IPF',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'ROF',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'HPFP',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	396
	.byte	2,0,2,35,3,0
.L630:
	.byte	12,4,218,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3292
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_NCICTRL_Bits',0,4,157,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'EN',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'FORMAT',0,1
	.word	396
	.byte	2,2,2,35,2,11
	.byte	'SCALE',0,1
	.word	396
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0
.L746:
	.byte	12,4,210,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3515
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_SUMCTRL_Bits',0,4,206,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'PWRMODE',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'SUMMODE',0,1
	.word	396
	.byte	2,2,2,35,2,11
	.byte	'REAL',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'USEANT',0,2
	.word	436
	.byte	8,1,2,35,2,11
	.byte	'reserved_31',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L783:
	.byte	12,4,250,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3675
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_PWRSUM_Bits',0,4,189,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'SCALE',0,1
	.word	396
	.byte	2,3,2,35,2,11
	.byte	'PRECISION',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	436
	.byte	10,0,2,35,2,0
.L781:
	.byte	12,4,234,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3858
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_PWRCTRL_Bits',0,4,181,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,2
	.word	436
	.byte	12,1,2,35,2,11
	.byte	'EN',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L766:
	.byte	12,4,226,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4006
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_CFARCTRL_Bits',0,4,124,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'SEWIN',0,2
	.word	436
	.byte	6,7,2,35,2,11
	.byte	'EXTNSN',0,1
	.word	396
	.byte	2,5,2,35,3,11
	.byte	'CFAR_CAE',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'CFAR_GOSE',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'CFAREN',0,1
	.word	396
	.byte	3,0,2,35,3,0
.L578:
	.byte	12,4,186,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4131
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_SBCTRL_Bits',0,4,198,1,16,4,11
	.byte	'BASE',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,2
	.word	436
	.byte	12,1,2,35,2,11
	.byte	'EN',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L773:
	.byte	12,4,242,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4313
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE',0,4,254,10,25,64,13
	.byte	'LDR_CONF',0
	.word	2551
	.byte	4,2,35,0,13
	.byte	'LDR_CONF2',0
	.word	2698
	.byte	4,2,35,4,13
	.byte	'ANTOFST',0
	.word	2857
	.byte	16,2,35,8,13
	.byte	'UNLDR_CONF',0
	.word	3048
	.byte	4,2,35,24,13
	.byte	'UNLDR_CONF2',0
	.word	3155
	.byte	4,2,35,28,13
	.byte	'UNLDR_ACFG',0
	.word	3252
	.byte	4,2,35,32,13
	.byte	'ODP_CONF',0
	.word	3475
	.byte	4,2,35,36,13
	.byte	'NCICTRL',0
	.word	3635
	.byte	4,2,35,40,13
	.byte	'SUMCTRL',0
	.word	3818
	.byte	4,2,35,44,13
	.byte	'PWRSUM',0
	.word	3966
	.byte	4,2,35,48,13
	.byte	'PWRCTRL',0
	.word	4091
	.byte	4,2,35,52,13
	.byte	'CFARCTRL',0
	.word	4273
	.byte	4,2,35,56,13
	.byte	'SBCTRL',0
	.word	4397
	.byte	4,2,35,60,0,15,128,1
	.word	4437
	.byte	16,1,0,14
	.word	4690
	.byte	10
	.byte	'_Ifx_SPU_BIN_REJ_Bits',0,4,253,1,16,4,11
	.byte	'B_R0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'B_R1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'B_R2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'B_R3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'B_R4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'B_R5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'B_R6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'B_R7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'B_R8',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'B_R9',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'B_R10',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'B_R11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'B_R12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'B_R13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'B_R14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'B_R15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'B_R16',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'B_R17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'B_R18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'B_R19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'B_R20',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'B_R21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'B_R22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'B_R23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'B_R24',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'B_R25',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'B_R26',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'B_R27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'B_R28',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'B_R29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'B_R30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'B_R31',0,1
	.word	396
	.byte	1,0,2,35,3,0,12,4,162,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4705
	.byte	4,2,35,0,0,15,128,2
	.word	5268
	.byte	16,63,0,10
	.byte	'_Ifx_SPU_MAGAPPROX_Bits',0,4,159,4,16,4,11
	.byte	'ALPHA',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'BETA',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L714:
	.byte	12,4,154,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5318
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR0_Bits',0,4,244,4,16,4,11
	.byte	'ANT0',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'ANT1',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L752:
	.byte	12,4,202,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5422
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR1_Bits',0,4,251,4,16,4,11
	.byte	'ANT2',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'ANT3',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L754:
	.byte	12,4,210,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5527
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR2_Bits',0,4,130,5,16,4,11
	.byte	'ANT4',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'ANT5',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L756:
	.byte	12,4,218,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5632
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR3_Bits',0,4,137,5,16,4,11
	.byte	'ANT6',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'ANT7',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L758:
	.byte	12,4,226,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5737
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI',0,4,156,11,25,16,13
	.byte	'SCALAR0',0
	.word	5487
	.byte	4,2,35,0,13
	.byte	'SCALAR1',0
	.word	5592
	.byte	4,2,35,4,13
	.byte	'SCALAR2',0
	.word	5697
	.byte	4,2,35,8,13
	.byte	'SCALAR3',0
	.word	5802
	.byte	4,2,35,12,0,14
	.word	5842
	.byte	10
	.byte	'_Ifx_SPU_CFAR_CFG1_Bits',0,4,176,2,16,4,11
	.byte	'CAALGO',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'GOSALGO',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'CAGUARD',0,2
	.word	436
	.byte	6,6,2,35,0,11
	.byte	'CAWINCELL',0,1
	.word	396
	.byte	3,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'CFARSEL',0,1
	.word	396
	.byte	2,0,2,35,1,11
	.byte	'CABETA',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L564:
	.byte	12,4,186,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5935
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR_CFG2_Bits',0,4,188,2,16,4,11
	.byte	'GOSGUARD',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'IDXLD',0,2
	.word	436
	.byte	5,5,2,35,0,11
	.byte	'IDXLG',0,1
	.word	396
	.byte	5,0,2,35,1,11
	.byte	'GOSWINCELL',0,1
	.word	396
	.byte	6,2,2,35,2,11
	.byte	'CASHWIN',0,2
	.word	436
	.byte	3,7,2,35,2,11
	.byte	'reserved_25',0,1
	.word	396
	.byte	7,0,2,35,3,0
.L587:
	.byte	12,4,194,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6143
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR_CFG3_Bits',0,4,199,2,16,4,11
	.byte	'GOSBETA',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'CHAN5OFFST',0,2
	.word	436
	.byte	16,0,2,35,2,0
.L600:
	.byte	12,4,202,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6332
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR',0,4,177,11,25,12,13
	.byte	'CFG1',0
	.word	6103
	.byte	4,2,35,0,13
	.byte	'CFG2',0
	.word	6292
	.byte	4,2,35,4,13
	.byte	'CFG3',0
	.word	6404
	.byte	4,2,35,8,0,14
	.word	6444
	.byte	10
	.byte	'_Ifx_SPU_SCALARADD_Bits',0,4,198,5,16,4,11
	.byte	'OPERAND',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,154,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6512
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SCALARMULT_Bits',0,4,204,5,16,4,11
	.byte	'OPERAND',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,162,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6602
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BINREJCTRL_Bits',0,4,243,1,16,4,11
	.byte	'RMODE',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'ZMODE',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'LJUST',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'VALUE',0,4
	.word	413
	.byte	24,4,2,35,0,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	4,0,2,35,3,0
.L557:
	.byte	12,4,154,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6693
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_LCLMAX_Bits',0,4,141,4,16,4,11
	.byte	'WIDTH',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'TMODE',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'LMODE',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'CMBN',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'LJUST',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'TSHLD',0,4
	.word	413
	.byte	24,0,2,35,0,0
.L707:
	.byte	12,4,138,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6856
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACFG2_Bits',0,4,111,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,170,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7025
	.byte	4,2,35,0,0
.L474:
	.byte	7
	.byte	'unsigned long int',0,4,7,10
	.byte	'_Ifx_SPU_REGCRC_Bits',0,4,192,5,16,4,11
	.byte	'CRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,146,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7134
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CTRL_Bits',0,4,238,2,16,4,11
	.byte	'TRIG',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'BUSY',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'MODE',0,1
	.word	396
	.byte	3,3,2,35,0,11
	.byte	'NXT_CONF',0,4
	.word	413
	.byte	19,8,2,35,0,11
	.byte	'DIV',0,1
	.word	396
	.byte	2,6,2,35,3,11
	.byte	'ATTN',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'XTRIG',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	3,1,2,35,3,11
	.byte	'LAST',0,1
	.word	396
	.byte	1,0,2,35,3,0
.L519:
	.byte	12,4,242,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7217
	.byte	4,2,35,0,0,15,16
	.word	7113
	.byte	16,3,0
.L790:
	.byte	17,3,212,5,9,128,4,13
	.byte	'ID',0
	.word	2016
	.byte	40,2,35,0,13
	.byte	'PACTR',0
	.word	2181
	.byte	4,2,35,40,13
	.byte	'DPASS_CONF',0
	.word	2342
	.byte	4,2,35,44,13
	.byte	'BE',0
	.word	4700
	.byte	128,1,2,35,48,13
	.byte	'BIN_REJ',0
	.word	5308
	.byte	128,2,3,35,176,1,13
	.byte	'MAGAPPROX',0
	.word	5382
	.byte	4,3,35,176,3,13
	.byte	'NCI',0
	.word	5930
	.byte	16,3,35,180,3,13
	.byte	'CFAR',0
	.word	6507
	.byte	12,3,35,196,3,13
	.byte	'SCALARADD',0
	.word	6562
	.byte	4,3,35,208,3,13
	.byte	'SCALARMULT',0
	.word	6653
	.byte	4,3,35,212,3,13
	.byte	'BINREJCTRL',0
	.word	6816
	.byte	4,3,35,216,3,13
	.byte	'LCLMAX',0
	.word	6985
	.byte	4,3,35,220,3,13
	.byte	'ACFG2',0
	.word	7073
	.byte	4,3,35,224,3,13
	.byte	'reserved',0
	.word	7113
	.byte	4,3,35,228,3,13
	.byte	'REGCRC',0
	.word	7177
	.byte	4,3,35,232,3,13
	.byte	'CTRL',0
	.word	7398
	.byte	4,3,35,236,3,13
	.byte	'reserved1',0
	.word	7438
	.byte	16,3,35,240,3,0
.L470:
	.byte	3
	.word	7447
	.byte	8
	.byte	'IfxSpu_isRifInput',0,3,3,190,10,20
	.word	396
	.byte	1,1,5
	.byte	'slot',0,3,190,10,57
	.word	7749
	.byte	6,0,8
	.byte	'IfxSpu_alignToBusSize',0,3,3,225,10,19
	.word	7113
	.byte	1,1,5
	.byte	'datasetSize',0,3,225,10,48
	.word	7113
	.byte	6,0
.L815:
	.byte	18,3,160,3,9,1,19
	.byte	'IfxSpu_ODP_Format_complex32Bit',0,0,19
	.byte	'IfxSpu_ODP_Format_real32Bit',0,1,19
	.byte	'IfxSpu_ODP_Format_complex16Bit',0,2,19
	.byte	'IfxSpu_ODP_Format_real16Bit',0,3,19
	.byte	'IfxSpu_ODP_Format_complexHalfFloat',0,4,19
	.byte	'IfxSpu_ODP_Format_realHalfFloat',0,5,0,8
	.byte	'IfxSpu_getFftSampleSize',0,3,3,135,11,19
	.word	7113
	.byte	1,1,5
	.byte	'format',0,3,135,11,61
	.word	7857
	.byte	6,0,20
	.word	429
	.byte	21
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,22
	.word	8115
	.byte	0,14
	.word	413
	.byte	3
	.word	413
	.byte	23
	.byte	'__cmpswapw',0
	.word	8157
	.byte	1,1,1,1,24
	.byte	'p',0
	.word	8162
	.byte	24
	.byte	'value',0
	.word	413
	.byte	24
	.byte	'compare',0
	.word	413
	.byte	0,25
	.word	172
	.byte	26
	.word	198
	.byte	6,0,25
	.word	233
	.byte	26
	.word	265
	.byte	6,0,25
	.word	315
	.byte	26
	.word	334
	.byte	6,0,25
	.word	350
	.byte	26
	.word	365
	.byte	26
	.word	379
	.byte	6,0,27
	.byte	'IfxScuWdt_clearCpuEndinit',0,5,237,1,17,1,1,1,1,5
	.byte	'password',0,5,237,1,50
	.word	436
	.byte	0,27
	.byte	'IfxScuWdt_setCpuEndinit',0,5,157,2,17,1,1,1,1,5
	.byte	'password',0,5,157,2,48
	.word	436
	.byte	0,28
	.byte	'IfxScuWdt_getCpuWatchdogPassword',0,5,215,3,19
	.word	436
	.byte	1,1,1,1,25
	.word	7754
	.byte	26
	.word	7784
	.byte	6,0,25
	.word	7800
	.byte	26
	.word	7834
	.byte	6,0,25
	.word	8061
	.byte	26
	.word	8097
	.byte	6,0,7
	.byte	'char',0,1,6,20
	.word	8460
.L472:
	.byte	3
	.word	8468
	.byte	10
	.byte	'_Ifx_SPU_CLC_Bits',0,4,206,2,16,4,11
	.byte	'DISR',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'FDIS',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,4,210,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8478
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MODID_Bits',0,4,220,4,16,4,11
	.byte	'MOD_REV',0,1
	.word	396
	.byte	8,0,2,35,0,11
	.byte	'MOD_TYPE',0,1
	.word	396
	.byte	8,0,2,35,1,11
	.byte	'MOD_NUMBER',0,2
	.word	436
	.byte	16,0,2,35,2,0,12,4,186,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8629
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_STAT_Bits',0,4,247,5,16,4,11
	.byte	'ERRSTS',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ERRCLR',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'ERRMSK',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'INTSTS',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'INTCLR',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'INTMSK',0,1
	.word	396
	.byte	6,0,2,35,1,11
	.byte	'OVRRN',0,1
	.word	396
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'ERRTRG',0,2
	.word	436
	.byte	6,6,2,35,2,11
	.byte	'INTTRG',0,1
	.word	396
	.byte	6,0,2,35,3,0
.L523:
	.byte	12,4,194,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8757
	.byte	4,2,35,0,0,15,20
	.word	396
	.byte	16,19,0,15,16
	.word	396
	.byte	16,15,0,14
	.word	1834
	.byte	14
	.word	4690
	.byte	14
	.word	5842
	.byte	15,12
	.word	6444
	.byte	16,0,0,14
	.word	9040
	.byte	15,4
	.word	396
	.byte	16,3,0,10
	.byte	'_Ifx_SPU_MD_METADATA_Bits',0,4,211,4,16,4,11
	.byte	'SMPLCNT',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'EXPNT',0,1
	.word	396
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	436
	.byte	11,0,2,35,2,0,12,4,178,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9063
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MD_BINCOUNT_Bits',0,4,166,4,16,4,11
	.byte	'REJCNT',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'THSLDCNT',0,4
	.word	413
	.byte	12,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0,12,4,162,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9218
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MD_MASK_ACCEPT_Bits',0,4,174,4,16,4,11
	.byte	'B_A0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'B_A1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'B_A2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'B_A3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'B_A4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'B_A5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'B_A6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'B_A7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'B_A8',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'B_A9',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'B_A10',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'B_A11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'B_A12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'B_A13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'B_A14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'B_A15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'B_A16',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'B_A17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'B_A18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'B_A19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'B_A20',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'B_A21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'B_A22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'B_A23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'B_A24',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'B_A25',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'B_A26',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'B_A27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'B_A28',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'B_A29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'B_A30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'B_A31',0,1
	.word	396
	.byte	1,0,2,35,3,0,12,4,170,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9352
	.byte	4,2,35,0,0,15,128,1
	.word	9922
	.byte	16,31,0,10
	.byte	'_Ifx_SPU_MD',0,4,197,11,25,136,1,13
	.byte	'METADATA',0
	.word	9178
	.byte	4,2,35,0,13
	.byte	'BINCOUNT',0
	.word	9312
	.byte	4,2,35,4,13
	.byte	'MASK_ACCEPT',0
	.word	9962
	.byte	128,1,2,35,8,0,15,144,2
	.word	9972
	.byte	16,1,0,14
	.word	10050
	.byte	10
	.byte	'_Ifx_SPU_IDMCNT_Bits',0,4,155,3,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,154,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10065
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_IBMCNT_Bits',0,4,148,3,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,146,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10171
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_LDRCNT_Bits',0,4,152,4,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,146,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10277
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_FFTWCNT_Bits',0,4,141,3,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,138,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10383
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_FFTRCNT_Bits',0,4,134,3,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,130,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10490
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ULDRCNT_Bits',0,4,134,6,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,202,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10597
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODMCNT_Bits',0,4,172,5,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	436
	.byte	11,0,2,35,2,0,12,4,130,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10704
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BRCNT_Bits',0,4,162,2,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,170,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10810
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFARCNT_Bits',0,4,169,2,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	436
	.byte	11,0,2,35,2,0,12,4,178,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10915
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODMACNT_Bits',0,4,165,5,16,4,11
	.byte	'CNT',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,12,4,250,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11022
	.byte	4,2,35,0,0,15,32
	.word	11089
	.byte	16,7,0,10
	.byte	'_Ifx_SPU_CNTCLR_Bits',0,4,216,2,16,4,11
	.byte	'CLR',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	436
	.byte	14,0,2,35,0,11
	.byte	'CNTTST',0,1
	.word	396
	.byte	2,6,2,35,2,11
	.byte	'SELECT',0,1
	.word	396
	.byte	5,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	436
	.byte	9,0,2,35,2,0,12,4,218,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11138
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MONITOR_Bits',0,4,228,4,16,4,11
	.byte	'RAMP',0,2
	.word	436
	.byte	11,5,2,35,0,11
	.byte	'reserved_11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'SAMPLE',0,4
	.word	413
	.byte	11,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'IDM_BUSY',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'LDR_BUSY',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'M1_BUSY',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'UL_BUSY',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'M2_BUSY',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'ODM_BUSY',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	396
	.byte	2,0,2,35,3,0,12,4,194,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11302
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMCTRL_Bits',0,4,210,5,16,4,11
	.byte	'CTRLCRCEN',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'DATACRCEN',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'REGCRCEN',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'RIFCRC',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'BPCRC',0,1
	.word	396
	.byte	2,6,2,35,1,11
	.byte	'RMTAERR',0,1
	.word	396
	.byte	2,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	20,0,2,35,0,0,12,4,170,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11591
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMSTAT_Bits',0,4,222,5,16,4,11
	.byte	'SMSTAT',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'SMSCLR',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'SMCTRLSTS',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'SMCTRLCLR',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	436
	.byte	14,0,2,35,2,0,12,4,178,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11798
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMUSER_Bits',0,4,234,5,16,4,11
	.byte	'CINIT',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	436
	.byte	14,0,2,35,0,11
	.byte	'RIFCRCTST',0,1
	.word	396
	.byte	2,6,2,35,2,11
	.byte	'BPCRCTST',0,1
	.word	396
	.byte	2,4,2,35,2,11
	.byte	'RMCTRLTST',0,1
	.word	396
	.byte	2,2,2,35,2,11
	.byte	'RDECCTST',0,1
	.word	396
	.byte	2,0,2,35,2,11
	.byte	'RMTAERRTST',0,1
	.word	396
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	6,0,2,35,3,0,12,4,186,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12011
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CRC_DATA_Bits',0,4,232,2,16,4,11
	.byte	'CRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,234,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12245
	.byte	4,2,35,0,0,15,216,2
	.word	12290
	.byte	16,85,0,15,32
	.word	396
	.byte	16,31,0,10
	.byte	'_Ifx_SPU_CRC_CTRL_Bits',0,4,226,2,16,4,11
	.byte	'CRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,226,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12349
	.byte	4,2,35,0,0,15,100
	.word	12394
	.byte	16,24,0,10
	.byte	'_Ifx_SPU_CRC',0,4,217,11,25,220,3,13
	.byte	'DATA',0
	.word	12330
	.byte	216,2,2,35,0,13
	.byte	'reserved_158',0
	.word	12340
	.byte	32,3,35,216,2,13
	.byte	'CTRL',0
	.word	12434
	.byte	100,3,35,248,2,0,14
	.word	12443
	.byte	15,252,4
	.word	396
	.byte	16,251,4,0,10
	.byte	'_Ifx_SPU_USROTC_Bits',0,4,141,6,16,4,11
	.byte	'reserved_0',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'TRSCTRL',0,1
	.word	396
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0,12,4,210,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12533
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACCEN0_Bits',0,4,68,16,4,11
	.byte	'EN0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	396
	.byte	1,0,2,35,3,0,12,4,154,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12665
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACCEN1_Bits',0,4,105,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,4,162,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13234
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_OCS_Bits',0,4,144,5,16,4,11
	.byte	'TGS',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'TGB',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'TG_P',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	20,8,2,35,0,11
	.byte	'SUS',0,1
	.word	396
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	396
	.byte	2,0,2,35,3,0,12,4,234,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13323
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODA_Bits',0,4,157,5,16,4,11
	.byte	'DDREN',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'DREN',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,4,242,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13529
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRST0_Bits',0,4,247,3,16,4,11
	.byte	'RST',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,4,242,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13649
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRST1_Bits',0,4,255,3,16,4,11
	.byte	'RST',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,4,250,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13772
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRSTCLR_Bits',0,4,134,4,16,4,11
	.byte	'CLR',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,4,130,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13876
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU',0,4,237,11,25,128,16,13
	.byte	'CLC',0
	.word	8589
	.byte	4,2,35,0,13
	.byte	'MODID',0
	.word	8717
	.byte	4,2,35,4,13
	.byte	'STAT',0
	.word	8967
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	9007
	.byte	20,2,35,12,13
	.byte	'reserved_20',0
	.word	9016
	.byte	16,2,35,32,13
	.byte	'ID',0
	.word	9025
	.byte	40,2,35,48,13
	.byte	'PACTR',0
	.word	2181
	.byte	4,2,35,88,13
	.byte	'DPASS_CONF',0
	.word	2342
	.byte	4,2,35,92,13
	.byte	'BE',0
	.word	9030
	.byte	128,1,2,35,96,13
	.byte	'BIN_REJ',0
	.word	5308
	.byte	128,2,3,35,224,1,13
	.byte	'MAGAPPROX',0
	.word	5382
	.byte	4,3,35,224,3,13
	.byte	'NCI',0
	.word	9035
	.byte	16,3,35,228,3,13
	.byte	'CFAR',0
	.word	9049
	.byte	12,3,35,244,3,13
	.byte	'SCALARADD',0
	.word	6562
	.byte	4,3,35,128,4,13
	.byte	'SCALARMULT',0
	.word	6653
	.byte	4,3,35,132,4,13
	.byte	'BINREJCTRL',0
	.word	6816
	.byte	4,3,35,136,4,13
	.byte	'LCLMAX',0
	.word	6985
	.byte	4,3,35,140,4,13
	.byte	'ACFG2',0
	.word	7073
	.byte	4,3,35,144,4,13
	.byte	'reserved_214',0
	.word	9054
	.byte	4,3,35,148,4,13
	.byte	'REGCRC',0
	.word	7177
	.byte	4,3,35,152,4,13
	.byte	'CTRL',0
	.word	7398
	.byte	4,3,35,156,4,13
	.byte	'MD',0
	.word	10060
	.byte	144,2,3,35,160,4,13
	.byte	'IDMCNT',0
	.word	10131
	.byte	4,3,35,176,6,13
	.byte	'IBMCNT',0
	.word	10237
	.byte	4,3,35,180,6,13
	.byte	'LDRCNT',0
	.word	10343
	.byte	4,3,35,184,6,13
	.byte	'FFTWCNT',0
	.word	10450
	.byte	4,3,35,188,6,13
	.byte	'FFTRCNT',0
	.word	10557
	.byte	4,3,35,192,6,13
	.byte	'ULDRCNT',0
	.word	10664
	.byte	4,3,35,196,6,13
	.byte	'ODMCNT',0
	.word	10770
	.byte	4,3,35,200,6,13
	.byte	'BRCNT',0
	.word	10875
	.byte	4,3,35,204,6,13
	.byte	'CFARCNT',0
	.word	10982
	.byte	4,3,35,208,6,13
	.byte	'ODMACNT',0
	.word	11129
	.byte	32,3,35,212,6,13
	.byte	'CNTCLR',0
	.word	11262
	.byte	4,3,35,244,6,13
	.byte	'MONITOR',0
	.word	11551
	.byte	4,3,35,248,6,13
	.byte	'SMCTRL',0
	.word	11758
	.byte	4,3,35,252,6,13
	.byte	'SMSTAT',0
	.word	11971
	.byte	4,3,35,128,7,13
	.byte	'SMUSER',0
	.word	12205
	.byte	4,3,35,132,7,13
	.byte	'CRC',0
	.word	12517
	.byte	220,3,3,35,136,7,13
	.byte	'reserved_564',0
	.word	12522
	.byte	252,4,3,35,228,10,13
	.byte	'USROTC',0
	.word	12625
	.byte	4,3,35,224,15,13
	.byte	'ACCEN0',0
	.word	13194
	.byte	4,3,35,228,15,13
	.byte	'ACCEN1',0
	.word	13283
	.byte	4,3,35,232,15,13
	.byte	'OCS',0
	.word	13489
	.byte	4,3,35,236,15,13
	.byte	'ODA',0
	.word	13609
	.byte	4,3,35,240,15,13
	.byte	'KRST0',0
	.word	13732
	.byte	4,3,35,244,15,13
	.byte	'KRST1',0
	.word	13836
	.byte	4,3,35,248,15,13
	.byte	'KRSTCLR',0
	.word	13942
	.byte	4,3,35,252,15,0,14
	.word	13982
.L477:
	.byte	3
	.word	14802
.L482:
	.byte	18,6,104,9,1,19
	.byte	'IfxSpu_Index_none',0,127,19
	.byte	'IfxSpu_Index_0',0,0,19
	.byte	'IfxSpu_Index_1',0,1,0
.L489:
	.byte	18,3,148,1,9,1,19
	.byte	'IfxSpu_DataSource_rif0',0,0,19
	.byte	'IfxSpu_DataSource_rif1',0,1,19
	.byte	'IfxSpu_DataSource_rifBoth',0,2,19
	.byte	'IfxSpu_DataSource_emem',0,3,0,18,3,137,1,9,1,19
	.byte	'IfxSpu_ClockDivisionRatio_unity',0,0,19
	.byte	'IfxSpu_ClockDivisionRatio_div2',0,1,19
	.byte	'IfxSpu_ClockDivisionRatio_div4',0,2,19
	.byte	'IfxSpu_ClockDivisionRatio_div8',0,3,0,17,3,153,5,9,12,13
	.byte	'powerDataWrite',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'complexDataWrite',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'inputDmaUnit',0
	.word	396
	.byte	1,2,35,2,13
	.byte	'linkedListEnd',0
	.word	396
	.byte	1,2,35,3,13
	.byte	'pactrTrigger',0
	.word	396
	.byte	1,2,35,4,13
	.byte	'anyStatus',0
	.word	396
	.byte	1,2,35,5,13
	.byte	'inputDmaReadError',0
	.word	396
	.byte	1,2,35,6,13
	.byte	'inputDmaWriteError',0
	.word	396
	.byte	1,2,35,7,13
	.byte	'outputDmaEngineError',0
	.word	396
	.byte	1,2,35,8,13
	.byte	'fifoOverrun',0
	.word	396
	.byte	1,2,35,9,13
	.byte	'pactrError',0
	.word	396
	.byte	1,2,35,10,13
	.byte	'math2UnitOverrun',0
	.word	396
	.byte	1,2,35,11,0,17,3,235,5,9,16,13
	.byte	'clockDivisionRatio',0
	.word	14982
	.byte	1,2,35,0,13
	.byte	'interrupt',0
	.word	15122
	.byte	12,2,35,4,0,20
	.word	15417
.L514:
	.byte	3
	.word	15471
.L526:
	.byte	3
	.word	15417
	.byte	20
	.word	304
.L530:
	.byte	3
	.word	15486
.L535:
	.byte	3
	.word	7113
.L545:
	.byte	18,3,167,2,9,1,19
	.byte	'IfxSpu_PassMode_single',0,0,19
	.byte	'IfxSpu_PassMode_double',0,1,19
	.byte	'IfxSpu_PassMode_alternate',0,2,0,18,3,71,9,1,19
	.byte	'IfxSpu_BinRejection_Mode_off',0,0,19
	.byte	'IfxSpu_BinRejection_Mode_reject',0,1,19
	.byte	'IfxSpu_BinRejection_Mode_zero',0,2,0,18,3,92,9,1,19
	.byte	'IfxSpu_CFAR_Engine_ca',0,0,19
	.byte	'IfxSpu_CFAR_Engine_gos',0,1,19
	.byte	'IfxSpu_CFAR_Engine_both',0,2,19
	.byte	'IfxSpu_CFAR_Engine_auto',0,3,0,17,3,132,5,9,12,13
	.byte	'mode',0
	.word	15586
	.byte	1,2,35,0,13
	.byte	'thresholdEnabled',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'thresholdValue',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'numAllowedBins',0
	.word	436
	.byte	2,2,35,6,13
	.byte	'leftJustify',0
	.word	396
	.byte	1,2,35,8,13
	.byte	'inlineCfarSelect',0
	.word	15689
	.byte	1,2,35,9,0,20
	.word	15796
.L551:
	.byte	3
	.word	15938
.L573:
	.byte	18,3,158,2,9,1,19
	.byte	'IfxSpu_PassId_0',0,0,19
	.byte	'IfxSpu_PassId_1',0,1,0,18,3,113,9,1,19
	.byte	'IfxSpu_CFAR_Mode_off',0,0,19
	.byte	'IfxSpu_CFAR_Mode_inline',0,1,19
	.byte	'IfxSpu_CFAR_Mode_offline',0,2,19
	.byte	'IfxSpu_CFAR_Mode_localMaxInline',0,3,19
	.byte	'IfxSpu_CFAR_Mode_localMaxOffline',0,4,19
	.byte	'IfxSpu_CFAR_Mode_nci',0,5,19
	.byte	'IfxSpu_CFAR_Mode_localMaxNci',0,6,0,18,3,127,9,1,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_off',0,0,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_range',0,1,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_velocity',0,2,0,17,3,232,3,9,12,13
	.byte	'mode',0
	.word	15991
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'spectrumExtension',0
	.word	16196
	.byte	1,2,35,6,13
	.byte	'spectrumExtensionSize',0
	.word	396
	.byte	1,2,35,7,13
	.byte	'caCfarEnabled',0
	.word	396
	.byte	1,2,35,8,13
	.byte	'gosCfarEnabled',0
	.word	396
	.byte	1,2,35,9,0,20
	.word	16317
.L575:
	.byte	3
	.word	16464
	.byte	18,3,81,9,1,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_cash',0,0,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_ca',0,1,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_cago',0,2,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_caso',0,3,0,17,3,221,3,9,6,13
	.byte	'algorithm',0
	.word	16474
	.byte	1,2,35,0,13
	.byte	'guardCells',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'windowCellsExponent',0
	.word	396
	.byte	1,2,35,2,13
	.byte	'cashSubWindowExponent',0
	.word	396
	.byte	1,2,35,3,13
	.byte	'beta',0
	.word	436
	.byte	2,2,35,4,0,20
	.word	16606
.L582:
	.byte	3
	.word	16726
	.byte	18,3,103,9,1,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gos',0,0,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gosgo',0,1,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gosso',0,2,0,17,3,244,3,9,12,13
	.byte	'algorithm',0
	.word	16736
	.byte	1,2,35,0,13
	.byte	'guardCells',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'indexLead',0
	.word	396
	.byte	1,2,35,2,13
	.byte	'indexLag',0
	.word	396
	.byte	1,2,35,3,13
	.byte	'windowCells',0
	.word	396
	.byte	1,2,35,4,13
	.byte	'beta',0
	.word	436
	.byte	2,2,35,6,13
	.byte	'addressOffset',0
	.word	436
	.byte	2,2,35,8,0,20
	.word	16842
.L591:
	.byte	3
	.word	16983
	.byte	18,3,132,3,9,1,19
	.byte	'IfxSpu_TriggerMode_off',0,0,19
	.byte	'IfxSpu_TriggerMode_internal',0,1,19
	.byte	'IfxSpu_TriggerMode_external',0,2,19
	.byte	'IfxSpu_TriggerMode_spu0Done',0,3,19
	.byte	'IfxSpu_TriggerMode_spu1Done',0,4,19
	.byte	'IfxSpu_TriggerMode_reload',0,5,19
	.byte	'IfxSpu_TriggerMode_software',0,6,19
	.byte	'IfxSpu_TriggerMode_stop',0,7,0,17,3,142,6,9,6,13
	.byte	'mode',0
	.word	16993
	.byte	1,2,35,0,13
	.byte	'clkDiv',0
	.word	14982
	.byte	1,2,35,1,13
	.byte	'trigger',0
	.word	396
	.byte	1,2,35,2,13
	.byte	'attentionRequest',0
	.word	396
	.byte	1,2,35,3,13
	.byte	'crossTrigger',0
	.word	396
	.byte	1,2,35,4,0
.L608:
	.byte	3
	.word	17229
	.byte	18,3,168,1,9,1,19
	.byte	'IfxSpu_FftSize_8',0,3,19
	.byte	'IfxSpu_FftSize_16',0,4,19
	.byte	'IfxSpu_FftSize_32',0,5,19
	.byte	'IfxSpu_FftSize_64',0,6,19
	.byte	'IfxSpu_FftSize_128',0,7,19
	.byte	'IfxSpu_FftSize_256',0,8,19
	.byte	'IfxSpu_FftSize_512',0,9,19
	.byte	'IfxSpu_FftSize_1024',0,10,19
	.byte	'IfxSpu_FftSize_2048',0,11,0,18,3,159,1,9,1,19
	.byte	'IfxSpu_FftDataFormat_complex16Bit',0,0,19
	.byte	'IfxSpu_FftDataFormat_complex32Bit',0,1,0,17,3,129,4,9,6,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'inversed',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'size',0
	.word	17336
	.byte	1,2,35,2,13
	.byte	'dataFormat',0
	.word	17529
	.byte	1,2,35,3,13
	.byte	'forceToReal',0
	.word	396
	.byte	1,2,35,4,13
	.byte	'exponent',0
	.word	396
	.byte	1,2,35,5,0,20
	.word	17608
.L619:
	.byte	3
	.word	17723
	.byte	17,3,141,4,9,12,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'format',0
	.word	7857
	.byte	1,2,35,6,13
	.byte	'exponent',0
	.word	436
	.byte	2,2,35,8,13
	.byte	'inPlace',0
	.word	396
	.byte	1,2,35,10,0,20
	.word	17733
.L644:
	.byte	3
	.word	17829
	.byte	18,3,183,1,9,1,19
	.byte	'IfxSpu_Histogram_Bins_32',0,0,19
	.byte	'IfxSpu_Histogram_Bins_64',0,1,19
	.byte	'IfxSpu_Histogram_Bins_128',0,2,19
	.byte	'IfxSpu_Histogram_Bins_256',0,3,19
	.byte	'IfxSpu_Histogram_Bins_512',0,4,19
	.byte	'IfxSpu_Histogram_Bins_1024',0,5,19
	.byte	'IfxSpu_Histogram_Bins_2048',0,6,19
	.byte	'IfxSpu_Histogram_Bins_4096',0,7,0,17,3,152,4,9,12,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'numClasses',0
	.word	17839
	.byte	1,2,35,1,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'startDelay',0
	.word	436
	.byte	2,2,35,6,13
	.byte	'endDelay',0
	.word	436
	.byte	2,2,35,8,13
	.byte	'antennaFilterEnabled',0
	.word	396
	.byte	1,2,35,10,13
	.byte	'antennaFilterMask',0
	.word	396
	.byte	1,2,35,11,0,20
	.word	18071
.L651:
	.byte	3
	.word	18231
	.byte	18,3,198,1,9,1,19
	.byte	'IfxSpu_InputDataFormat_real',0,0,19
	.byte	'IfxSpu_InputDataFormat_complex',0,1,0,18,3,207,1,9,1,19
	.byte	'IfxSpu_InputDataType_unsigned',0,0,19
	.byte	'IfxSpu_InputDataType_signed',0,1,0,18,3,148,2,9,1,19
	.byte	'IfxSpu_Num_Antennae_1',0,1,19
	.byte	'IfxSpu_Num_Antennae_2',0,2,19
	.byte	'IfxSpu_Num_Antennae_3',0,3,19
	.byte	'IfxSpu_Num_Antennae_4',0,4,0,17,3,195,4,9,24,13
	.byte	'dataFormat',0
	.word	18241
	.byte	1,2,35,0,13
	.byte	'dataType',0
	.word	18311
	.byte	1,2,35,1,13
	.byte	'numRamps',0
	.word	436
	.byte	2,2,35,2,13
	.byte	'numAntennae',0
	.word	18380
	.byte	1,2,35,4,13
	.byte	'sampleCount',0
	.word	436
	.byte	2,2,35,6,13
	.byte	'preAcquisitionCounterEnabled',0
	.word	396
	.byte	1,2,35,8,13
	.byte	'preAcquisitionCounterLimit',0
	.word	396
	.byte	1,2,35,9,13
	.byte	'bypassModeEnabled',0
	.word	396
	.byte	1,2,35,10,13
	.byte	'bypassAddress',0
	.word	7113
	.byte	4,2,35,12,13
	.byte	'bypassReloadEnabled',0
	.word	396
	.byte	1,2,35,16,13
	.byte	'triggerOnLimit',0
	.word	396
	.byte	1,2,35,17,13
	.byte	'preAcquisitionCounterReset',0
	.word	396
	.byte	1,2,35,18,13
	.byte	'preAcquisitionCounterTrigger',0
	.word	396
	.byte	1,2,35,19,13
	.byte	'preAcquisitionCounterError',0
	.word	396
	.byte	1,2,35,20,13
	.byte	'preAcquisitionCounterAttention',0
	.word	396
	.byte	1,2,35,21,0,18,3,209,2,9,1,19
	.byte	'IfxSpu_RM_InputDataFormat_complex16Bit',0,0,19
	.byte	'IfxSpu_RM_InputDataFormat_complex32Bit',0,1,19
	.byte	'IfxSpu_RM_InputDataFormat_power32Bit',0,2,19
	.byte	'IfxSpu_RM_InputDataFormat_real16Bit',0,4,19
	.byte	'IfxSpu_RM_InputDataFormat_real32Bit',0,5,19
	.byte	'IfxSpu_RM_InputDataFormat_realHalfFloat',0,6,19
	.byte	'IfxSpu_RM_InputDataFormat_complexHalfFloat',0,7,0,18,3,188,2,9,1,19
	.byte	'IfxSpu_RM_AddressingMode_linear',0,0,19
	.byte	'IfxSpu_RM_AddressingMode_transpose',0,1,0,18,3,223,2,9,1,19
	.byte	'IfxSpu_RM_ProcessingMode_default',0,0,19
	.byte	'IfxSpu_RM_ProcessingMode_integration',0,1,0,18,3,197,2,9,1,19
	.byte	'IfxSpu_RM_AntennaMapping_default',0,0,19
	.byte	'IfxSpu_RM_AntennaMapping_indexMode',0,1,19
	.byte	'IfxSpu_RM_AntennaMapping_innerLoopRepeat',0,2,19
	.byte	'IfxSpu_RM_AntennaMapping_outerLoopRepeat',0,3,19
	.byte	'IfxSpu_RM_AntennaMapping_binLoopRepeat',0,4,0,17,3,218,4,9,28,13
	.byte	'dataFormat',0
	.word	18915
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'innerLoopOffset',0
	.word	7113
	.byte	4,2,35,6,13
	.byte	'outerLoopOffset',0
	.word	7113
	.byte	4,2,35,10,13
	.byte	'binLoopOffset',0
	.word	7113
	.byte	4,2,35,14,13
	.byte	'innerLoopRepeat',0
	.word	436
	.byte	2,2,35,18,13
	.byte	'outerLoopRepeat',0
	.word	436
	.byte	2,2,35,20,13
	.byte	'binLoopRepeat',0
	.word	436
	.byte	2,2,35,22,13
	.byte	'addressingMode',0
	.word	19206
	.byte	1,2,35,24,13
	.byte	'processingMode',0
	.word	19284
	.byte	1,2,35,25,13
	.byte	'numBlocks',0
	.word	396
	.byte	1,2,35,26,13
	.byte	'antennaMapping',0
	.word	19365
	.byte	1,2,35,27,0,17,3,144,5,9,56,13
	.byte	'dataSource',0
	.word	14872
	.byte	1,2,35,0,13
	.byte	'rif',0
	.word	18483
	.byte	24,2,35,4,13
	.byte	'rm',0
	.word	19571
	.byte	28,2,35,28,0,20
	.word	19856
.L673:
	.byte	3
	.word	19908
	.byte	18,3,245,1,9,1,19
	.byte	'IfxSpu_LocalMax_WindowWidth_off',0,0,19
	.byte	'IfxSpu_LocalMax_WindowWidth_three',0,1,19
	.byte	'IfxSpu_LocalMax_WindowWidth_five',0,2,0,18,3,225,1,9,1,19
	.byte	'IfxSpu_LocalMax_Mode_off',0,0,19
	.byte	'IfxSpu_LocalMax_Mode_under',0,1,19
	.byte	'IfxSpu_LocalMax_Mode_over',0,2,0,18,3,235,1,9,1,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_off',0,0,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_under',0,1,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_over',0,2,0,18,3,216,1,9,1,19
	.byte	'IfxSpu_LocalMax_CombinedMode_or',0,0,19
	.byte	'IfxSpu_LocalMax_CombinedMode_and',0,1,0,17,3,171,5,9,12,13
	.byte	'windowWidth',0
	.word	19918
	.byte	1,2,35,0,13
	.byte	'localMaxMode',0
	.word	20030
	.byte	1,2,35,1,13
	.byte	'thresholdMode',0
	.word	20121
	.byte	1,2,35,2,13
	.byte	'combinedMode',0
	.word	20239
	.byte	1,2,35,3,13
	.byte	'thresholdValue',0
	.word	7113
	.byte	4,2,35,4,13
	.byte	'leftJustify',0
	.word	396
	.byte	1,2,35,8,0,20
	.word	20315
.L705:
	.byte	3
	.word	20455
	.byte	17,3,183,5,9,4,13
	.byte	'alpha',0
	.word	436
	.byte	2,2,35,0,13
	.byte	'beta',0
	.word	436
	.byte	2,2,35,2,0
.L711:
	.byte	3
	.word	20465
	.byte	18,3,147,3,9,1,19
	.byte	'IfxSpu_WindowDataFormat_real16',0,0,19
	.byte	'IfxSpu_WindowDataFormat_real32',0,1,19
	.byte	'IfxSpu_WindowDataFormat_complex16',0,2,19
	.byte	'IfxSpu_WindowDataFormat_complex32',0,3,0,15,16
	.word	436
	.byte	16,7,0,17,3,207,3,9,20,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'dataFormat',0
	.word	20506
	.byte	1,2,35,1,13
	.byte	'baseAddress',0
	.word	436
	.byte	2,2,35,2,13
	.byte	'antennaOffsets',0
	.word	20651
	.byte	16,2,35,4,0,18,3,177,2,9,1,19
	.byte	'IfxSpu_PhaseShift_0',0,0,19
	.byte	'IfxSpu_PhaseShift_90',0,1,19
	.byte	'IfxSpu_PhaseShift_180',0,2,19
	.byte	'IfxSpu_PhaseShift_270',0,3,0,17,3,165,4,9,32,13
	.byte	'loaderExponent',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'numDropLastSamples',0
	.word	396
	.byte	1,2,35,1,13
	.byte	'numDropFirstSamples',0
	.word	396
	.byte	1,2,35,2,13
	.byte	'numPadFrontSamples',0
	.word	436
	.byte	2,2,35,4,13
	.byte	'window',0
	.word	20660
	.byte	20,2,35,8,13
	.byte	'phaseShift',0
	.word	20749
	.byte	1,2,35,28,0,20
	.word	20849
.L719:
	.byte	3
	.word	21001
	.byte	18,3,255,1,9,1,19
	.byte	'IfxSpu_NCI_OutputFormat_off',0,0,19
	.byte	'IfxSpu_NCI_OutputFormat_real16Bit',0,1,19
	.byte	'IfxSpu_NCI_OutputFormat_real32Bit',0,2,0,18,3,137,2,9,1,19
	.byte	'IfxSpu_NCI_ScalingFactor_off',0,0,19
	.byte	'IfxSpu_NCI_ScalingFactor_div2',0,1,19
	.byte	'IfxSpu_NCI_ScalingFactor_div4',0,2,19
	.byte	'IfxSpu_NCI_ScalingFactor_div8',0,3,0,17,3,177,4,9,8,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,13
	.byte	'outputFormat',0
	.word	21011
	.byte	1,2,35,6,13
	.byte	'scalingFactor',0
	.word	21120
	.byte	1,2,35,7,0,20
	.word	21254
.L744:
	.byte	3
	.word	21344
.L750:
	.byte	3
	.word	436
	.byte	17,3,187,4,9,6,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,0,20
	.word	21359
.L763:
	.byte	3
	.word	21404
	.byte	17,3,236,4,9,6,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,0,20
	.word	21414
.L771:
	.byte	3
	.word	21459
	.byte	18,3,173,3,9,1,19
	.byte	'IfxSpu_Summation_Mode_off',0,0,19
	.byte	'IfxSpu_Summation_Mode_sum',0,1,19
	.byte	'IfxSpu_Summation_Mode_sumLinP',0,2,19
	.byte	'IfxSpu_Summation_Mode_sumAnt',0,3,0,18,3,232,2,9,1,19
	.byte	'IfxSpu_Summation_DataFormat_complex',0,0,19
	.byte	'IfxSpu_Summation_DataFormat_real',0,1,0,18,3,191,3,9,1,19
	.byte	'IfxSpu_Summation_Scale_off',0,0,19
	.byte	'IfxSpu_Summation_Scale_div2',0,1,19
	.byte	'IfxSpu_Summation_Scale_div4',0,2,19
	.byte	'IfxSpu_Summation_Scale_div8',0,3,0,18,3,183,3,9,1,19
	.byte	'IfxSpu_Summation_Precision_32bit',0,0,19
	.byte	'IfxSpu_Summation_Precision_16bit',0,1,0,17,3,244,4,9,12,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,0,13
	.byte	'mode',0
	.word	21469
	.byte	1,2,35,4,13
	.byte	'dataFormat',0
	.word	21595
	.byte	1,2,35,5,13
	.byte	'antennaeToUse',0
	.word	396
	.byte	1,2,35,6,13
	.byte	'shift',0
	.word	21675
	.byte	1,2,35,7,13
	.byte	'precision',0
	.word	21801
	.byte	1,2,35,8,0,20
	.word	21878
.L778:
	.byte	3
	.word	21997
	.byte	20
	.word	7113
.L796:
	.byte	3
	.word	22007
	.byte	14
	.word	7113
.L799:
	.byte	3
	.word	22017
	.byte	17,3,153,6,9,6,13
	.byte	'enabled',0
	.word	396
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7113
	.byte	4,2,35,2,0,20
	.word	22027
.L805:
	.byte	3
	.word	22072
.L824:
	.byte	7
	.byte	'long int',0,4,5,7
	.byte	'short int',0,2,5,29
	.byte	'__wchar_t',0,7,1,1
	.word	22094
	.byte	29
	.byte	'__size_t',0,7,1,1
	.word	413
	.byte	29
	.byte	'__ptrdiff_t',0,7,1,1
	.word	429
	.byte	30,1,3
	.word	22162
	.byte	29
	.byte	'__codeptr',0,7,1,1
	.word	22164
	.byte	29
	.byte	'boolean',0,8,104,29
	.word	396
	.byte	29
	.byte	'uint8',0,8,108,29
	.word	396
	.byte	29
	.byte	'uint16',0,8,112,29
	.word	436
	.byte	29
	.byte	'uint32',0,8,116,29
	.word	7113
	.byte	29
	.byte	'uint64',0,8,121,29
	.word	278
	.byte	29
	.byte	'sint16',0,8,129,1,29
	.word	22094
	.byte	29
	.byte	'sint32',0,8,134,1,29
	.word	22082
	.byte	7
	.byte	'long long int',0,8,5,29
	.byte	'sint64',0,8,141,1,29
	.word	22294
	.byte	29
	.byte	'float32',0,8,170,1,29
	.word	224
	.byte	29
	.byte	'pvoid',0,9,54,28
	.word	310
	.byte	29
	.byte	'Ifx_TickTime',0,9,76,28
	.word	22294
	.byte	14
	.word	304
	.byte	3
	.word	22379
	.byte	17,9,140,1,9,8,13
	.byte	'module',0
	.word	22384
	.byte	4,2,35,0,13
	.byte	'index',0
	.word	22082
	.byte	4,2,35,4,0,29
	.byte	'IfxModule_IndexMap',0,9,144,1,3
	.word	22389
	.byte	29
	.byte	'Ifx_UReg_8Bit',0,10,96,24
	.word	396
	.byte	29
	.byte	'Ifx_UReg_32Bit',0,10,98,24
	.word	413
	.byte	29
	.byte	'Ifx_SReg_32Bit',0,10,101,24
	.word	429
	.byte	29
	.byte	'Ifx_SPU_ACCEN0_Bits',0,4,102,3
	.word	12665
	.byte	29
	.byte	'Ifx_SPU_ACCEN1_Bits',0,4,108,3
	.word	13234
	.byte	29
	.byte	'Ifx_SPU_ACFG2_Bits',0,4,114,3
	.word	7025
	.byte	29
	.byte	'Ifx_SPU_BE_ANTOFST_Bits',0,4,121,3
	.word	2738
	.byte	29
	.byte	'Ifx_SPU_BE_CFARCTRL_Bits',0,4,132,1,3
	.word	4131
	.byte	29
	.byte	'Ifx_SPU_BE_LDR_CONF_Bits',0,4,145,1,3
	.word	2382
	.byte	29
	.byte	'Ifx_SPU_BE_LDR_CONF2_Bits',0,4,154,1,3
	.word	2591
	.byte	29
	.byte	'Ifx_SPU_BE_NCICTRL_Bits',0,4,164,1,3
	.word	3515
	.byte	29
	.byte	'Ifx_SPU_BE_ODP_CONF_Bits',0,4,178,1,3
	.word	3292
	.byte	29
	.byte	'Ifx_SPU_BE_PWRCTRL_Bits',0,4,186,1,3
	.word	4006
	.byte	29
	.byte	'Ifx_SPU_BE_PWRSUM_Bits',0,4,195,1,3
	.word	3858
	.byte	29
	.byte	'Ifx_SPU_BE_SBCTRL_Bits',0,4,203,1,3
	.word	4313
	.byte	29
	.byte	'Ifx_SPU_BE_SUMCTRL_Bits',0,4,214,1,3
	.word	3675
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_ACFG_Bits',0,4,220,1,3
	.word	3195
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_CONF_Bits',0,4,233,1,3
	.word	2866
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_CONF2_Bits',0,4,240,1,3
	.word	3088
	.byte	29
	.byte	'Ifx_SPU_BINREJCTRL_Bits',0,4,250,1,3
	.word	6693
	.byte	29
	.byte	'Ifx_SPU_BIN_REJ_Bits',0,4,159,2,3
	.word	4705
	.byte	29
	.byte	'Ifx_SPU_BRCNT_Bits',0,4,166,2,3
	.word	10810
	.byte	29
	.byte	'Ifx_SPU_CFARCNT_Bits',0,4,173,2,3
	.word	10915
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG1_Bits',0,4,185,2,3
	.word	5935
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG2_Bits',0,4,196,2,3
	.word	6143
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG3_Bits',0,4,203,2,3
	.word	6332
	.byte	29
	.byte	'Ifx_SPU_CLC_Bits',0,4,213,2,3
	.word	8478
	.byte	29
	.byte	'Ifx_SPU_CNTCLR_Bits',0,4,223,2,3
	.word	11138
	.byte	29
	.byte	'Ifx_SPU_CRC_CTRL_Bits',0,4,229,2,3
	.word	12349
	.byte	29
	.byte	'Ifx_SPU_CRC_DATA_Bits',0,4,235,2,3
	.word	12245
	.byte	29
	.byte	'Ifx_SPU_CTRL_Bits',0,4,249,2,3
	.word	7217
	.byte	29
	.byte	'Ifx_SPU_DPASS_CONF_Bits',0,4,131,3,3
	.word	2221
	.byte	29
	.byte	'Ifx_SPU_FFTRCNT_Bits',0,4,138,3,3
	.word	10490
	.byte	29
	.byte	'Ifx_SPU_FFTWCNT_Bits',0,4,145,3,3
	.word	10383
	.byte	29
	.byte	'Ifx_SPU_IBMCNT_Bits',0,4,152,3,3
	.word	10171
	.byte	29
	.byte	'Ifx_SPU_IDMCNT_Bits',0,4,159,3,3
	.word	10065
	.byte	29
	.byte	'Ifx_SPU_ID_CONF_Bits',0,4,172,3,3
	.word	458
	.byte	29
	.byte	'Ifx_SPU_ID_CONF2_Bits',0,4,182,3,3
	.word	675
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ACFG0_Bits',0,4,188,3,3
	.word	1644
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ACFG1_Bits',0,4,194,3,3
	.word	1739
	.byte	29
	.byte	'Ifx_SPU_ID_RM_BLO_Bits',0,4,201,3,3
	.word	1278
	.byte	29
	.byte	'Ifx_SPU_ID_RM_BLR_Bits',0,4,208,3,3
	.word	1535
	.byte	29
	.byte	'Ifx_SPU_ID_RM_CONF_Bits',0,4,221,3,3
	.word	844
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ILO_Bits',0,4,228,3,3
	.word	1060
	.byte	29
	.byte	'Ifx_SPU_ID_RM_IOLR_Bits',0,4,237,3,3
	.word	1387
	.byte	29
	.byte	'Ifx_SPU_ID_RM_OLO_Bits',0,4,244,3,3
	.word	1169
	.byte	29
	.byte	'Ifx_SPU_KRST0_Bits',0,4,252,3,3
	.word	13649
	.byte	29
	.byte	'Ifx_SPU_KRST1_Bits',0,4,131,4,3
	.word	13772
	.byte	29
	.byte	'Ifx_SPU_KRSTCLR_Bits',0,4,138,4,3
	.word	13876
	.byte	29
	.byte	'Ifx_SPU_LCLMAX_Bits',0,4,149,4,3
	.word	6856
	.byte	29
	.byte	'Ifx_SPU_LDRCNT_Bits',0,4,156,4,3
	.word	10277
	.byte	29
	.byte	'Ifx_SPU_MAGAPPROX_Bits',0,4,163,4,3
	.word	5318
	.byte	29
	.byte	'Ifx_SPU_MD_BINCOUNT_Bits',0,4,171,4,3
	.word	9218
	.byte	29
	.byte	'Ifx_SPU_MD_MASK_ACCEPT_Bits',0,4,208,4,3
	.word	9352
	.byte	29
	.byte	'Ifx_SPU_MD_METADATA_Bits',0,4,217,4,3
	.word	9063
	.byte	29
	.byte	'Ifx_SPU_MODID_Bits',0,4,225,4,3
	.word	8629
	.byte	29
	.byte	'Ifx_SPU_MONITOR_Bits',0,4,241,4,3
	.word	11302
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR0_Bits',0,4,248,4,3
	.word	5422
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR1_Bits',0,4,255,4,3
	.word	5527
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR2_Bits',0,4,134,5,3
	.word	5632
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR3_Bits',0,4,141,5,3
	.word	5737
	.byte	29
	.byte	'Ifx_SPU_OCS_Bits',0,4,154,5,3
	.word	13323
	.byte	29
	.byte	'Ifx_SPU_ODA_Bits',0,4,162,5,3
	.word	13529
	.byte	29
	.byte	'Ifx_SPU_ODMACNT_Bits',0,4,169,5,3
	.word	11022
	.byte	29
	.byte	'Ifx_SPU_ODMCNT_Bits',0,4,176,5,3
	.word	10704
	.byte	29
	.byte	'Ifx_SPU_PACTR_Bits',0,4,189,5,3
	.word	2021
	.byte	29
	.byte	'Ifx_SPU_REGCRC_Bits',0,4,195,5,3
	.word	7134
	.byte	29
	.byte	'Ifx_SPU_SCALARADD_Bits',0,4,201,5,3
	.word	6512
	.byte	29
	.byte	'Ifx_SPU_SCALARMULT_Bits',0,4,207,5,3
	.word	6602
	.byte	29
	.byte	'Ifx_SPU_SMCTRL_Bits',0,4,219,5,3
	.word	11591
	.byte	29
	.byte	'Ifx_SPU_SMSTAT_Bits',0,4,231,5,3
	.word	11798
	.byte	29
	.byte	'Ifx_SPU_SMUSER_Bits',0,4,244,5,3
	.word	12011
	.byte	29
	.byte	'Ifx_SPU_STAT_Bits',0,4,131,6,3
	.word	8757
	.byte	29
	.byte	'Ifx_SPU_ULDRCNT_Bits',0,4,138,6,3
	.word	10597
	.byte	29
	.byte	'Ifx_SPU_USROTC_Bits',0,4,146,6,3
	.word	12533
	.byte	29
	.byte	'Ifx_SPU_ACCEN0',0,4,159,6,3
	.word	13194
	.byte	29
	.byte	'Ifx_SPU_ACCEN1',0,4,167,6,3
	.word	13283
	.byte	29
	.byte	'Ifx_SPU_ACFG2',0,4,175,6,3
	.word	7073
	.byte	29
	.byte	'Ifx_SPU_BE_ANTOFST',0,4,183,6,3
	.word	2817
	.byte	29
	.byte	'Ifx_SPU_BE_CFARCTRL',0,4,191,6,3
	.word	4273
	.byte	29
	.byte	'Ifx_SPU_BE_LDR_CONF',0,4,199,6,3
	.word	2551
	.byte	29
	.byte	'Ifx_SPU_BE_LDR_CONF2',0,4,207,6,3
	.word	2698
	.byte	29
	.byte	'Ifx_SPU_BE_NCICTRL',0,4,215,6,3
	.word	3635
	.byte	29
	.byte	'Ifx_SPU_BE_ODP_CONF',0,4,223,6,3
	.word	3475
	.byte	29
	.byte	'Ifx_SPU_BE_PWRCTRL',0,4,231,6,3
	.word	4091
	.byte	29
	.byte	'Ifx_SPU_BE_PWRSUM',0,4,239,6,3
	.word	3966
	.byte	29
	.byte	'Ifx_SPU_BE_SBCTRL',0,4,247,6,3
	.word	4397
	.byte	29
	.byte	'Ifx_SPU_BE_SUMCTRL',0,4,255,6,3
	.word	3818
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_ACFG',0,4,135,7,3
	.word	3252
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_CONF',0,4,143,7,3
	.word	3048
	.byte	29
	.byte	'Ifx_SPU_BE_UNLDR_CONF2',0,4,151,7,3
	.word	3155
	.byte	29
	.byte	'Ifx_SPU_BINREJCTRL',0,4,159,7,3
	.word	6816
	.byte	29
	.byte	'Ifx_SPU_BIN_REJ',0,4,167,7,3
	.word	5268
	.byte	29
	.byte	'Ifx_SPU_BRCNT',0,4,175,7,3
	.word	10875
	.byte	29
	.byte	'Ifx_SPU_CFARCNT',0,4,183,7,3
	.word	10982
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG1',0,4,191,7,3
	.word	6103
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG2',0,4,199,7,3
	.word	6292
	.byte	29
	.byte	'Ifx_SPU_CFAR_CFG3',0,4,207,7,3
	.word	6404
	.byte	29
	.byte	'Ifx_SPU_CLC',0,4,215,7,3
	.word	8589
	.byte	29
	.byte	'Ifx_SPU_CNTCLR',0,4,223,7,3
	.word	11262
	.byte	29
	.byte	'Ifx_SPU_CRC_CTRL',0,4,231,7,3
	.word	12394
	.byte	29
	.byte	'Ifx_SPU_CRC_DATA',0,4,239,7,3
	.word	12290
	.byte	29
	.byte	'Ifx_SPU_CTRL',0,4,247,7,3
	.word	7398
	.byte	29
	.byte	'Ifx_SPU_DPASS_CONF',0,4,255,7,3
	.word	2342
	.byte	29
	.byte	'Ifx_SPU_FFTRCNT',0,4,135,8,3
	.word	10557
	.byte	29
	.byte	'Ifx_SPU_FFTWCNT',0,4,143,8,3
	.word	10450
	.byte	29
	.byte	'Ifx_SPU_IBMCNT',0,4,151,8,3
	.word	10237
	.byte	29
	.byte	'Ifx_SPU_IDMCNT',0,4,159,8,3
	.word	10131
	.byte	29
	.byte	'Ifx_SPU_ID_CONF',0,4,167,8,3
	.word	635
	.byte	29
	.byte	'Ifx_SPU_ID_CONF2',0,4,175,8,3
	.word	804
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ACFG0',0,4,183,8,3
	.word	1699
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ACFG1',0,4,191,8,3
	.word	1794
	.byte	29
	.byte	'Ifx_SPU_ID_RM_BLO',0,4,199,8,3
	.word	1347
	.byte	29
	.byte	'Ifx_SPU_ID_RM_BLR',0,4,207,8,3
	.word	1604
	.byte	29
	.byte	'Ifx_SPU_ID_RM_CONF',0,4,215,8,3
	.word	1020
	.byte	29
	.byte	'Ifx_SPU_ID_RM_ILO',0,4,223,8,3
	.word	1129
	.byte	29
	.byte	'Ifx_SPU_ID_RM_IOLR',0,4,231,8,3
	.word	1495
	.byte	29
	.byte	'Ifx_SPU_ID_RM_OLO',0,4,239,8,3
	.word	1238
	.byte	29
	.byte	'Ifx_SPU_KRST0',0,4,247,8,3
	.word	13732
	.byte	29
	.byte	'Ifx_SPU_KRST1',0,4,255,8,3
	.word	13836
	.byte	29
	.byte	'Ifx_SPU_KRSTCLR',0,4,135,9,3
	.word	13942
	.byte	29
	.byte	'Ifx_SPU_LCLMAX',0,4,143,9,3
	.word	6985
	.byte	29
	.byte	'Ifx_SPU_LDRCNT',0,4,151,9,3
	.word	10343
	.byte	29
	.byte	'Ifx_SPU_MAGAPPROX',0,4,159,9,3
	.word	5382
	.byte	29
	.byte	'Ifx_SPU_MD_BINCOUNT',0,4,167,9,3
	.word	9312
	.byte	29
	.byte	'Ifx_SPU_MD_MASK_ACCEPT',0,4,175,9,3
	.word	9922
	.byte	29
	.byte	'Ifx_SPU_MD_METADATA',0,4,183,9,3
	.word	9178
	.byte	29
	.byte	'Ifx_SPU_MODID',0,4,191,9,3
	.word	8717
	.byte	29
	.byte	'Ifx_SPU_MONITOR',0,4,199,9,3
	.word	11551
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR0',0,4,207,9,3
	.word	5487
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR1',0,4,215,9,3
	.word	5592
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR2',0,4,223,9,3
	.word	5697
	.byte	29
	.byte	'Ifx_SPU_NCI_SCALAR3',0,4,231,9,3
	.word	5802
	.byte	29
	.byte	'Ifx_SPU_OCS',0,4,239,9,3
	.word	13489
	.byte	29
	.byte	'Ifx_SPU_ODA',0,4,247,9,3
	.word	13609
	.byte	29
	.byte	'Ifx_SPU_ODMACNT',0,4,255,9,3
	.word	11089
	.byte	29
	.byte	'Ifx_SPU_ODMCNT',0,4,135,10,3
	.word	10770
	.byte	29
	.byte	'Ifx_SPU_PACTR',0,4,143,10,3
	.word	2181
	.byte	29
	.byte	'Ifx_SPU_REGCRC',0,4,151,10,3
	.word	7177
	.byte	29
	.byte	'Ifx_SPU_SCALARADD',0,4,159,10,3
	.word	6562
	.byte	29
	.byte	'Ifx_SPU_SCALARMULT',0,4,167,10,3
	.word	6653
	.byte	29
	.byte	'Ifx_SPU_SMCTRL',0,4,175,10,3
	.word	11758
	.byte	29
	.byte	'Ifx_SPU_SMSTAT',0,4,183,10,3
	.word	11971
	.byte	29
	.byte	'Ifx_SPU_SMUSER',0,4,191,10,3
	.word	12205
	.byte	29
	.byte	'Ifx_SPU_STAT',0,4,199,10,3
	.word	8967
	.byte	29
	.byte	'Ifx_SPU_ULDRCNT',0,4,207,10,3
	.word	10664
	.byte	29
	.byte	'Ifx_SPU_USROTC',0,4,215,10,3
	.word	12625
	.byte	14
	.word	1834
	.byte	29
	.byte	'Ifx_SPU_ID',0,4,239,10,3
	.word	26647
	.byte	14
	.word	4437
	.byte	29
	.byte	'Ifx_SPU_BE',0,4,141,11,3
	.word	26672
	.byte	14
	.word	5842
	.byte	29
	.byte	'Ifx_SPU_NCI',0,4,162,11,3
	.word	26697
	.byte	14
	.word	6444
	.byte	29
	.byte	'Ifx_SPU_CFAR',0,4,182,11,3
	.word	26723
	.byte	14
	.word	9972
	.byte	29
	.byte	'Ifx_SPU_MD',0,4,202,11,3
	.word	26750
	.byte	14
	.word	12443
	.byte	29
	.byte	'Ifx_SPU_CRC',0,4,222,11,3
	.word	26775
	.byte	14
	.word	13982
	.byte	29
	.byte	'Ifx_SPU',0,4,158,12,3
	.word	26801
	.byte	29
	.byte	'IfxSpu_Index',0,6,109,3
	.word	14812
	.byte	15,16
	.word	22389
	.byte	16,1,0,20
	.word	26844
	.byte	31
	.byte	'IfxSpu_cfg_indexMap',0,6,117,41
	.word	26853
	.byte	1,1,18,11,162,11,9,1,19
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,19
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,19
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,29
	.byte	'IfxScu_WDTCON1_IR',0,11,167,11,3
	.word	26888
	.byte	10
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,12,68,16,4,11
	.byte	'EN0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN00_Bits',0,12,102,3
	.word	27010
	.byte	10
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,12,105,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01_Bits',0,12,108,3
	.word	27569
	.byte	10
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,12,111,16,4,11
	.byte	'EN0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN10_Bits',0,12,145,1,3
	.word	27648
	.byte	10
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,12,148,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11_Bits',0,12,151,1,3
	.word	28208
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,12,154,1,16,4,11
	.byte	'STM0DIS',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'STM3DIS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'STM4DIS',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'STM5DIS',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,12,164,1,3
	.word	28289
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,12,167,1,16,4,11
	.byte	'STMDIV',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	396
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	396
	.byte	4,4,2,35,2,11
	.byte	'BBBDIV',0,1
	.word	396
	.byte	4,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	396
	.byte	2,6,2,35,3,11
	.byte	'FSI2DIV',0,1
	.word	396
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	396
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON0_Bits',0,12,181,1,3
	.word	28506
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,12,184,1,16,4,11
	.byte	'MCANDIV',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'CLKSELMCAN',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PLL1DIVDIS',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'I2CDIV',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'MSCDIV',0,1
	.word	396
	.byte	4,4,2,35,2,11
	.byte	'CLKSELMSC',0,1
	.word	396
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	396
	.byte	2,0,2,35,2,11
	.byte	'QSPIDIV',0,1
	.word	396
	.byte	4,4,2,35,3,11
	.byte	'CLKSELQSPI',0,1
	.word	396
	.byte	2,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON1_Bits',0,12,199,1,3
	.word	28779
	.byte	10
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,12,202,1,16,4,11
	.byte	'CPU4DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10_Bits',0,12,206,1,3
	.word	29105
	.byte	10
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,12,209,1,16,4,11
	.byte	'CPU5DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11_Bits',0,12,213,1,3
	.word	29207
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,12,216,1,16,4,11
	.byte	'ASCLINFDIV',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'ASCLINSDIV',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'CLKSELASCLINS',0,1
	.word	396
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,4
	.word	413
	.byte	10,8,2,35,0,11
	.byte	'EBUPERON',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'ERAYPERON',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'HSPDMPERON',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON2_Bits',0,12,228,1,3
	.word	29309
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,12,231,1,16,4,11
	.byte	'PLL0MONEN',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PLL1MONEN',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'PLL2MONEN',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'SPBMONEN',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'BACKMONEN',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	396
	.byte	3,0,2,35,0,11
	.byte	'PLL0MONTST',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'PLL1MONTST',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'PLL2MONTST',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'SPBMONTST',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'BACKMONTST',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	413
	.byte	11,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	6,2,2,35,3,11
	.byte	'UP',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON3_Bits',0,12,248,1,3
	.word	29583
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,12,251,1,16,4,11
	.byte	'LOTHR',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'UPTHR',0,4
	.word	413
	.byte	12,8,2,35,0,11
	.byte	'MONEN',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'MONTST',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	4,2,2,35,3,11
	.byte	'UP',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON4_Bits',0,12,132,2,3
	.word	29952
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,12,135,2,16,4,11
	.byte	'GETHDIV',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'MCANHDIV',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'ADASDIV',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	18,2,2,35,0,11
	.byte	'UP',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON5_Bits',0,12,143,2,3
	.word	30132
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,12,146,2,16,4,11
	.byte	'CPU0DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6_Bits',0,12,150,2,3
	.word	30301
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,12,153,2,16,4,11
	.byte	'CPU1DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7_Bits',0,12,157,2,3
	.word	30401
	.byte	10
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,12,160,2,16,4,11
	.byte	'CPU2DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8_Bits',0,12,164,2,3
	.word	30501
	.byte	10
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,12,167,2,16,4,11
	.byte	'CPU3DIV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9_Bits',0,12,171,2,3
	.word	30601
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,12,174,2,16,4,11
	.byte	'CHREV',0,1
	.word	396
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'CHPK',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'CHID',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'EEA',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	396
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	396
	.byte	4,4,2,35,3,11
	.byte	'VART',0,1
	.word	396
	.byte	3,1,2,35,3,11
	.byte	'SEC',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CHIPID_Bits',0,12,185,2,3
	.word	30701
	.byte	10
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,12,188,2,16,4,11
	.byte	'LOWER',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'BGPOK',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'EN',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'LLU',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	436
	.byte	12,4,2,35,2,11
	.byte	'INTEN',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'INT',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,12,200,2,3
	.word	30904
	.byte	10
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,12,203,2,16,4,11
	.byte	'RESULT',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,12,207,2,3
	.word	31136
	.byte	7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_EICON0_Bits',0,12,210,2,16,4,11
	.byte	'reserved_0',0,4
	.word	31238
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	31238
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	31238
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31238
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0_Bits',0,12,216,2,3
	.word	31254
	.byte	10
	.byte	'_Ifx_SCU_EICON1_Bits',0,12,219,2,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1_Bits',0,12,228,2,3
	.word	31382
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,12,231,2,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	396
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	396
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	413
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	396
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	396
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EICR_Bits',0,12,250,2,3
	.word	31571
	.byte	10
	.byte	'_Ifx_SCU_EIFILT_Bits',0,12,253,2,16,4,11
	.byte	'FILRQ0A',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'FILRQ5A',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'FILRQ2A',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'FILRQ3A',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'FILRQ0C',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'FILRQ1C',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'FILRQ3C',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'FILRQ2C',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'FILRQ4A',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'FILRQ6A',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'FILRQ1A',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'FILRQ7A',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'FILRQ6D',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'FILRQ4D',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'FILRQ2B',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'FILRQ3B',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'FILRQ7C',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	396
	.byte	7,0,2,35,2,11
	.byte	'FILTDIV',0,1
	.word	396
	.byte	4,4,2,35,3,11
	.byte	'DEPTH',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EIFILT_Bits',0,12,147,3,3
	.word	31935
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,12,150,3,16,4,11
	.byte	'INTF0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR_Bits',0,12,161,3,3
	.word	32374
	.byte	10
	.byte	'_Ifx_SCU_EISR_Bits',0,12,164,3,16,4,11
	.byte	'AE',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_EISR_Bits',0,12,174,3,3
	.word	32585
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,12,177,3,16,4,11
	.byte	'POL',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	436
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	436
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_EMSR_Bits',0,12,187,3,3
	.word	32761
	.byte	10
	.byte	'_Ifx_SCU_EMSSW_Bits',0,12,190,3,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'EMSFM',0,1
	.word	396
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	396
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EMSSW_Bits',0,12,196,3,3
	.word	32955
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,199,3,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	436
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	413
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,204,3,3
	.word	33090
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,12,207,3,16,4,11
	.byte	'ARI',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG_Bits',0,12,212,3,3
	.word	33226
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,12,215,3,16,4,11
	.byte	'EN0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	396
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	396
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	396
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	396
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_EXTCON_Bits',0,12,226,3,3
	.word	33337
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,12,229,3,16,4,11
	.byte	'STEP',0,2
	.word	436
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	396
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	396
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	436
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_FDR_Bits',0,12,237,3,3
	.word	33555
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,12,240,3,16,4,11
	.byte	'FS0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	396
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_FMR_Bits',0,12,132,4,3
	.word	33718
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,12,135,4,16,4,11
	.byte	'MODREV',0,1
	.word	396
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	396
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_ID_Bits',0,12,140,4,3
	.word	34054
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,12,143,4,16,4,11
	.byte	'IPEN00',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	396
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	396
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	396
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	396
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_IGCR_Bits',0,12,167,4,3
	.word	34161
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,12,170,4,16,4,11
	.byte	'P0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_IN_Bits',0,12,175,4,3
	.word	34613
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,12,178,4,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	396
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_IOCR_Bits',0,12,185,4,3
	.word	34712
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,12,188,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'LBISTRES',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,4
	.word	413
	.byte	18,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	8,4,2,35,2,11
	.byte	'LBISTDONE',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'LBISTERRINJ',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'LBISTREQRED',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,12,198,4,3
	.word	34862
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,12,201,4,16,4,11
	.byte	'SEED',0,4
	.word	413
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	5,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	396
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,12,208,4,3
	.word	35100
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,12,211,4,16,4,11
	.byte	'LENGTH',0,2
	.word	436
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,12,215,4,3
	.word	35261
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,12,218,4,16,4,11
	.byte	'SIGNATURE',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,12,221,4,3
	.word	35367
	.byte	10
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,12,224,4,16,4,11
	.byte	'LS2',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	436
	.byte	14,1,2,35,0,11
	.byte	'LSEN2',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'LS0',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	436
	.byte	14,1,2,35,2,11
	.byte	'LSEN0',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON0_Bits',0,12,232,4,3
	.word	35453
	.byte	10
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,12,235,4,16,4,11
	.byte	'LS3',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	436
	.byte	14,1,2,35,0,11
	.byte	'LSEN3',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'LS1',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	436
	.byte	14,1,2,35,2,11
	.byte	'LSEN1',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON1_Bits',0,12,243,4,3
	.word	35621
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,12,246,4,16,4,11
	.byte	'LCLT0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'LCLT2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'LCLT3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'LCLT4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'LCLT5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'PLCLT0',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'PLCLT1',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'PLCLT2',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'PLCLT3',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'PLCLT4',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'PLCLT5',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	436
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_LCLTEST_Bits',0,12,134,5,3
	.word	35789
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,12,137,5,16,4,11
	.byte	'DEPT',0,1
	.word	396
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	436
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_MANID_Bits',0,12,142,5,3
	.word	36103
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,12,145,5,16,4,11
	.byte	'PS0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	436
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	436
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_OMR_Bits',0,12,153,5,3
	.word	36214
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,12,156,5,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	396
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	396
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'HYSEN',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'HYSCTL',0,1
	.word	396
	.byte	2,4,2,35,1,11
	.byte	'AMPCTL',0,1
	.word	396
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	396
	.byte	2,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	396
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	396
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_OSCCON_Bits',0,12,177,5,3
	.word	36372
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,12,180,5,16,4,11
	.byte	'P0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_OUT_Bits',0,12,185,5,3
	.word	36783
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,12,188,5,16,4,11
	.byte	'CSEL0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'CSEL3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'CSEL4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'CSEL5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_OVCCON_Bits',0,12,204,5,3
	.word	36884
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,12,207,5,16,4,11
	.byte	'OVEN0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'OVEN3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'OVEN4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'OVEN5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,12,216,5,3
	.word	37202
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,12,219,5,16,4,11
	.byte	'PDIS0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC_Bits',0,12,224,5,3
	.word	37389
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,12,227,5,16,4,11
	.byte	'PD0',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'PL0',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'PD1',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'PL1',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDR_Bits',0,12,234,5,3
	.word	37500
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,12,237,5,16,4,11
	.byte	'PDR0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR_Bits',0,12,248,5,3
	.word	37633
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,12,251,5,16,4,11
	.byte	'DIVBY',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	436
	.byte	8,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	396
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	5,0,2,35,3,0,29
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,12,134,6,3
	.word	37836
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,12,137,6,16,4,11
	.byte	'K2DIV',0,1
	.word	396
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	396
	.byte	5,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,12,143,6,3
	.word	38076
	.byte	10
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,12,146,6,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'K3RDY',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	413
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,12,156,6,3
	.word	38220
	.byte	10
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,12,159,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0_Bits',0,12,165,6,3
	.word	38442
	.byte	10
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,12,168,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1_Bits',0,12,174,6,3
	.word	38578
	.byte	10
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,12,177,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2_Bits',0,12,183,6,3
	.word	38714
	.byte	10
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,12,186,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3_Bits',0,12,192,6,3
	.word	38850
	.byte	10
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,12,195,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4_Bits',0,12,201,6,3
	.word	38986
	.byte	10
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,12,204,6,16,4,11
	.byte	'REQSLP',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5_Bits',0,12,210,6,3
	.word	39122
	.byte	10
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,12,213,6,16,4,11
	.byte	'CPU0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'CPU1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'CPU2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'CPU3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'CPU4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'CPU5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'CPU0LS',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'CPU1LS',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'CPU2LS',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'CPU3LS',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	436
	.byte	12,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,12,227,6,3
	.word	39258
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,12,230,6,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	8,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	396
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	413
	.byte	11,8,2,35,0,11
	.byte	'CPUSEL',0,1
	.word	396
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	396
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,12,241,6,3
	.word	39530
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,12,244,6,16,4,11
	.byte	'LJTEN',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'LJTOVEN',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'LJTOVIEN',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'LJTSTRT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'LJTSTP',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'LJTCLR',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	6,4,2,35,0,11
	.byte	'SDSTEP',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'VDTEN',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'VDTOVEN',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'VDTOVIEN',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'VDTSTRT',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'VDTSTP',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'VDTCLR',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	436
	.byte	7,3,2,35,2,11
	.byte	'LPSLPEN',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	396
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,12,135,7,3
	.word	39775
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,12,138,7,16,4,11
	.byte	'LJTCV',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'VDTCV',0,2
	.word	436
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,12,143,7,3
	.word	40163
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,12,146,7,16,4,11
	.byte	'LDJMPREQ',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'LJTRUN',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'LJTOV',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	396
	.byte	3,4,2,35,1,11
	.byte	'LJTOVCLR',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	396
	.byte	3,0,2,35,1,11
	.byte	'LJTCNT',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,12,157,7,3
	.word	40281
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,12,160,7,16,4,11
	.byte	'VDROOPREQ',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'VDTRUN',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'VDTOV',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	396
	.byte	3,4,2,35,1,11
	.byte	'VDTOVCLR',0,1
	.word	396
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	396
	.byte	3,0,2,35,1,11
	.byte	'VDTCNT',0,2
	.word	436
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	396
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,12,172,7,3
	.word	40524
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,12,175,7,16,4,11
	.byte	'ESR0',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	396
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	396
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	396
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	396
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	396
	.byte	2,0,2,35,1,11
	.byte	'STM3',0,1
	.word	396
	.byte	2,6,2,35,2,11
	.byte	'STM4',0,1
	.word	396
	.byte	2,4,2,35,2,11
	.byte	'STM5',0,1
	.word	396
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	436
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON_Bits',0,12,189,7,3
	.word	40791
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,12,192,7,16,4,11
	.byte	'FRTO',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'CSSX',0,2
	.word	436
	.byte	6,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON2_Bits',0,12,206,7,3
	.word	41050
	.byte	10
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,12,209,7,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3_Bits',0,12,212,7,3
	.word	41355
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,12,215,7,16,4,11
	.byte	'ESR0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'STM3',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'STM4',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'STM5',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	396
	.byte	5,0,2,35,1,11
	.byte	'PORST',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'EVRC',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'HSMS',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'HSMA',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	396
	.byte	1,3,2,35,3,11
	.byte	'LBPORST',0,1
	.word	396
	.byte	1,2,2,35,3,11
	.byte	'LBTERM',0,1
	.word	396
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	396
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,12,245,7,3
	.word	41436
	.byte	10
	.byte	'_Ifx_SCU_SEICON0_Bits',0,12,248,7,16,4,11
	.byte	'reserved_0',0,4
	.word	31238
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	31238
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	31238
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31238
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0_Bits',0,12,254,7,3
	.word	41985
	.byte	10
	.byte	'_Ifx_SCU_SEICON1_Bits',0,12,129,8,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1_Bits',0,12,138,8,3
	.word	42115
	.byte	10
	.byte	'_Ifx_SCU_SEISR_Bits',0,12,141,8,16,4,11
	.byte	'AE',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	436
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SEISR_Bits',0,12,151,8,3
	.word	42306
	.byte	10
	.byte	'_Ifx_SCU_STCON_Bits',0,12,154,8,16,4,11
	.byte	'reserved_0',0,2
	.word	436
	.byte	13,3,2,35,0,11
	.byte	'SFCBAE',0,1
	.word	396
	.byte	1,2,2,35,1,11
	.byte	'CFCBAE',0,1
	.word	396
	.byte	1,1,2,35,1,11
	.byte	'STP',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_STCON_Bits',0,12,161,8,3
	.word	42484
	.byte	10
	.byte	'_Ifx_SCU_STMEM1_Bits',0,12,164,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1_Bits',0,12,167,8,3
	.word	42635
	.byte	10
	.byte	'_Ifx_SCU_STMEM2_Bits',0,12,170,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2_Bits',0,12,173,8,3
	.word	42707
	.byte	10
	.byte	'_Ifx_SCU_STMEM3_Bits',0,12,176,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3_Bits',0,12,179,8,3
	.word	42779
	.byte	10
	.byte	'_Ifx_SCU_STMEM4_Bits',0,12,182,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4_Bits',0,12,185,8,3
	.word	42851
	.byte	10
	.byte	'_Ifx_SCU_STMEM5_Bits',0,12,188,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5_Bits',0,12,191,8,3
	.word	42923
	.byte	10
	.byte	'_Ifx_SCU_STMEM6_Bits',0,12,194,8,16,4,11
	.byte	'MEM',0,4
	.word	413
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6_Bits',0,12,197,8,3
	.word	42995
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,12,200,8,16,4,11
	.byte	'HWCFG',0,1
	.word	396
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	396
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	396
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	396
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	396
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	396
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	396
	.byte	1,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	396
	.byte	3,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_STSTAT_Bits',0,12,216,8,3
	.word	43067
	.byte	10
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,12,219,8,16,4,11
	.byte	'ADDRCFG',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'SPARE',0,2
	.word	436
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,12,224,8,3
	.word	43396
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,12,227,8,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	396
	.byte	6,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	396
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,12,234,8,3
	.word	43516
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,12,237,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	396
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'DDC',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSCON_Bits',0,12,249,8,3
	.word	43686
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,12,252,8,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	2,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	436
	.byte	6,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	396
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	396
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	396
	.byte	3,2,2,35,3,11
	.byte	'INSEL',0,1
	.word	396
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,12,137,9,3
	.word	43949
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,12,140,9,16,4,11
	.byte	'K2DIV',0,1
	.word	396
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	413
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,12,144,9,3
	.word	44228
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,12,147,9,16,4,11
	.byte	'MODCFG',0,2
	.word	436
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,12,151,9,3
	.word	44332
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,12,154,9,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	396
	.byte	2,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,12,164,9,3
	.word	44438
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,12,167,9,16,4,11
	.byte	'ESR0T',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,12,174,9,3
	.word	44661
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,12,177,9,16,4,11
	.byte	'CPU0ESR0T',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'CPU0ESR1T',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'CPU0TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'CPU0SMUT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'CPU1ESR0T',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'CPU1ESR1T',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'CPU1TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'CPU1SMUT',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'CPU2ESR0T',0,1
	.word	396
	.byte	1,7,2,35,2,11
	.byte	'CPU2ESR1T',0,1
	.word	396
	.byte	1,6,2,35,2,11
	.byte	'CPU2TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,2,11
	.byte	'CPU2SMUT',0,1
	.word	396
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	396
	.byte	4,0,2,35,2,11
	.byte	'CPU3ESR0T',0,1
	.word	396
	.byte	1,7,2,35,3,11
	.byte	'CPU3ESR1T',0,1
	.word	396
	.byte	1,6,2,35,3,11
	.byte	'CPU3TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,3,11
	.byte	'CPU3SMUT',0,1
	.word	396
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	396
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,12,199,9,3
	.word	44809
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,12,202,9,16,4,11
	.byte	'CPU4ESR0T',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'CPU4ESR1T',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'CPU4TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'CPU4SMUT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	4,0,2,35,0,11
	.byte	'CPU5ESR0T',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'CPU5ESR1T',0,1
	.word	396
	.byte	1,6,2,35,1,11
	.byte	'CPU5TRAP2T',0,1
	.word	396
	.byte	1,5,2,35,1,11
	.byte	'CPU5SMUT',0,1
	.word	396
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	396
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,12,215,9,3
	.word	45297
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,12,218,9,16,4,11
	.byte	'ESR0T',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET_Bits',0,12,225,9,3
	.word	45594
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,12,228,9,16,4,11
	.byte	'ESR0T',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,12,235,9,3
	.word	45742
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,12,238,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	31238
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	31238
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	31238
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31238
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,12,244,9,3
	.word	45892
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,12,247,9,16,4,11
	.byte	'reserved_0',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,12,132,10,3
	.word	46022
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,12,135,10,16,4,11
	.byte	'AE',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,12,148,10,3
	.word	46282
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,12,151,10,16,4,11
	.byte	'ENDINIT',0,4
	.word	31238
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	31238
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	31238
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31238
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,12,157,10,3
	.word	46505
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,12,160,10,16,4,11
	.byte	'CLRIRF',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,12,173,10,3
	.word	46631
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,12,176,10,16,4,11
	.byte	'AE',0,1
	.word	396
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	396
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	396
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	396
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	396
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	396
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	396
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	396
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	396
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	396
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	436
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,12,189,10,3
	.word	46883
	.byte	12,12,197,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27010
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN00',0,12,202,10,3
	.word	47102
	.byte	12,12,205,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27569
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01',0,12,210,10,3
	.word	47167
	.byte	12,12,213,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27648
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN10',0,12,218,10,3
	.word	47232
	.byte	12,12,221,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28208
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11',0,12,226,10,3
	.word	47297
	.byte	12,12,229,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28289
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS',0,12,234,10,3
	.word	47362
	.byte	12,12,237,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28506
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON0',0,12,242,10,3
	.word	47427
	.byte	12,12,245,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28779
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON1',0,12,250,10,3
	.word	47492
	.byte	12,12,253,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29105
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10',0,12,130,11,3
	.word	47557
	.byte	12,12,133,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29207
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11',0,12,138,11,3
	.word	47623
	.byte	12,12,141,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29309
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON2',0,12,146,11,3
	.word	47689
	.byte	12,12,149,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29583
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON3',0,12,154,11,3
	.word	47754
	.byte	12,12,157,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29952
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON4',0,12,162,11,3
	.word	47819
	.byte	12,12,165,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30132
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON5',0,12,170,11,3
	.word	47884
	.byte	12,12,173,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30301
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6',0,12,178,11,3
	.word	47949
	.byte	12,12,181,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30401
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7',0,12,186,11,3
	.word	48014
	.byte	12,12,189,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30501
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8',0,12,194,11,3
	.word	48079
	.byte	12,12,197,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30601
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9',0,12,202,11,3
	.word	48144
	.byte	12,12,205,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30701
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CHIPID',0,12,210,11,3
	.word	48209
	.byte	12,12,213,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30904
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCLIM',0,12,218,11,3
	.word	48273
	.byte	12,12,221,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31136
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT',0,12,226,11,3
	.word	48338
	.byte	12,12,229,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31254
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0',0,12,234,11,3
	.word	48404
	.byte	12,12,237,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31382
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1',0,12,242,11,3
	.word	48468
	.byte	12,12,245,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31571
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICR',0,12,250,11,3
	.word	48532
	.byte	12,12,253,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31935
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFILT',0,12,130,12,3
	.word	48594
	.byte	12,12,133,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32374
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR',0,12,138,12,3
	.word	48658
	.byte	12,12,141,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32585
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EISR',0,12,146,12,3
	.word	48720
	.byte	12,12,149,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32761
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSR',0,12,154,12,3
	.word	48782
	.byte	12,12,157,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32955
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSSW',0,12,162,12,3
	.word	48844
	.byte	12,12,165,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33090
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,12,170,12,3
	.word	48907
	.byte	12,12,173,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33226
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG',0,12,178,12,3
	.word	48980
	.byte	12,12,181,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33337
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EXTCON',0,12,186,12,3
	.word	49045
	.byte	12,12,189,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33555
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FDR',0,12,194,12,3
	.word	49109
	.byte	12,12,197,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33718
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FMR',0,12,202,12,3
	.word	49170
	.byte	12,12,205,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34054
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ID',0,12,210,12,3
	.word	49231
	.byte	12,12,213,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34161
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IGCR',0,12,218,12,3
	.word	49291
	.byte	12,12,221,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34613
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IN',0,12,226,12,3
	.word	49353
	.byte	12,12,229,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34712
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IOCR',0,12,234,12,3
	.word	49413
	.byte	12,12,237,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34862
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL0',0,12,242,12,3
	.word	49475
	.byte	12,12,245,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35100
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL1',0,12,250,12,3
	.word	49543
	.byte	12,12,253,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35261
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2',0,12,130,13,3
	.word	49611
	.byte	12,12,133,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35367
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3',0,12,138,13,3
	.word	49679
	.byte	12,12,141,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35453
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON0',0,12,146,13,3
	.word	49747
	.byte	12,12,149,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35621
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON1',0,12,154,13,3
	.word	49812
	.byte	12,12,157,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35789
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST',0,12,162,13,3
	.word	49877
	.byte	12,12,165,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36103
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_MANID',0,12,170,13,3
	.word	49942
	.byte	12,12,173,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36214
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OMR',0,12,178,13,3
	.word	50005
	.byte	12,12,181,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36372
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OSCCON',0,12,186,13,3
	.word	50066
	.byte	12,12,189,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36783
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OUT',0,12,194,13,3
	.word	50130
	.byte	12,12,197,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36884
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCCON',0,12,202,13,3
	.word	50191
	.byte	12,12,205,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37202
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE',0,12,210,13,3
	.word	50255
	.byte	12,12,213,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37389
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC',0,12,218,13,3
	.word	50322
	.byte	12,12,221,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37500
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDR',0,12,226,13,3
	.word	50385
	.byte	12,12,229,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37633
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR',0,12,234,13,3
	.word	50446
	.byte	12,12,237,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37836
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON0',0,12,242,13,3
	.word	50508
	.byte	12,12,245,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38076
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1',0,12,250,13,3
	.word	50576
	.byte	12,12,253,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38220
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT',0,12,130,14,3
	.word	50644
	.byte	12,12,133,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38442
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0',0,12,138,14,3
	.word	50712
	.byte	12,12,141,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38578
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1',0,12,146,14,3
	.word	50776
	.byte	12,12,149,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38714
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2',0,12,154,14,3
	.word	50840
	.byte	12,12,157,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38850
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3',0,12,162,14,3
	.word	50904
	.byte	12,12,165,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38986
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4',0,12,170,14,3
	.word	50968
	.byte	12,12,173,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39122
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5',0,12,178,14,3
	.word	51032
	.byte	12,12,181,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39258
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSTAT0',0,12,186,14,3
	.word	51096
	.byte	12,12,189,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39530
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR1',0,12,194,14,3
	.word	51161
	.byte	12,12,197,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39775
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR0',0,12,202,14,3
	.word	51226
	.byte	12,12,205,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40163
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR1',0,12,210,14,3
	.word	51292
	.byte	12,12,213,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40281
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR2',0,12,218,14,3
	.word	51358
	.byte	12,12,221,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40524
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR3',0,12,226,14,3
	.word	51424
	.byte	12,12,229,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40791
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON',0,12,234,14,3
	.word	51490
	.byte	12,12,237,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41050
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON2',0,12,242,14,3
	.word	51554
	.byte	12,12,245,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41355
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3',0,12,250,14,3
	.word	51619
	.byte	12,12,253,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41436
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTSTAT',0,12,130,15,3
	.word	51684
	.byte	12,12,133,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41985
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0',0,12,138,15,3
	.word	51749
	.byte	12,12,141,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42115
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1',0,12,146,15,3
	.word	51814
	.byte	12,12,149,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42306
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEISR',0,12,154,15,3
	.word	51879
	.byte	12,12,157,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42484
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STCON',0,12,162,15,3
	.word	51942
	.byte	12,12,165,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42635
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1',0,12,170,15,3
	.word	52005
	.byte	12,12,173,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42707
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2',0,12,178,15,3
	.word	52069
	.byte	12,12,181,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42779
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3',0,12,186,15,3
	.word	52133
	.byte	12,12,189,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42851
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4',0,12,194,15,3
	.word	52197
	.byte	12,12,197,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42923
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5',0,12,202,15,3
	.word	52261
	.byte	12,12,205,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42995
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6',0,12,210,15,3
	.word	52325
	.byte	12,12,213,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43067
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STSTAT',0,12,218,15,3
	.word	52389
	.byte	12,12,221,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43396
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWAPCTRL',0,12,226,15,3
	.word	52453
	.byte	12,12,229,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43516
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON',0,12,234,15,3
	.word	52519
	.byte	12,12,237,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43686
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON',0,12,242,15,3
	.word	52585
	.byte	12,12,245,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43949
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON0',0,12,250,15,3
	.word	52649
	.byte	12,12,253,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44228
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1',0,12,130,16,3
	.word	52717
	.byte	12,12,133,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44332
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON2',0,12,138,16,3
	.word	52785
	.byte	12,12,141,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44438
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT',0,12,146,16,3
	.word	52853
	.byte	12,12,149,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44661
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR',0,12,154,16,3
	.word	52921
	.byte	12,12,157,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44809
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS0',0,12,162,16,3
	.word	52986
	.byte	12,12,165,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45297
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS1',0,12,170,16,3
	.word	53052
	.byte	12,12,173,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45594
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET',0,12,178,16,3
	.word	53118
	.byte	12,12,181,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45742
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT',0,12,186,16,3
	.word	53183
	.byte	12,12,189,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45892
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0',0,12,194,16,3
	.word	53249
	.byte	12,12,197,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46022
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1',0,12,202,16,3
	.word	53318
	.byte	12,12,205,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46282
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_SR',0,12,210,16,3
	.word	53387
	.byte	12,12,213,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46505
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0',0,12,218,16,3
	.word	53454
	.byte	12,12,221,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46631
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON1',0,12,226,16,3
	.word	53521
	.byte	12,12,229,16,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46883
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_SR',0,12,234,16,3
	.word	53588
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX',0,12,246,16,25,4,13
	.byte	'ESRCFGX',0
	.word	48907
	.byte	4,2,35,0,0,14
	.word	53653
	.byte	29
	.byte	'Ifx_SCU_ESRCFGX',0,12,249,16,3
	.word	53694
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU',0,12,136,17,25,12,13
	.byte	'CON0',0
	.word	53249
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	53318
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	53387
	.byte	4,2,35,8,0,14
	.word	53724
	.byte	29
	.byte	'Ifx_SCU_WDTCPU',0,12,141,17,3
	.word	53787
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,12,156,17,25,12,13
	.byte	'CON0',0
	.word	53454
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	53521
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	53588
	.byte	4,2,35,8,0,14
	.word	53816
	.byte	29
	.byte	'Ifx_SCU_WDTS',0,12,161,17,3
	.word	53877
	.byte	29
	.byte	'IfxSpu_BinRejection_Mode',0,3,76,3
	.word	15586
	.byte	29
	.byte	'IfxSpu_CFAR_CA_Algorithm',0,3,87,3
	.word	16474
	.byte	29
	.byte	'IfxSpu_CFAR_Engine',0,3,98,3
	.word	15689
	.byte	29
	.byte	'IfxSpu_CFAR_GOS_Algorithm',0,3,108,3
	.word	16736
	.byte	29
	.byte	'IfxSpu_CFAR_Mode',0,3,122,3
	.word	15991
	.byte	29
	.byte	'IfxSpu_CFAR_SpectrumExtension',0,3,132,1,3
	.word	16196
	.byte	29
	.byte	'IfxSpu_ClockDivisionRatio',0,3,143,1,3
	.word	14982
	.byte	29
	.byte	'IfxSpu_DataSource',0,3,154,1,3
	.word	14872
	.byte	29
	.byte	'IfxSpu_FftDataFormat',0,3,163,1,3
	.word	17529
	.byte	29
	.byte	'IfxSpu_FftSize',0,3,179,1,3
	.word	17336
	.byte	29
	.byte	'IfxSpu_Histogram_Bins',0,3,193,1,3
	.word	17839
	.byte	29
	.byte	'IfxSpu_InputDataFormat',0,3,202,1,3
	.word	18241
	.byte	29
	.byte	'IfxSpu_InputDataType',0,3,211,1,3
	.word	18311
	.byte	29
	.byte	'IfxSpu_LocalMax_CombinedMode',0,3,220,1,3
	.word	20239
	.byte	29
	.byte	'IfxSpu_LocalMax_Mode',0,3,230,1,3
	.word	20030
	.byte	29
	.byte	'IfxSpu_LocalMax_ThresholdMode',0,3,240,1,3
	.word	20121
	.byte	29
	.byte	'IfxSpu_LocalMax_WindowWidth',0,3,250,1,3
	.word	19918
	.byte	29
	.byte	'IfxSpu_NCI_OutputFormat',0,3,132,2,3
	.word	21011
	.byte	29
	.byte	'IfxSpu_NCI_ScalingFactor',0,3,143,2,3
	.word	21120
	.byte	29
	.byte	'IfxSpu_Num_Antennae',0,3,154,2,3
	.word	18380
	.byte	29
	.byte	'IfxSpu_PassId',0,3,162,2,3
	.word	15948
	.byte	29
	.byte	'IfxSpu_PassMode',0,3,172,2,3
	.word	15501
	.byte	29
	.byte	'IfxSpu_PhaseShift',0,3,183,2,3
	.word	20749
	.byte	29
	.byte	'IfxSpu_RM_AddressingMode',0,3,192,2,3
	.word	19206
	.byte	29
	.byte	'IfxSpu_RM_AntennaMapping',0,3,204,2,3
	.word	19365
	.byte	29
	.byte	'IfxSpu_RM_InputDataFormat',0,3,218,2,3
	.word	18915
	.byte	29
	.byte	'IfxSpu_RM_ProcessingMode',0,3,227,2,3
	.word	19284
	.byte	29
	.byte	'IfxSpu_Summation_DataFormat',0,3,237,2,3
	.word	21595
	.byte	18,3,250,2,9,1,19
	.byte	'IfxSpu_SuspendMode_none',0,0,19
	.byte	'IfxSpu_SuspendMode_hard',0,1,19
	.byte	'IfxSpu_SuspendMode_soft',0,2,0,29
	.byte	'IfxSpu_SuspendMode',0,3,255,2,3
	.word	54793
	.byte	29
	.byte	'IfxSpu_TriggerMode',0,3,142,3,3
	.word	16993
	.byte	29
	.byte	'IfxSpu_WindowDataFormat',0,3,153,3,3
	.word	20506
	.byte	29
	.byte	'IfxSpu_ODP_Format',0,3,168,3,3
	.word	7857
	.byte	29
	.byte	'IfxSpu_Summation_Mode',0,3,179,3,3
	.word	21469
	.byte	29
	.byte	'IfxSpu_Summation_Precision',0,3,187,3,3
	.word	21801
	.byte	29
	.byte	'IfxSpu_Summation_Scale',0,3,197,3,3
	.word	21675
	.byte	29
	.byte	'IfxSpu_WindowingConfig',0,3,213,3,3
	.word	20660
	.byte	29
	.byte	'IfxSpu_CfarCAConfig',0,3,228,3,3
	.word	16606
	.byte	29
	.byte	'IfxSpu_CfarConfig',0,3,240,3,3
	.word	16317
	.byte	29
	.byte	'IfxSpu_CfarGOSConfig',0,3,253,3,3
	.word	16842
	.byte	29
	.byte	'IfxSpu_FftConfig',0,3,137,4,3
	.word	17608
	.byte	29
	.byte	'IfxSpu_FftOutputConfig',0,3,148,4,3
	.word	17733
	.byte	29
	.byte	'IfxSpu_HistogramConfig',0,3,161,4,3
	.word	18071
	.byte	29
	.byte	'IfxSpu_Math1Config',0,3,173,4,3
	.word	20849
	.byte	29
	.byte	'IfxSpu_NciConfig',0,3,183,4,3
	.word	21254
	.byte	29
	.byte	'IfxSpu_PowerOutputConfig',0,3,191,4,3
	.word	21359
	.byte	29
	.byte	'IfxSpu_RifConfig',0,3,214,4,3
	.word	18483
	.byte	29
	.byte	'IfxSpu_RmConfig',0,3,232,4,3
	.word	19571
	.byte	29
	.byte	'IfxSpu_SidebandStatisticsConfig',0,3,240,4,3
	.word	21414
	.byte	29
	.byte	'IfxSpu_SummationConfig',0,3,252,4,3
	.word	21878
	.byte	29
	.byte	'IfxSpu_BinRejectionConfig',0,3,140,5,3
	.word	15796
	.byte	29
	.byte	'IfxSpu_FftInputConfig',0,3,149,5,3
	.word	19856
	.byte	29
	.byte	'IfxSpu_InterruptConfig',0,3,167,5,3
	.word	15122
	.byte	29
	.byte	'IfxSpu_LocalMaxConfig',0,3,179,5,3
	.word	20315
	.byte	29
	.byte	'IfxSpu_MagnitudeConfig',0,3,187,5,3
	.word	20465
	.byte	17,3,191,5,9,132,1,13
	.byte	'fft',0
	.word	17608
	.byte	6,2,35,0,13
	.byte	'math1',0
	.word	20849
	.byte	32,2,35,8,13
	.byte	'histogram',0
	.word	18071
	.byte	12,2,35,40,13
	.byte	'nci',0
	.word	21254
	.byte	8,2,35,52,13
	.byte	'csum',0
	.word	21878
	.byte	12,2,35,60,13
	.byte	'cfar',0
	.word	16317
	.byte	12,2,35,72,13
	.byte	'cfarCA',0
	.word	16606
	.byte	6,2,35,84,13
	.byte	'cfarGOS',0
	.word	16842
	.byte	12,2,35,92,13
	.byte	'power',0
	.word	21359
	.byte	6,2,35,104,13
	.byte	'fftOut',0
	.word	17733
	.byte	12,2,35,112,13
	.byte	'statistics',0
	.word	21414
	.byte	6,2,35,124,0,29
	.byte	'IfxSpu_PassConfig',0,3,204,5,3
	.word	55674
	.byte	29
	.byte	'IfxSpu_ConfigSlot',0,3,231,5,3
	.word	7447
	.byte	29
	.byte	'IfxSpu_ModuleConfig',0,3,239,5,3
	.word	15417
	.byte	29
	.byte	'IfxSpu_CtrlConfig',0,3,149,6,3
	.word	17229
	.byte	29
	.byte	'IfxSpu_Log2PowerSummationConfig',0,3,157,6,3
	.word	22027
	.byte	15,128,8
	.word	7113
	.byte	16,255,1,0
.L836:
	.byte	20
	.word	56005
	.byte	15,128,2
	.word	396
	.byte	16,255,1,0
.L837:
	.byte	20
	.word	56021
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L213:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,19,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,4,1,58,15,59,15,57,15,11,15,0,0,19,40,0,3,8,28,13,0,0,20,38,0,73,19,0,0,21,46,1
	.byte	3,8,54,15,39,12,63,12,60,12,0,0,22,5,0,73,19,0,0,23,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,24,5,0
	.byte	3,8,73,19,0,0,25,46,1,49,19,0,0,26,5,0,49,19,0,0,27,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12
	.byte	0,0,28,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,29,22,0,3,8,58,15,59,15,57,15,73,19
	.byte	0,0,30,21,0,54,15,0,0,31,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L214:
	.word	.L985-.L984
.L984:
	.half	3
	.word	.L987-.L986
.L986:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.h',0,0,0,0
	.byte	'IfxSpu_regdef.h',0,2,0,0
	.byte	'IfxScuWdt.h',0,3,0,0
	.byte	'IfxSpu_cfg.h',0,4,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,2,0,0
	.byte	'IfxScu_cfg.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,2,0,0,0
.L987:
.L985:
	.sdecl	'.debug_info',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_info'
.L215:
	.word	279
	.half	3
	.word	.L216
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L218,.L217
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_checkConfigSlot',0,1,131,1,6,1,1,1
	.word	.L113,.L469,.L112
	.byte	4
	.byte	'slot',0,1,131,1,48
	.word	.L470,.L471
	.byte	4
	.byte	'caller',0,1,131,1,66
	.word	.L472,.L473
	.byte	4
	.byte	'line',0,1,131,1,81
	.word	.L474,.L475
	.byte	5
	.word	.L113,.L469
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_abbrev'
.L216:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_line'
.L217:
	.word	.L989-.L988
.L988:
	.half	3
	.word	.L991-.L990
.L990:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L991:
	.byte	5,1,7,0,5,2
	.word	.L113
	.byte	3,145,1,1,7,9
	.half	.L219-.L113
	.byte	0,1,1
.L989:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_ranges'
.L218:
	.word	-1,.L113,0,.L219-.L113,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_info'
.L220:
	.word	261
	.half	3
	.word	.L221
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L223,.L222
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_disableModule',0,1,149,1,6,1,1,1
	.word	.L115,.L476,.L114
	.byte	4
	.byte	'spu',0,1,149,1,36
	.word	.L477,.L478
	.byte	5
	.word	.L115,.L476
	.byte	6
	.byte	'password',0,1,151,1,12
	.word	.L479,.L480
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_abbrev'
.L221:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_line'
.L222:
	.word	.L993-.L992
.L992:
	.half	3
	.word	.L995-.L994
.L994:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L995:
	.byte	5,6,7,0,5,2
	.word	.L115
	.byte	3,148,1,1,5,55,9
	.half	.L839-.L115
	.byte	3,2,1,5,21,9
	.half	.L838-.L839
	.byte	1,5,31,9
	.half	.L841-.L838
	.byte	3,1,1,5,29,9
	.half	.L840-.L841
	.byte	3,2,1,5,15,3,127,1,5,21,9
	.half	.L842-.L840
	.byte	1,5,29,9
	.half	.L996-.L842
	.byte	3,1,1,5,1,7,9
	.half	.L224-.L996
	.byte	3,1,0,1,1
.L993:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_ranges'
.L223:
	.word	-1,.L115,0,.L224-.L115,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_info'
.L225:
	.word	260
	.half	3
	.word	.L226
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L228,.L227
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getAddress',0,1,158,1,10
	.word	.L477
	.byte	1,1,1
	.word	.L117,.L481,.L116
	.byte	4
	.byte	'spu',0,1,158,1,41
	.word	.L482,.L483
	.byte	5
	.word	.L117,.L481
	.byte	6
	.byte	'module',0,1,160,1,14
	.word	.L477,.L484
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_abbrev'
.L226:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_line'
.L227:
	.word	.L998-.L997
.L997:
	.half	3
	.word	.L1000-.L999
.L999:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1000:
	.byte	5,5,7,0,5,2
	.word	.L117
	.byte	3,161,1,1,5,29,7,9
	.half	.L1001-.L117
	.byte	3,2,1,5,48,9
	.half	.L1002-.L1001
	.byte	1,5,53,9
	.half	.L1003-.L1002
	.byte	1,5,1,9
	.half	.L843-.L1003
	.byte	3,8,1,5,16,7,9
	.half	.L2-.L843
	.byte	3,124,1,5,1,9
	.half	.L844-.L2
	.byte	3,4,1,7,9
	.half	.L229-.L844
	.byte	0,1,1
.L998:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_ranges'
.L228:
	.word	-1,.L117,0,.L229-.L117,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_info'
.L230:
	.word	281
	.half	3
	.word	.L231
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L233,.L232
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getConfigSlot',0,1,175,1,20
	.word	.L470
	.byte	1,1,1
	.word	.L119,.L485,.L118
	.byte	4
	.byte	'spu',0,1,175,1,50
	.word	.L477,.L486
	.byte	4
	.byte	'slotNr',0,1,175,1,62
	.word	.L474,.L487
	.byte	5
	.word	.L119,.L485
	.byte	6
	.byte	'slot',0,1,177,1,24
	.word	.L470,.L488
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_abbrev'
.L231:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_line'
.L232:
	.word	.L1005-.L1004
.L1004:
	.half	3
	.word	.L1007-.L1006
.L1006:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1007:
	.byte	5,29,7,0,5,2
	.word	.L119
	.byte	3,176,1,1,5,5,9
	.half	.L845-.L119
	.byte	3,2,1,5,42,7,9
	.half	.L1008-.L845
	.byte	3,2,1,5,1,9
	.half	.L1009-.L1008
	.byte	3,23,1,5,23,7,9
	.half	.L5-.L1009
	.byte	3,109,1,5,9,9
	.half	.L1010-.L5
	.byte	1,5,25,7,9
	.half	.L1011-.L1010
	.byte	3,2,1,5,13,9
	.half	.L1012-.L1011
	.byte	1,5,24,7,9
	.half	.L1013-.L1012
	.byte	3,2,1,5,68,9
	.half	.L846-.L1013
	.byte	1,5,30,9
	.half	.L8-.L846
	.byte	3,5,1,5,18,9
	.half	.L1014-.L8
	.byte	1,5,24,7,9
	.half	.L1015-.L1014
	.byte	3,2,1,5,38,9
	.half	.L9-.L1015
	.byte	3,1,1,5,30,9
	.half	.L1016-.L9
	.byte	1,5,1,9
	.half	.L7-.L1016
	.byte	3,7,1,7,9
	.half	.L234-.L7
	.byte	0,1,1
.L1005:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_ranges'
.L233:
	.word	-1,.L119,0,.L234-.L119,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_info'
.L235:
	.word	264
	.half	3
	.word	.L236
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L238,.L237
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getDataSource',0,1,207,1,19
	.word	.L489
	.byte	1,1,1
	.word	.L121,.L490,.L120
	.byte	4
	.byte	'slot',0,1,207,1,59
	.word	.L470,.L491
	.byte	5
	.word	.L121,.L490
	.byte	6
	.byte	'idConf',0,1,209,1,21
	.word	.L492,.L493
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_abbrev'
.L236:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_line'
.L237:
	.word	.L1018-.L1017
.L1017:
	.half	3
	.word	.L1020-.L1019
.L1019:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1020:
	.byte	5,29,7,0,5,2
	.word	.L121
	.byte	3,209,1,1,5,39,9
	.half	.L848-.L121
	.byte	3,1,1,5,1,3,1,1,7,9
	.half	.L239-.L848
	.byte	0,1,1
.L1018:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_ranges'
.L238:
	.word	-1,.L121,0,.L239-.L121,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_info'
.L240:
	.word	277
	.half	3
	.word	.L241
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L243,.L242
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getIndex',0,1,215,1,14
	.word	.L482
	.byte	1,1,1
	.word	.L123,.L494,.L122
	.byte	4
	.byte	'spu',0,1,215,1,39
	.word	.L477,.L495
	.byte	5
	.word	.L123,.L494
	.byte	6
	.byte	'index',0,1,217,1,18
	.word	.L474,.L496
	.byte	6
	.byte	'result',0,1,218,1,18
	.word	.L482,.L497
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_abbrev'
.L241:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_line'
.L242:
	.word	.L1022-.L1021
.L1021:
	.half	3
	.word	.L1024-.L1023
.L1023:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1024:
	.byte	5,12,7,0,5,2
	.word	.L123
	.byte	3,219,1,1,5,13,3,4,1,5,47,9
	.half	.L1025-.L123
	.byte	3,126,1,5,39,9
	.half	.L13-.L1025
	.byte	3,2,1,5,9,9
	.half	.L1026-.L13
	.byte	1,5,62,7,9
	.half	.L1027-.L1026
	.byte	3,2,1,5,22,9
	.half	.L1028-.L1027
	.byte	1,5,1,3,6,1,5,54,7,9
	.half	.L14-.L1028
	.byte	3,118,1,5,47,1,5,1,7,9
	.half	.L1029-.L14
	.byte	3,10,1,7,9
	.half	.L244-.L1029
	.byte	0,1,1
.L1022:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_ranges'
.L243:
	.word	-1,.L123,0,.L244-.L123,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_info'
.L245:
	.word	294
	.half	3
	.word	.L246
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L248,.L247
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getNumConnectedAntennae',0,1,235,1,8
	.word	.L479
	.byte	1,1,1
	.word	.L125,.L498,.L124
	.byte	4
	.byte	'slot',0,1,235,1,58
	.word	.L470,.L499
	.byte	5
	.word	.L125,.L498
	.byte	6
	.byte	'result',0,1,237,1,21
	.word	.L479,.L500
	.byte	6
	.byte	'idConf',0,1,238,1,21
	.word	.L492,.L501
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_abbrev'
.L246:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_line'
.L247:
	.word	.L1031-.L1030
.L1030:
	.half	3
	.word	.L1033-.L1032
.L1032:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1033:
	.byte	5,8,7,0,5,2
	.word	.L125
	.byte	3,234,1,1,5,28,9
	.half	.L851-.L125
	.byte	3,2,1,5,29,3,2,1,5,30,9
	.half	.L852-.L851
	.byte	3,2,1,5,5,9
	.half	.L850-.L852
	.byte	1,5,35,7,9
	.half	.L1034-.L850
	.byte	3,2,1,5,34,3,2,1,5,40,9
	.half	.L853-.L1034
	.byte	3,126,1,5,34,3,2,1,5,9,9
	.half	.L854-.L853
	.byte	1,5,22,7,9
	.half	.L1035-.L854
	.byte	3,2,1,5,5,9
	.half	.L17-.L1035
	.byte	3,4,1,5,1,3,1,1,7,9
	.half	.L249-.L17
	.byte	0,1,1
.L1031:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_ranges'
.L248:
	.word	-1,.L125,0,.L249-.L125,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_info'
.L250:
	.word	310
	.half	3
	.word	.L251
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L253,.L252
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getNumInputSamples',0,1,255,1,8
	.word	.L479
	.byte	1,1,1
	.word	.L127,.L502,.L126
	.byte	4
	.byte	'slot',0,1,255,1,53
	.word	.L470,.L503
	.byte	5
	.word	.L127,.L502
	.byte	6
	.byte	'result',0,1,129,2,23
	.word	.L479,.L504
	.byte	6
	.byte	'idConf',0,1,130,2,23
	.word	.L492,.L505
	.byte	6
	.byte	'idRmBlr',0,1,131,2,23
	.word	.L506,.L507
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_abbrev'
.L251:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_line'
.L252:
	.word	.L1037-.L1036
.L1036:
	.half	3
	.word	.L1039-.L1038
.L1038:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1039:
	.byte	5,30,7,0,5,2
	.word	.L127
	.byte	3,132,2,1,5,32,9
	.half	.L856-.L127
	.byte	3,1,1,5,30,9
	.half	.L857-.L856
	.byte	3,2,1,5,5,9
	.half	.L855-.L857
	.byte	1,5,26,7,9
	.half	.L1040-.L855
	.byte	3,2,1,5,38,1,5,27,9
	.half	.L20-.L1040
	.byte	3,4,1,5,32,9
	.half	.L21-.L20
	.byte	1,5,1,3,4,1,7,9
	.half	.L254-.L21
	.byte	0,1,1
.L1037:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_ranges'
.L253:
	.word	-1,.L127,0,.L254-.L127,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_info'
.L255:
	.word	282
	.half	3
	.word	.L256
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L258,.L257
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getNumRamps',0,1,149,2,8
	.word	.L479
	.byte	1,1,1
	.word	.L129,.L508,.L128
	.byte	4
	.byte	'slot',0,1,149,2,46
	.word	.L470,.L509
	.byte	5
	.word	.L129,.L508
	.byte	6
	.byte	'result',0,1,151,2,21
	.word	.L479,.L510
	.byte	6
	.byte	'idConf',0,1,152,2,21
	.word	.L492,.L511
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_abbrev'
.L256:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_line'
.L257:
	.word	.L1042-.L1041
.L1041:
	.half	3
	.word	.L1044-.L1043
.L1043:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1044:
	.byte	5,28,7,0,5,2
	.word	.L129
	.byte	3,150,2,1,5,29,3,2,1,5,30,9
	.half	.L859-.L129
	.byte	3,2,1,5,5,9
	.half	.L858-.L859
	.byte	1,5,26,7,9
	.half	.L1045-.L858
	.byte	3,2,1,5,33,9
	.half	.L1046-.L1045
	.byte	1,5,5,9
	.half	.L23-.L1046
	.byte	3,3,1,5,1,3,1,1,7,9
	.half	.L259-.L23
	.byte	0,1,1
.L1042:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_ranges'
.L258:
	.word	-1,.L129,0,.L259-.L129,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_info'
.L260:
	.word	304
	.half	3
	.word	.L261
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L263,.L262
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_initModule',0,1,164,2,6,1,1,1
	.word	.L131,.L512,.L130
	.byte	4
	.byte	'spu',0,1,164,2,33
	.word	.L477,.L513
	.byte	4
	.byte	'config',0,1,164,2,65
	.word	.L514,.L515
	.byte	5
	.word	.L516
	.byte	6
	.word	.L517,.L518
	.byte	7
	.byte	'ctrl',0,1,177,2,22
	.word	.L519,.L520
	.byte	0,5
	.word	.L521
	.byte	7
	.byte	'stat',0,1,183,2,22
	.word	.L523,.L524
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_abbrev'
.L261:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,11,1,17,1,18
	.byte	1,0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_line'
.L262:
	.word	.L1048-.L1047
.L1047:
	.half	3
	.word	.L1050-.L1049
.L1049:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1050:
	.byte	5,19,7,0,5,2
	.word	.L131
	.byte	3,166,2,1,5,32,9
	.half	.L517-.L131
	.byte	3,11,1,5,29,9
	.half	.L861-.L517
	.byte	3,1,1,5,21,9
	.half	.L1051-.L861
	.byte	1,3,1,1,5,51,9
	.half	.L518-.L1051
	.byte	3,7,1,5,27,9
	.half	.L862-.L518
	.byte	3,125,1,5,62,9
	.half	.L863-.L862
	.byte	3,3,1,5,51,3,1,1,5,62,9
	.half	.L1052-.L863
	.byte	3,127,1,5,65,9
	.half	.L1053-.L1052
	.byte	3,1,1,5,51,3,1,1,5,65,9
	.half	.L1054-.L1053
	.byte	3,127,1,5,68,9
	.half	.L1055-.L1054
	.byte	3,127,1,5,66,9
	.half	.L1056-.L1055
	.byte	3,2,1,5,51,3,1,1,5,66,9
	.half	.L1057-.L1056
	.byte	3,127,1,5,71,9
	.half	.L1058-.L1057
	.byte	3,127,1,5,65,9
	.half	.L1059-.L1058
	.byte	3,2,1,5,51,3,1,1,5,65,9
	.half	.L1060-.L1059
	.byte	3,127,1,5,69,9
	.half	.L1061-.L1060
	.byte	3,1,1,5,72,9
	.half	.L1062-.L1061
	.byte	3,126,1,5,69,3,2,1,5,51,9
	.half	.L860-.L1062
	.byte	3,1,1,5,75,9
	.half	.L865-.L860
	.byte	3,127,1,5,51,3,4,1,5,23,9
	.half	.L1063-.L865
	.byte	3,120,1,5,69,9
	.half	.L1064-.L1063
	.byte	3,8,1,5,51,9
	.half	.L1065-.L1064
	.byte	3,1,1,5,63,9
	.half	.L1066-.L1065
	.byte	1,5,51,9
	.half	.L1067-.L1066
	.byte	3,1,1,5,64,9
	.half	.L1068-.L1067
	.byte	1,5,51,9
	.half	.L1069-.L1068
	.byte	3,1,1,5,73,9
	.half	.L1070-.L1069
	.byte	1,5,51,9
	.half	.L1071-.L1070
	.byte	3,1,1,5,71,9
	.half	.L1072-.L1071
	.byte	1,5,51,9
	.half	.L1073-.L1072
	.byte	3,1,1,5,77,9
	.half	.L1074-.L1073
	.byte	3,127,1,5,23,9
	.half	.L1075-.L1074
	.byte	3,124,1,5,21,3,7,1,5,1,9
	.half	.L522-.L1075
	.byte	3,2,1,7,9
	.half	.L264-.L522
	.byte	0,1,1
.L1048:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_ranges'
.L263:
	.word	-1,.L131,0,.L264-.L131,0,0
.L516:
	.word	-1,.L131,0,.L512-.L131,-1,.L135,0,.L439-.L135,0,0
.L521:
	.word	-1,.L131,.L518-.L131,.L522-.L131,-1,.L133,0,.L449-.L133,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_info'
.L265:
	.word	244
	.half	3
	.word	.L266
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L268,.L267
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_initModuleConfig',0,1,207,2,6,1,1,1
	.word	.L137,.L525,.L136
	.byte	4
	.byte	'config',0,1,207,2,51
	.word	.L526,.L527
	.byte	5
	.word	.L137,.L525
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_abbrev'
.L266:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_line'
.L267:
	.word	.L1077-.L1076
.L1076:
	.half	3
	.word	.L1079-.L1078
.L1078:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1079:
	.byte	5,46,7,0,5,2
	.word	.L137
	.byte	3,208,2,1,5,44,1,9
	.half	.L1080-.L137
	.byte	3,2,1,9
	.half	.L1081-.L1080
	.byte	3,1,1,9
	.half	.L1082-.L1081
	.byte	3,1,1,9
	.half	.L1083-.L1082
	.byte	3,1,1,9
	.half	.L1084-.L1083
	.byte	3,1,1,9
	.half	.L1085-.L1084
	.byte	3,2,1,9
	.half	.L1086-.L1085
	.byte	3,1,1,9
	.half	.L1087-.L1086
	.byte	3,1,1,9
	.half	.L1088-.L1087
	.byte	3,1,1,9
	.half	.L1089-.L1088
	.byte	3,1,1,5,1,9
	.half	.L1090-.L1089
	.byte	3,1,1,7,9
	.half	.L269-.L1090
	.byte	0,1,1
.L1077:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_ranges'
.L268:
	.word	-1,.L137,0,.L269-.L137,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_info'
.L270:
	.word	339
	.half	3
	.word	.L271
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L273,.L272
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_loadConfigRAM',0,1,225,2,6,1,1,1
	.word	.L139,.L528,.L138
	.byte	4
	.byte	'spu',0,1,225,2,36
	.word	.L477,.L529
	.byte	4
	.byte	'dataPtr',0,1,225,2,53
	.word	.L530,.L531
	.byte	4
	.byte	'offset32',0,1,225,2,69
	.word	.L474,.L532
	.byte	4
	.byte	'count32',0,1,225,2,86
	.word	.L474,.L533
	.byte	5
	.word	.L139,.L528
	.byte	6
	.byte	'i',0,1,227,2,13
	.word	.L474,.L534
	.byte	6
	.byte	'destPtr',0,1,228,2,13
	.word	.L535,.L536
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_abbrev'
.L271:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_line'
.L272:
	.word	.L1092-.L1091
.L1091:
	.half	3
	.word	.L1094-.L1093
.L1093:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1094:
	.byte	5,21,7,0,5,2
	.word	.L139
	.byte	3,227,2,1,5,17,9
	.half	.L866-.L139
	.byte	3,2,1,5,5,9
	.half	.L1095-.L866
	.byte	1,5,19,7,9
	.half	.L1096-.L1095
	.byte	3,2,1,5,52,9
	.half	.L1097-.L1096
	.byte	1,5,22,9
	.half	.L27-.L1097
	.byte	3,2,1,5,10,9
	.half	.L1098-.L27
	.byte	1,5,19,7,9
	.half	.L1099-.L1098
	.byte	3,2,1,5,23,9
	.half	.L28-.L1099
	.byte	3,7,1,5,12,9
	.half	.L1100-.L28
	.byte	3,2,1,5,28,1,5,31,9
	.half	.L31-.L1100
	.byte	1,5,41,3,2,1,5,20,9
	.half	.L1101-.L31
	.byte	1,5,28,9
	.half	.L30-.L1101
	.byte	3,126,1,5,1,7,9
	.half	.L1102-.L30
	.byte	3,4,1,7,9
	.half	.L274-.L1102
	.byte	0,1,1
.L1092:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_ranges'
.L273:
	.word	-1,.L139,0,.L274-.L139,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_info'
.L275:
	.word	286
	.half	3
	.word	.L276
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L278,.L277
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_reloadConfig',0,1,252,2,6,1,1,1
	.word	.L141,.L537,.L140
	.byte	4
	.byte	'spu',0,1,252,2,35
	.word	.L477,.L538
	.byte	4
	.byte	'slotNr',0,1,252,2,47
	.word	.L474,.L539
	.byte	5
	.word	.L141,.L537
	.byte	5
	.word	.L141,.L537
	.byte	6
	.byte	'ctrl',0,1,129,3,18
	.word	.L519,.L540
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_abbrev'
.L276:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_line'
.L277:
	.word	.L1104-.L1103
.L1103:
	.half	3
	.word	.L1106-.L1105
.L1105:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1106:
	.byte	5,12,7,0,5,2
	.word	.L141
	.byte	3,129,3,1,5,17,9
	.half	.L867-.L141
	.byte	3,3,1,5,31,9
	.half	.L1107-.L867
	.byte	3,3,1,5,21,9
	.half	.L1108-.L1107
	.byte	1,5,17,3,3,1,5,1,9
	.half	.L1109-.L1108
	.byte	3,1,1,7,9
	.half	.L279-.L1109
	.byte	0,1,1
.L1104:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_ranges'
.L278:
	.word	-1,.L141,0,.L279-.L141,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_info'
.L280:
	.word	241
	.half	3
	.word	.L281
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L283,.L282
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_resetNciWeights',0,1,143,3,6,1,1,1
	.word	.L143,.L541,.L142
	.byte	4
	.byte	'slot',0,1,143,3,48
	.word	.L470,.L542
	.byte	5
	.word	.L143,.L541
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_abbrev'
.L281:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_line'
.L282:
	.word	.L1111-.L1110
.L1110:
	.half	3
	.word	.L1113-.L1112
.L1112:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1113:
	.byte	5,27,7,0,5,2
	.word	.L143
	.byte	3,144,3,1,5,25,1,5,1,9
	.half	.L1114-.L143
	.byte	3,4,1,7,9
	.half	.L284-.L1114
	.byte	0,1,1
.L1111:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_ranges'
.L283:
	.word	-1,.L143,0,.L284-.L143,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_info'
.L285:
	.word	283
	.half	3
	.word	.L286
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L288,.L287
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setPassMode',0,1,152,3,6,1,1,1
	.word	.L145,.L543,.L144
	.byte	4
	.byte	'slot',0,1,152,3,44
	.word	.L470,.L544
	.byte	4
	.byte	'passMode',0,1,152,3,66
	.word	.L545,.L546
	.byte	5
	.word	.L145,.L543
	.byte	6
	.byte	'dpassConf',0,1,154,3,24
	.word	.L547,.L548
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_abbrev'
.L286:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_line'
.L287:
	.word	.L1116-.L1115
.L1115:
	.half	3
	.word	.L1118-.L1117
.L1117:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1118:
	.byte	5,35,7,0,5,2
	.word	.L145
	.byte	3,154,3,1,5,20,9
	.half	.L868-.L145
	.byte	3,5,1,5,10,9
	.half	.L1119-.L868
	.byte	3,127,1,7,9
	.half	.L1120-.L1119
	.byte	3,4,1,7,9
	.half	.L1121-.L1120
	.byte	1,5,28,9
	.half	.L32-.L1121
	.byte	3,125,1,5,9,3,2,1,5,28,9
	.half	.L33-.L32
	.byte	3,2,1,9
	.half	.L1122-.L33
	.byte	3,1,1,5,9,3,1,1,5,28,9
	.half	.L34-.L1122
	.byte	3,2,1,9
	.half	.L35-.L34
	.byte	3,1,1,5,37,9
	.half	.L36-.L35
	.byte	3,4,1,5,24,1,5,1,9
	.half	.L1123-.L36
	.byte	3,1,1,7,9
	.half	.L289-.L1123
	.byte	0,1,1
.L1116:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_ranges'
.L288:
	.word	-1,.L145,0,.L289-.L145,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_info'
.L290:
	.word	520
	.half	3
	.word	.L291
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L293,.L292
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupBinRejection',0,1,177,3,6,1,1,1
	.word	.L147,.L549,.L146
	.byte	4
	.byte	'slot',0,1,177,3,50
	.word	.L470,.L550
	.byte	4
	.byte	'config',0,1,177,3,89
	.word	.L551,.L552
	.byte	5
	.word	.L147,.L549
	.byte	6
	.byte	'ix',0,1,179,3,12
	.word	.L474,.L553
	.byte	6
	.byte	'jx',0,1,179,3,16
	.word	.L474,.L554
	.byte	5
	.word	.L555,.L556
	.byte	6
	.byte	'binrejctrl',0,1,184,3,32
	.word	.L557,.L558
	.byte	0,5
	.word	.L556,.L559
	.byte	6
	.byte	'numAllowedBins',0,1,206,3,16
	.word	.L474,.L560
	.byte	6
	.byte	'count32',0,1,207,3,16
	.word	.L474,.L561
	.byte	5
	.word	.L562,.L38
	.byte	6
	.byte	'remainder',0,1,218,3,20
	.word	.L474,.L563
	.byte	0,5
	.word	.L38,.L559
	.byte	6
	.byte	'cfarCfg1',0,1,233,3,27
	.word	.L564,.L565
	.byte	0,0,5
	.word	.L37,.L566
	.byte	6
	.byte	'binrejctrl',0,1,241,3,32
	.word	.L557,.L567
	.byte	0,5
	.word	.L568,.L569
	.byte	6
	.byte	'cfarCfg1',0,1,253,3,27
	.word	.L564,.L570
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_abbrev'
.L291:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_line'
.L292:
	.word	.L1125-.L1124
.L1124:
	.half	3
	.word	.L1127-.L1126
.L1126:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1127:
	.byte	5,5,7,0,5,2
	.word	.L147
	.byte	3,180,3,1,5,44,7,9
	.half	.L555-.L147
	.byte	3,4,1,5,40,9
	.half	.L869-.L555
	.byte	3,3,1,5,32,9
	.half	.L1128-.L869
	.byte	1,5,40,3,3,1,5,32,9
	.half	.L1129-.L1128
	.byte	1,5,40,3,3,1,5,32,9
	.half	.L1130-.L1129
	.byte	1,5,40,3,3,1,5,32,9
	.half	.L1131-.L1130
	.byte	1,3,2,1,5,59,9
	.half	.L556-.L1131
	.byte	3,7,1,5,40,9
	.half	.L870-.L556
	.byte	1,5,57,9
	.half	.L1132-.L870
	.byte	1,5,19,3,4,1,5,33,9
	.half	.L871-.L1132
	.byte	3,125,1,5,9,9
	.half	.L1133-.L871
	.byte	3,3,1,5,21,7,9
	.half	.L1134-.L1133
	.byte	3,2,1,3,2,1,5,39,9
	.half	.L873-.L1134
	.byte	1,5,38,3,126,1,5,42,9
	.half	.L40-.L873
	.byte	1,5,37,3,2,1,5,38,9
	.half	.L39-.L40
	.byte	3,126,1,5,26,7,9
	.half	.L1135-.L39
	.byte	3,5,1,5,35,9
	.half	.L1136-.L1135
	.byte	1,5,33,9
	.half	.L872-.L1136
	.byte	1,5,21,9
	.half	.L562-.L872
	.byte	3,3,1,5,38,9
	.half	.L875-.L562
	.byte	3,126,1,5,40,9
	.half	.L1137-.L875
	.byte	3,2,1,5,46,7,9
	.half	.L1138-.L1137
	.byte	1,5,41,9
	.half	.L42-.L1138
	.byte	3,2,1,5,44,9
	.half	.L1139-.L42
	.byte	1,5,37,9
	.half	.L1140-.L1139
	.byte	1,5,44,9
	.half	.L1141-.L1140
	.byte	3,126,1,5,40,9
	.half	.L1142-.L1141
	.byte	1,7,9
	.half	.L1143-.L1142
	.byte	1,5,42,9
	.half	.L41-.L1143
	.byte	3,5,1,5,30,9
	.half	.L874-.L41
	.byte	3,2,1,5,36,9
	.half	.L1144-.L874
	.byte	3,126,1,5,21,9
	.half	.L1145-.L1144
	.byte	3,2,1,5,38,9
	.half	.L1146-.L1145
	.byte	3,126,1,5,42,9
	.half	.L44-.L1146
	.byte	1,5,37,3,2,1,5,38,9
	.half	.L43-.L44
	.byte	3,126,1,5,45,7,9
	.half	.L38-.L43
	.byte	3,9,1,5,36,9
	.half	.L877-.L38
	.byte	3,1,1,5,28,9
	.half	.L1147-.L877
	.byte	1,3,1,1,5,1,9
	.half	.L559-.L1147
	.byte	3,22,1,5,32,7,9
	.half	.L37-.L559
	.byte	3,113,1,9
	.half	.L1148-.L37
	.byte	3,2,1,5,35,9
	.half	.L566-.L1148
	.byte	3,5,1,5,17,1,5,29,9
	.half	.L1149-.L566
	.byte	3,126,1,5,33,9
	.half	.L46-.L1149
	.byte	3,2,1,5,29,3,126,1,5,45,7,9
	.half	.L568-.L46
	.byte	3,6,1,5,28,9
	.half	.L878-.L568
	.byte	3,1,1,3,1,1,5,1,9
	.half	.L569-.L878
	.byte	3,2,1,7,9
	.half	.L294-.L569
	.byte	0,1,1
.L1125:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_ranges'
.L293:
	.word	-1,.L147,0,.L294-.L147,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_info'
.L295:
	.word	294
	.half	3
	.word	.L296
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L298,.L297
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupCfar',0,1,133,4,6,1,1,1
	.word	.L149,.L571,.L148
	.byte	4
	.byte	'slot',0,1,133,4,42
	.word	.L470,.L572
	.byte	4
	.byte	'passId',0,1,133,4,62
	.word	.L573,.L574
	.byte	4
	.byte	'config',0,1,133,4,95
	.word	.L575,.L576
	.byte	5
	.word	.L577
	.byte	6
	.byte	'cfarctrl',0,1,135,4,25
	.word	.L578,.L579
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_abbrev'
.L296:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_line'
.L297:
	.word	.L1151-.L1150
.L1150:
	.half	3
	.word	.L1153-.L1152
.L1152:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1153:
	.byte	5,27,7,0,5,2
	.word	.L149
	.byte	3,136,4,1,5,43,9
	.half	.L880-.L149
	.byte	1,5,5,9
	.half	.L881-.L880
	.byte	3,2,1,5,35,7,9
	.half	.L1154-.L881
	.byte	3,3,1,5,27,9
	.half	.L1155-.L1154
	.byte	1,5,38,3,3,1,5,30,9
	.half	.L1156-.L1155
	.byte	1,5,38,3,1,1,5,30,9
	.half	.L1157-.L1156
	.byte	1,5,33,3,3,1,5,25,9
	.half	.L1158-.L1157
	.byte	1,5,35,3,3,1,5,27,9
	.half	.L1159-.L1158
	.byte	1,5,34,3,3,1,5,26,9
	.half	.L1160-.L1159
	.byte	1,5,41,3,115,1,5,20,9
	.half	.L47-.L1160
	.byte	3,17,1,5,33,9
	.half	.L48-.L47
	.byte	3,3,1,5,1,9
	.half	.L1161-.L48
	.byte	3,1,1,7,9
	.half	.L299-.L1161
	.byte	0,1,1
.L1151:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_ranges'
.L298:
	.word	-1,.L149,0,.L299-.L149,0,0
.L577:
	.word	-1,.L149,0,.L571-.L149,-1,.L151,0,.L464-.L151,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_info'
.L300:
	.word	311
	.half	3
	.word	.L301
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L303,.L302
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupCfarCA',0,1,166,4,6,1,1,1
	.word	.L153,.L580,.L152
	.byte	4
	.byte	'slot',0,1,166,4,44
	.word	.L470,.L581
	.byte	4
	.byte	'config',0,1,166,4,77
	.word	.L582,.L583
	.byte	5
	.word	.L153,.L580
	.byte	6
	.byte	'cfarcfg',0,1,168,4,23
	.word	.L564,.L584
	.byte	5
	.word	.L585,.L586
	.byte	6
	.byte	'cfarcfg2',0,1,196,4,27
	.word	.L587,.L588
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_abbrev'
.L301:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_line'
.L302:
	.word	.L1163-.L1162
.L1162:
	.half	3
	.word	.L1165-.L1164
.L1164:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1165:
	.byte	5,32,7,0,5,2
	.word	.L153
	.byte	3,168,4,1,5,5,9
	.half	.L882-.L153
	.byte	3,2,1,5,34,7,9
	.half	.L1166-.L882
	.byte	3,3,1,5,26,9
	.half	.L1167-.L1166
	.byte	1,5,35,3,3,1,5,27,9
	.half	.L1168-.L1167
	.byte	1,5,37,3,3,1,5,29,9
	.half	.L1169-.L1168
	.byte	1,5,34,3,3,1,5,26,9
	.half	.L1170-.L1169
	.byte	1,5,45,3,119,1,5,29,9
	.half	.L49-.L1170
	.byte	3,13,1,9
	.half	.L1171-.L49
	.byte	3,1,1,9
	.half	.L1172-.L1171
	.byte	3,1,1,9
	.half	.L1173-.L1172
	.byte	3,1,1,5,23,9
	.half	.L50-.L1173
	.byte	3,3,1,5,37,9
	.half	.L585-.L50
	.byte	3,4,1,5,9,9
	.half	.L883-.L585
	.byte	3,2,1,5,32,7,9
	.half	.L1174-.L883
	.byte	3,2,1,5,35,1,5,24,9
	.half	.L51-.L1174
	.byte	3,2,1,5,14,9
	.half	.L1175-.L51
	.byte	1,5,40,7,9
	.half	.L1176-.L1175
	.byte	3,2,1,5,63,9
	.half	.L1177-.L1176
	.byte	1,5,40,9
	.half	.L53-.L1177
	.byte	3,4,1,5,32,9
	.half	.L54-.L53
	.byte	1,5,27,9
	.half	.L52-.L54
	.byte	3,3,1,5,1,9
	.half	.L586-.L52
	.byte	3,2,1,7,9
	.half	.L304-.L586
	.byte	0,1,1
.L1163:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_ranges'
.L303:
	.word	-1,.L153,0,.L304-.L153,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_info'
.L305:
	.word	383
	.half	3
	.word	.L306
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L308,.L307
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupCfarGOS',0,1,217,4,6,1,1,1
	.word	.L155,.L589,.L154
	.byte	4
	.byte	'slot',0,1,217,4,45
	.word	.L470,.L590
	.byte	4
	.byte	'config',0,1,217,4,79
	.word	.L591,.L592
	.byte	5
	.word	.L155,.L589
	.byte	5
	.word	.L593,.L594
	.byte	6
	.byte	'cfarcfg1',0,1,222,4,31
	.word	.L564,.L595
	.byte	0,5
	.word	.L594,.L596
	.byte	6
	.byte	'cfarcfg2',0,1,232,4,31
	.word	.L587,.L597
	.byte	0,7
	.word	.L598
	.byte	6
	.byte	'cfarcfg3',0,1,251,4,31
	.word	.L600,.L601
	.byte	0,5
	.word	.L55,.L602
	.byte	6
	.byte	'cfarcfg1',0,1,136,5,31
	.word	.L564,.L603
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_abbrev'
.L306:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,11,1,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_line'
.L307:
	.word	.L1179-.L1178
.L1178:
	.half	3
	.word	.L1181-.L1180
.L1180:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1181:
	.byte	5,5,7,0,5,2
	.word	.L155
	.byte	3,218,4,1,5,41,7,9
	.half	.L593-.L155
	.byte	3,4,1,5,40,9
	.half	.L884-.L593
	.byte	3,3,1,5,32,9
	.half	.L1182-.L884
	.byte	1,3,2,1,5,41,9
	.half	.L594-.L1182
	.byte	3,5,1,9
	.half	.L886-.L594
	.byte	3,3,1,5,33,9
	.half	.L885-.L886
	.byte	1,5,38,3,3,1,5,30,9
	.half	.L1183-.L885
	.byte	1,5,38,3,3,1,5,30,9
	.half	.L1184-.L1183
	.byte	1,5,43,3,3,1,5,35,9
	.half	.L1185-.L1184
	.byte	1,3,2,1,5,41,9
	.half	.L596-.L1185
	.byte	3,5,1,5,43,9
	.half	.L890-.L596
	.byte	3,3,1,9
	.half	.L887-.L890
	.byte	3,1,1,5,35,9
	.half	.L1186-.L887
	.byte	1,3,2,1,5,1,9
	.half	.L599-.L1186
	.byte	3,15,1,5,49,7,9
	.half	.L55-.L599
	.byte	3,120,1,5,32,9
	.half	.L891-.L55
	.byte	3,2,1,9
	.half	.L1187-.L891
	.byte	3,127,1,3,1,1,5,34,9
	.half	.L1188-.L1187
	.byte	3,127,1,5,27,3,4,1,9
	.half	.L602-.L1188
	.byte	3,1,1,5,1,9
	.half	.L1189-.L602
	.byte	3,2,1,7,9
	.half	.L309-.L1189
	.byte	0,1,1
.L1179:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_ranges'
.L308:
	.word	-1,.L155,0,.L309-.L155,0,0
.L598:
	.word	-1,.L155,.L596-.L155,.L599-.L155,-1,.L157,0,.L454-.L157,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_info'
.L310:
	.word	401
	.half	3
	.word	.L311
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L313,.L312
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupConfigSequence',0,1,148,5,6,1,1,1
	.word	.L159,.L604,.L158
	.byte	4
	.byte	'spu',0,1,148,5,42
	.word	.L477,.L605
	.byte	4
	.byte	'slotNr',0,1,148,5,54
	.word	.L474,.L606
	.byte	4
	.byte	'nextSlotNr',0,1,148,5,69
	.word	.L474,.L607
	.byte	4
	.byte	'ctrlConfig',0,1,148,5,100
	.word	.L608,.L609
	.byte	5
	.word	.L159,.L604
	.byte	6
	.byte	'slot',0,1,151,5,24
	.word	.L470,.L610
	.byte	6
	.byte	'lastSlot',0,1,153,5,24
	.word	.L611,.L612
	.byte	6
	.byte	'offset',0,1,154,5,24
	.word	.L474,.L613
	.byte	5
	.word	.L58,.L614
	.byte	6
	.byte	'ctrl',0,1,168,5,22
	.word	.L519,.L615
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_abbrev'
.L311:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_line'
.L312:
	.word	.L1191-.L1190
.L1190:
	.half	3
	.word	.L1193-.L1192
.L1192:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1193:
	.byte	5,6,7,0,5,2
	.word	.L159
	.byte	3,147,5,1,5,61,9
	.half	.L894-.L159
	.byte	3,3,1,5,47,9
	.half	.L892-.L894
	.byte	3,2,1,5,33,3,126,1,5,5,9
	.half	.L897-.L892
	.byte	3,5,1,5,52,7,9
	.half	.L1194-.L897
	.byte	3,3,1,5,46,9
	.half	.L896-.L1194
	.byte	1,5,61,9
	.half	.L900-.L896
	.byte	3,1,1,5,55,9
	.half	.L899-.L900
	.byte	1,5,25,9
	.half	.L1195-.L899
	.byte	1,5,63,3,127,1,5,16,9
	.half	.L57-.L1195
	.byte	3,5,1,5,33,9
	.half	.L58-.L57
	.byte	3,5,1,9
	.half	.L902-.L58
	.byte	3,2,1,9
	.half	.L1196-.L902
	.byte	3,3,1,5,21,9
	.half	.L895-.L1196
	.byte	3,125,1,9
	.half	.L1197-.L895
	.byte	3,3,1,5,32,3,3,1,5,20,9
	.half	.L1198-.L1197
	.byte	1,5,33,3,3,1,5,21,9
	.half	.L1199-.L1198
	.byte	1,5,37,3,3,1,5,25,9
	.half	.L1200-.L1199
	.byte	1,9
	.half	.L1201-.L1200
	.byte	3,1,1,9
	.half	.L903-.L1201
	.byte	3,1,1,3,2,1,5,1,9
	.half	.L614-.L903
	.byte	3,2,1,7,9
	.half	.L314-.L614
	.byte	0,1,1
.L1191:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_ranges'
.L313:
	.word	-1,.L159,0,.L314-.L159,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_info'
.L315:
	.word	457
	.half	3
	.word	.L316
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L318,.L317
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupFft',0,1,192,5,6,1,1,1
	.word	.L161,.L616,.L160
	.byte	4
	.byte	'slot',0,1,192,5,41
	.word	.L470,.L617
	.byte	4
	.byte	'passId',0,1,192,5,61
	.word	.L573,.L618
	.byte	4
	.byte	'config',0,1,192,5,93
	.word	.L619,.L620
	.byte	5
	.word	.L161,.L616
	.byte	6
	.word	.L621
	.byte	7
	.byte	'unldrConf',0,1,213,5,35
	.word	.L625,.L626
	.byte	0,6
	.word	.L627
	.byte	7
	.byte	'odpConf',0,1,225,5,33
	.word	.L630,.L631
	.byte	0,5
	.word	.L632,.L623
	.byte	7
	.byte	'ldrConf',0,1,197,5,33
	.word	.L633,.L634
	.byte	0,5
	.word	.L59,.L635
	.byte	7
	.byte	'ldrConf',0,1,234,5,33
	.word	.L633,.L636
	.byte	0,5
	.word	.L635,.L637
	.byte	7
	.byte	'unldrConf',0,1,245,5,35
	.word	.L625,.L638
	.byte	0,5
	.word	.L637,.L639
	.byte	7
	.byte	'odpConf',0,1,254,5,33
	.word	.L630,.L640
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_abbrev'
.L316:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,11,1,85
	.byte	6,0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_line'
.L317:
	.word	.L1203-.L1202
.L1202:
	.half	3
	.word	.L1205-.L1204
.L1204:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1205:
	.byte	5,36,7,0,5,2
	.word	.L161
	.byte	3,213,5,1,5,35,9
	.half	.L904-.L161
	.byte	1,5,43,9
	.half	.L1206-.L904
	.byte	1,5,59,9
	.half	.L622-.L1206
	.byte	3,12,1,5,5,9
	.half	.L628-.L622
	.byte	3,96,1,5,39,7,9
	.half	.L632-.L628
	.byte	3,7,1,5,50,9
	.half	.L1207-.L632
	.byte	3,125,1,5,39,9
	.half	.L905-.L1207
	.byte	3,3,1,5,31,9
	.half	.L1208-.L905
	.byte	1,5,36,3,3,1,5,28,9
	.half	.L1209-.L1208
	.byte	1,5,49,3,3,1,5,56,9
	.half	.L1210-.L1209
	.byte	1,5,41,9
	.half	.L1211-.L1210
	.byte	1,3,2,1,5,54,9
	.half	.L623-.L1211
	.byte	3,5,1,5,51,9
	.half	.L906-.L623
	.byte	3,3,1,5,43,9
	.half	.L1212-.L906
	.byte	1,5,51,3,1,1,5,43,9
	.half	.L1213-.L1212
	.byte	1,3,2,1,5,49,9
	.half	.L624-.L1213
	.byte	3,7,1,5,68,9
	.half	.L1214-.L624
	.byte	3,127,1,5,41,9
	.half	.L907-.L1214
	.byte	3,1,1,3,1,1,5,1,9
	.half	.L629-.L907
	.byte	3,32,1,5,68,7,9
	.half	.L59-.L629
	.byte	3,103,1,5,22,9
	.half	.L908-.L59
	.byte	3,2,1,5,41,9
	.half	.L1215-.L908
	.byte	1,9
	.half	.L1216-.L1215
	.byte	3,1,1,9
	.half	.L1217-.L1216
	.byte	3,1,1,9
	.half	.L1218-.L1217
	.byte	3,2,1,5,72,9
	.half	.L635-.L1218
	.byte	3,5,1,5,24,9
	.half	.L909-.L635
	.byte	3,2,1,5,43,9
	.half	.L1219-.L909
	.byte	1,5,45,9
	.half	.L1220-.L1219
	.byte	3,1,1,5,43,9
	.half	.L1221-.L1220
	.byte	1,9
	.half	.L1222-.L1221
	.byte	3,1,1,5,68,9
	.half	.L637-.L1222
	.byte	3,5,1,5,41,9
	.half	.L910-.L637
	.byte	3,1,1,3,1,1,5,1,9
	.half	.L639-.L910
	.byte	3,3,1,7,9
	.half	.L319-.L639
	.byte	0,1,1
.L1203:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_ranges'
.L318:
	.word	-1,.L161,0,.L319-.L161,0,0
.L621:
	.word	-1,.L161,0,.L622-.L161,.L623-.L161,.L624-.L161,0,0
.L627:
	.word	-1,.L161,.L622-.L161,.L628-.L161,.L624-.L161,.L629-.L161,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_info'
.L320:
	.word	298
	.half	3
	.word	.L321
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L323,.L322
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupFftOutput',0,1,135,6,6,1,1,1
	.word	.L163,.L641,.L162
	.byte	4
	.byte	'slot',0,1,135,6,47
	.word	.L470,.L642
	.byte	4
	.byte	'passId',0,1,135,6,67
	.word	.L573,.L643
	.byte	4
	.byte	'config',0,1,135,6,105
	.word	.L644,.L645
	.byte	5
	.word	.L646
	.byte	6
	.byte	'odpConf',0,1,137,6,25
	.word	.L630,.L647
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_abbrev'
.L321:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_line'
.L322:
	.word	.L1224-.L1223
.L1223:
	.half	3
	.word	.L1226-.L1225
.L1225:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1226:
	.byte	5,26,7,0,5,2
	.word	.L163
	.byte	3,137,6,1,5,42,9
	.half	.L911-.L163
	.byte	1,5,5,9
	.half	.L913-.L911
	.byte	3,2,1,5,32,7,9
	.half	.L1227-.L913
	.byte	3,3,1,5,34,9
	.half	.L912-.L1227
	.byte	3,6,1,5,27,9
	.half	.L914-.L912
	.byte	3,1,1,9
	.half	.L1228-.L914
	.byte	3,127,1,5,46,7,9
	.half	.L1229-.L1228
	.byte	3,1,1,5,27,7,9
	.half	.L62-.L1229
	.byte	1,5,32,9
	.half	.L63-.L62
	.byte	3,2,1,5,25,9
	.half	.L1230-.L63
	.byte	3,125,1,9
	.half	.L1231-.L1230
	.byte	3,5,1,9
	.half	.L1232-.L1231
	.byte	3,126,1,5,44,7,9
	.half	.L1233-.L1232
	.byte	3,1,1,7,9
	.half	.L1234-.L1233
	.byte	3,1,1,5,25,7,9
	.half	.L64-.L1234
	.byte	1,5,33,9
	.half	.L66-.L64
	.byte	3,3,1,5,23,9
	.half	.L1235-.L66
	.byte	3,123,1,5,26,9
	.half	.L1236-.L1235
	.byte	3,6,1,9
	.half	.L1237-.L1236
	.byte	3,127,1,5,45,7,9
	.half	.L1238-.L1237
	.byte	3,1,1,5,26,7,9
	.half	.L67-.L1238
	.byte	1,5,24,9
	.half	.L68-.L67
	.byte	3,127,1,5,33,3,3,1,5,25,9
	.half	.L1239-.L68
	.byte	1,5,31,3,3,1,5,23,9
	.half	.L1240-.L1239
	.byte	1,5,83,3,123,1,5,25,9
	.half	.L61-.L1240
	.byte	3,9,1,9
	.half	.L1241-.L61
	.byte	3,1,1,9
	.half	.L916-.L1241
	.byte	3,1,1,9
	.half	.L1242-.L916
	.byte	3,1,1,5,18,9
	.half	.L1243-.L1242
	.byte	3,1,1,5,25,9
	.half	.L1244-.L1243
	.byte	1,9
	.half	.L1245-.L1244
	.byte	3,1,1,9
	.half	.L1246-.L1245
	.byte	3,1,1,5,33,9
	.half	.L69-.L1246
	.byte	3,3,1,5,1,9
	.half	.L1247-.L69
	.byte	3,1,1,7,9
	.half	.L324-.L1247
	.byte	0,1,1
.L1224:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_ranges'
.L323:
	.word	-1,.L163,0,.L324-.L163,0,0
.L646:
	.word	-1,.L163,0,.L641-.L163,-1,.L165,0,.L444-.L165,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_info'
.L325:
	.word	399
	.half	3
	.word	.L326
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L328,.L327
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupHistogram',0,1,180,6,6,1,1,1
	.word	.L167,.L648,.L166
	.byte	4
	.byte	'slot',0,1,180,6,47
	.word	.L470,.L649
	.byte	4
	.byte	'passId',0,1,180,6,67
	.word	.L573,.L650
	.byte	4
	.byte	'config',0,1,180,6,105
	.word	.L651,.L652
	.byte	5
	.word	.L167,.L648
	.byte	6
	.word	.L653
	.byte	7
	.byte	'unldrConf',0,1,185,6,35
	.word	.L625,.L657
	.byte	0,6
	.word	.L658
	.byte	7
	.byte	'unldrConf2',0,1,207,6,36
	.word	.L661,.L662
	.byte	0,6
	.word	.L663
	.byte	7
	.byte	'unldrConf',0,1,222,6,35
	.word	.L625,.L667
	.byte	0,6
	.word	.L668
	.byte	7
	.byte	'unldrConf2',0,1,235,6,36
	.word	.L661,.L670
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_abbrev'
.L326:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,11,1,85
	.byte	6,0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_line'
.L327:
	.word	.L1249-.L1248
.L1248:
	.half	3
	.word	.L1251-.L1250
.L1250:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1251:
	.byte	5,36,7,0,5,2
	.word	.L167
	.byte	3,185,6,1,5,43,9
	.half	.L918-.L167
	.byte	1,5,44,9
	.half	.L654-.L918
	.byte	3,22,1,5,5,9
	.half	.L659-.L654
	.byte	3,102,1,5,54,7,9
	.half	.L655-.L659
	.byte	3,4,1,5,40,9
	.half	.L917-.L655
	.byte	3,3,1,5,32,9
	.half	.L1252-.L917
	.byte	1,5,42,3,3,1,5,34,9
	.half	.L1253-.L1252
	.byte	1,5,42,3,3,1,5,34,9
	.half	.L1254-.L1253
	.byte	1,5,38,3,3,1,5,30,9
	.half	.L1255-.L1254
	.byte	1,5,51,3,3,1,5,43,9
	.half	.L1256-.L1255
	.byte	1,3,2,1,5,56,9
	.half	.L656-.L1256
	.byte	3,5,1,5,39,9
	.half	.L919-.L656
	.byte	3,3,1,5,56,9
	.half	.L660-.L919
	.byte	3,103,1,5,72,9
	.half	.L70-.L660
	.byte	3,37,1,5,46,9
	.half	.L664-.L70
	.byte	3,15,1,5,43,9
	.half	.L665-.L664
	.byte	3,115,1,9
	.half	.L1257-.L665
	.byte	3,1,1,9
	.half	.L1258-.L1257
	.byte	3,1,1,9
	.half	.L1259-.L1258
	.byte	3,1,1,9
	.half	.L1260-.L1259
	.byte	3,1,1,3,2,1,5,74,9
	.half	.L666-.L1260
	.byte	3,5,1,5,44,9
	.half	.L920-.L666
	.byte	3,1,1,9
	.half	.L71-.L920
	.byte	3,1,1,3,1,1,5,1,9
	.half	.L669-.L71
	.byte	3,3,1,7,9
	.half	.L329-.L669
	.byte	0,1,1
.L1249:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_ranges'
.L328:
	.word	-1,.L167,0,.L329-.L167,0,0
.L653:
	.word	-1,.L167,0,.L654-.L167,.L655-.L167,.L656-.L167,0,0
.L658:
	.word	-1,.L167,.L654-.L167,.L659-.L167,.L656-.L167,.L660-.L167,0,0
.L663:
	.word	-1,.L167,.L70-.L167,.L664-.L167,.L665-.L167,.L666-.L167,0,0
.L668:
	.word	-1,.L167,.L664-.L167,.L665-.L167,.L666-.L167,.L669-.L167,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_info'
.L330:
	.word	501
	.half	3
	.word	.L331
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L333,.L332
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupInput',0,1,245,6,6,1,1,1
	.word	.L169,.L671,.L168
	.byte	4
	.byte	'slot',0,1,245,6,43
	.word	.L470,.L672
	.byte	4
	.byte	'config',0,1,245,6,78
	.word	.L673,.L674
	.byte	5
	.word	.L169,.L671
	.byte	6
	.byte	'idConf',0,1,248,6,21
	.word	.L492,.L675
	.byte	7
	.word	.L676
	.byte	6
	.byte	'idConf2',0,1,145,7,30
	.word	.L681,.L682
	.byte	0,5
	.word	.L680,.L72
	.byte	6
	.byte	'pactr',0,1,161,7,27
	.word	.L683,.L684
	.byte	0,5
	.word	.L685,.L686
	.byte	6
	.byte	'idRmConf',0,1,191,7,32
	.word	.L687,.L688
	.byte	0,5
	.word	.L686,.L689
	.byte	6
	.byte	'ilo',0,1,217,7,31
	.word	.L690,.L691
	.byte	0,5
	.word	.L689,.L692
	.byte	6
	.byte	'olo',0,1,224,7,31
	.word	.L693,.L694
	.byte	0,5
	.word	.L692,.L695
	.byte	6
	.byte	'blo',0,1,231,7,31
	.word	.L696,.L697
	.byte	0,5
	.word	.L695,.L698
	.byte	6
	.byte	'iolr',0,1,239,7,32
	.word	.L699,.L700
	.byte	0,5
	.word	.L698,.L701
	.byte	6
	.byte	'blr',0,1,247,7,31
	.word	.L506,.L702
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_abbrev'
.L331:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,11,1,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_line'
.L332:
	.word	.L1262-.L1261
.L1261:
	.half	3
	.word	.L1264-.L1263
.L1263:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1264:
	.byte	5,33,7,0,5,2
	.word	.L169
	.byte	3,248,6,1,5,26,9
	.half	.L921-.L169
	.byte	3,1,1,5,18,9
	.half	.L1265-.L921
	.byte	1,5,5,9
	.half	.L1266-.L1265
	.byte	3,2,1,5,42,7,9
	.half	.L1267-.L1266
	.byte	3,5,1,5,39,9
	.half	.L677-.L1267
	.byte	3,17,1,5,29,9
	.half	.L678-.L677
	.byte	3,111,1,5,42,3,3,1,5,29,9
	.half	.L1268-.L678
	.byte	1,5,43,3,3,1,5,56,9
	.half	.L1269-.L1268
	.byte	1,5,30,9
	.half	.L1270-.L1269
	.byte	1,5,41,3,3,1,5,51,9
	.half	.L1271-.L1270
	.byte	1,5,28,9
	.half	.L1272-.L1271
	.byte	1,5,39,3,3,1,5,52,9
	.half	.L1273-.L1272
	.byte	1,5,26,9
	.half	.L1274-.L1273
	.byte	1,5,43,3,8,1,5,30,9
	.half	.L679-.L1274
	.byte	1,5,43,3,3,1,5,30,9
	.half	.L1275-.L679
	.byte	1,5,43,3,3,1,5,30,9
	.half	.L922-.L1275
	.byte	1,3,2,1,5,34,9
	.half	.L680-.L922
	.byte	3,5,1,5,37,9
	.half	.L924-.L680
	.byte	3,3,1,5,24,9
	.half	.L923-.L924
	.byte	1,5,40,3,3,1,5,27,9
	.half	.L1276-.L923
	.byte	1,5,38,3,3,1,5,25,9
	.half	.L1277-.L1276
	.byte	1,5,39,3,3,1,5,26,9
	.half	.L1278-.L1277
	.byte	1,5,39,3,3,1,5,26,9
	.half	.L1279-.L1278
	.byte	1,5,40,3,3,1,5,27,9
	.half	.L1280-.L1279
	.byte	1,3,2,1,5,21,9
	.half	.L72-.L1280
	.byte	3,4,1,5,42,9
	.half	.L685-.L72
	.byte	3,6,1,5,43,9
	.half	.L925-.L685
	.byte	3,3,1,5,31,9
	.half	.L1281-.L925
	.byte	1,5,41,3,3,1,5,29,9
	.half	.L1282-.L1281
	.byte	1,5,43,3,3,1,5,31,9
	.half	.L1283-.L1282
	.byte	1,5,39,3,3,1,5,27,9
	.half	.L1284-.L1283
	.byte	1,5,43,3,3,1,5,54,9
	.half	.L1285-.L1284
	.byte	1,5,31,9
	.half	.L1286-.L1285
	.byte	1,5,44,3,3,1,5,32,9
	.half	.L1287-.L1286
	.byte	1,3,2,1,5,48,9
	.half	.L686-.L1287
	.byte	3,6,1,5,43,9
	.half	.L926-.L686
	.byte	3,1,1,5,31,9
	.half	.L1288-.L926
	.byte	1,3,1,1,5,48,9
	.half	.L689-.L1288
	.byte	3,5,1,5,43,9
	.half	.L927-.L689
	.byte	3,1,1,5,31,9
	.half	.L1289-.L927
	.byte	1,3,1,1,5,48,9
	.half	.L692-.L1289
	.byte	3,5,1,5,43,9
	.half	.L928-.L692
	.byte	3,1,1,5,31,9
	.half	.L1290-.L928
	.byte	1,3,1,1,5,44,9
	.half	.L695-.L1290
	.byte	3,7,1,5,50,9
	.half	.L1291-.L695
	.byte	3,127,1,5,61,9
	.half	.L929-.L1291
	.byte	3,1,1,5,32,9
	.half	.L1292-.L929
	.byte	1,5,44,3,1,1,5,61,9
	.half	.L1293-.L1292
	.byte	1,5,32,9
	.half	.L1294-.L1293
	.byte	1,3,1,1,5,43,9
	.half	.L698-.L1294
	.byte	3,6,1,5,48,9
	.half	.L1295-.L698
	.byte	3,127,1,5,58,9
	.half	.L930-.L1295
	.byte	3,1,1,5,31,9
	.half	.L1296-.L930
	.byte	1,3,1,1,5,1,9
	.half	.L701-.L1296
	.byte	3,3,1,7,9
	.half	.L334-.L701
	.byte	0,1,1
.L1262:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_ranges'
.L333:
	.word	-1,.L169,0,.L334-.L169,0,0
.L676:
	.word	-1,.L169,.L677-.L169,.L678-.L169,.L679-.L169,.L680-.L169,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_info'
.L335:
	.word	280
	.half	3
	.word	.L336
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L338,.L337
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupLocalMax',0,1,128,8,6,1,1,1
	.word	.L171,.L703,.L170
	.byte	4
	.byte	'slot',0,1,128,8,46
	.word	.L470,.L704
	.byte	4
	.byte	'config',0,1,128,8,81
	.word	.L705,.L706
	.byte	5
	.word	.L171,.L703
	.byte	6
	.byte	'lclmax',0,1,130,8,20
	.word	.L707,.L708
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_abbrev'
.L336:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_line'
.L337:
	.word	.L1298-.L1297
.L1297:
	.half	3
	.word	.L1300-.L1299
.L1299:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1300:
	.byte	5,14,7,0,5,2
	.word	.L171
	.byte	3,130,8,1,5,5,3,2,1,5,32,7,9
	.half	.L931-.L171
	.byte	3,2,1,9
	.half	.L932-.L931
	.byte	3,3,1,9
	.half	.L1301-.L932
	.byte	3,6,1,5,24,9
	.half	.L1302-.L1301
	.byte	3,122,1,5,32,3,3,1,5,24,9
	.half	.L1303-.L1302
	.byte	1,9
	.half	.L1304-.L1303
	.byte	3,3,1,5,32,9
	.half	.L1305-.L1304
	.byte	3,3,1,5,24,9
	.half	.L1306-.L1305
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L1307-.L1306
	.byte	1,5,20,9
	.half	.L73-.L1307
	.byte	3,3,1,5,1,9
	.half	.L1308-.L73
	.byte	3,1,1,7,9
	.half	.L339-.L1308
	.byte	0,1,1
.L1298:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_ranges'
.L338:
	.word	-1,.L171,0,.L339-.L171,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_info'
.L340:
	.word	294
	.half	3
	.word	.L341
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L343,.L342
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupMagnitude',0,1,157,8,6,1,1,1
	.word	.L173,.L709,.L172
	.byte	4
	.byte	'slot',0,1,157,8,47
	.word	.L470,.L710
	.byte	4
	.byte	'config',0,1,157,8,77
	.word	.L711,.L712
	.byte	5
	.word	.L173,.L709
	.byte	5
	.word	.L713,.L74
	.byte	6
	.byte	'magapprox',0,1,161,8,27
	.word	.L714,.L715
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_abbrev'
.L341:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_line'
.L342:
	.word	.L1310-.L1309
.L1309:
	.half	3
	.word	.L1312-.L1311
.L1311:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1312:
	.byte	5,5,7,0,5,2
	.word	.L173
	.byte	3,158,8,1,5,27,7,9
	.half	.L713-.L173
	.byte	3,3,1,5,35,3,2,1,5,27,9
	.half	.L933-.L713
	.byte	1,5,35,3,1,1,5,27,9
	.half	.L1313-.L933
	.byte	1,5,30,3,125,1,5,29,9
	.half	.L74-.L1313
	.byte	3,9,1,5,27,9
	.half	.L75-.L74
	.byte	1,5,1,9
	.half	.L1314-.L75
	.byte	3,2,1,7,9
	.half	.L344-.L1314
	.byte	0,1,1
.L1310:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_ranges'
.L343:
	.word	-1,.L173,0,.L344-.L173,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_info'
.L345:
	.word	378
	.half	3
	.word	.L346
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L348,.L347
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupMath1',0,1,176,8,6,1,1,1
	.word	.L175,.L716,.L174
	.byte	4
	.byte	'slot',0,1,176,8,43
	.word	.L470,.L717
	.byte	4
	.byte	'passId',0,1,176,8,63
	.word	.L573,.L718
	.byte	4
	.byte	'config',0,1,176,8,97
	.word	.L719,.L720
	.byte	5
	.word	.L175,.L716
	.byte	6
	.word	.L721
	.byte	7
	.byte	'ldrConf',0,1,179,8,29
	.word	.L633,.L727
	.byte	0,6
	.word	.L728
	.byte	7
	.byte	'i',0,1,210,8,12
	.word	.L474,.L731
	.byte	6
	.word	.L735
	.byte	7
	.byte	'ant01',0,1,214,8,28
	.word	.L739,.L740
	.byte	0,0,6
	.word	.L732
	.byte	7
	.byte	'ldrConf2',0,1,200,8,30
	.word	.L733,.L734
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_abbrev'
.L346:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,11,1,85
	.byte	6,0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_line'
.L347:
	.word	.L1316-.L1315
.L1315:
	.half	3
	.word	.L1318-.L1317
.L1317:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1318:
	.byte	5,30,7,0,5,2
	.word	.L175
	.byte	3,179,8,1,5,32,9
	.half	.L934-.L175
	.byte	3,3,1,5,46,9
	.half	.L1319-.L934
	.byte	3,125,1,9
	.half	.L722-.L1319
	.byte	3,32,1,5,24,9
	.half	.L723-.L722
	.byte	3,99,1,5,32,3,1,1,5,56,9
	.half	.L724-.L723
	.byte	3,17,1,5,24,9
	.half	.L725-.L724
	.byte	3,111,1,5,33,3,3,1,5,25,9
	.half	.L1320-.L725
	.byte	1,5,34,3,3,1,5,26,9
	.half	.L1321-.L1320
	.byte	1,5,53,3,3,1,5,37,9
	.half	.L1322-.L1321
	.byte	1,3,2,1,5,25,9
	.half	.L726-.L1322
	.byte	3,22,1,5,66,9
	.half	.L729-.L726
	.byte	3,112,1,5,54,9
	.half	.L935-.L729
	.byte	3,1,1,5,38,9
	.half	.L1323-.L935
	.byte	1,5,46,3,1,1,5,38,9
	.half	.L1324-.L1323
	.byte	1,5,54,3,1,1,5,38,9
	.half	.L1325-.L1324
	.byte	1,3,1,1,5,47,9
	.half	.L730-.L1325
	.byte	3,10,1,5,70,9
	.half	.L76-.L730
	.byte	1,5,39,9
	.half	.L936-.L76
	.byte	1,5,70,3,1,1,5,49,9
	.half	.L736-.L936
	.byte	3,124,1,5,39,9
	.half	.L737-.L736
	.byte	3,4,1,3,1,1,5,46,3,123,1,5,1,7,9
	.half	.L738-.L737
	.byte	3,7,1,7,9
	.half	.L349-.L738
	.byte	0,1,1
.L1316:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_ranges'
.L348:
	.word	-1,.L175,0,.L349-.L175,0,0
.L721:
	.word	-1,.L175,0,.L722-.L175,.L723-.L175,.L724-.L175,.L725-.L175,.L726-.L175,0,0
.L728:
	.word	-1,.L175,.L722-.L175,.L723-.L175,.L726-.L175,.L729-.L175,.L730-.L175,.L716-.L175,0,0
.L732:
	.word	-1,.L175,.L724-.L175,.L725-.L175,.L729-.L175,.L730-.L175,0,0
.L735:
	.word	-1,.L175,.L76-.L175,.L736-.L175,.L737-.L175,.L738-.L175,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_info'
.L350:
	.word	296
	.half	3
	.word	.L351
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L353,.L352
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupNci',0,1,222,8,6,1,1,1
	.word	.L177,.L741,.L176
	.byte	4
	.byte	'slot',0,1,222,8,41
	.word	.L470,.L742
	.byte	4
	.byte	'passId',0,1,222,8,61
	.word	.L573,.L743
	.byte	4
	.byte	'config',0,1,222,8,93
	.word	.L744,.L745
	.byte	5
	.word	.L177,.L741
	.byte	6
	.byte	'ncictrl',0,1,224,8,24
	.word	.L746,.L747
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_abbrev'
.L351:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_line'
.L352:
	.word	.L1327-.L1326
.L1326:
	.half	3
	.word	.L1329-.L1328
.L1328:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1329:
	.byte	5,15,7,0,5,2
	.word	.L177
	.byte	3,224,8,1,5,5,3,2,1,5,30,7,9
	.half	.L940-.L177
	.byte	3,2,1,5,29,9
	.half	.L1330-.L940
	.byte	1,5,45,9
	.half	.L1331-.L1330
	.byte	1,5,30,9
	.half	.L937-.L1331
	.byte	3,3,1,5,34,9
	.half	.L938-.L937
	.byte	3,6,1,5,26,9
	.half	.L1332-.L938
	.byte	1,5,33,3,3,1,5,25,9
	.half	.L1333-.L1332
	.byte	1,5,14,9
	.half	.L77-.L1333
	.byte	3,3,1,5,32,9
	.half	.L939-.L77
	.byte	1,5,1,9
	.half	.L1334-.L939
	.byte	3,1,1,7,9
	.half	.L354-.L1334
	.byte	0,1,1
.L1327:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_ranges'
.L353:
	.word	-1,.L177,0,.L354-.L177,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_info'
.L355:
	.word	359
	.half	3
	.word	.L356
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L358,.L357
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupNciWeights',0,1,248,8,6,1,1,1
	.word	.L179,.L748,.L178
	.byte	4
	.byte	'slot',0,1,248,8,48
	.word	.L470,.L749
	.byte	4
	.byte	'weights',0,1,248,8,61
	.word	.L750,.L751
	.byte	5
	.word	.L179,.L748
	.byte	6
	.byte	'nciScalar0',0,1,250,8,25
	.word	.L752,.L753
	.byte	6
	.byte	'nciScalar1',0,1,251,8,25
	.word	.L754,.L755
	.byte	6
	.byte	'nciScalar2',0,1,252,8,25
	.word	.L756,.L757
	.byte	6
	.byte	'nciScalar3',0,1,253,8,25
	.word	.L758,.L759
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_abbrev'
.L356:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_line'
.L357:
	.word	.L1336-.L1335
.L1335:
	.half	3
	.word	.L1338-.L1337
.L1337:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1338:
	.byte	5,37,7,0,5,2
	.word	.L179
	.byte	3,254,8,1,9
	.half	.L941-.L179
	.byte	3,1,1,9
	.half	.L942-.L941
	.byte	3,1,1,9
	.half	.L944-.L942
	.byte	3,1,1,5,5,9
	.half	.L945-.L944
	.byte	3,2,1,5,36,7,9
	.half	.L1339-.L945
	.byte	3,3,1,5,27,9
	.half	.L1340-.L1339
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1341-.L1340
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1342-.L1341
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1343-.L1342
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1344-.L1343
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1345-.L1344
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1346-.L1345
	.byte	1,5,36,3,1,1,5,27,9
	.half	.L1347-.L1346
	.byte	1,5,39,3,121,1,5,22,9
	.half	.L78-.L1347
	.byte	3,11,1,9
	.half	.L1348-.L78
	.byte	3,1,1,9
	.half	.L943-.L1348
	.byte	3,2,1,5,25,9
	.half	.L79-.L943
	.byte	3,3,1,9
	.half	.L946-.L79
	.byte	3,1,1,9
	.half	.L947-.L946
	.byte	3,1,1,9
	.half	.L948-.L947
	.byte	3,1,1,5,1,9
	.half	.L1349-.L948
	.byte	3,1,1,7,9
	.half	.L359-.L1349
	.byte	0,1,1
.L1336:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_ranges'
.L358:
	.word	-1,.L179,0,.L359-.L179,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_info'
.L360:
	.word	301
	.half	3
	.word	.L361
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L363,.L362
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupPowerChannel',0,1,159,9,6,1,1,1
	.word	.L181,.L760,.L180
	.byte	4
	.byte	'slot',0,1,159,9,50
	.word	.L470,.L761
	.byte	4
	.byte	'passId',0,1,159,9,70
	.word	.L573,.L762
	.byte	4
	.byte	'config',0,1,159,9,110
	.word	.L763,.L764
	.byte	5
	.word	.L765
	.byte	6
	.byte	'pwrctrl',0,1,161,9,24
	.word	.L766,.L767
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_abbrev'
.L361:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_line'
.L362:
	.word	.L1351-.L1350
.L1350:
	.half	3
	.word	.L1353-.L1352
.L1352:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1353:
	.byte	5,26,7,0,5,2
	.word	.L181
	.byte	3,161,9,1,5,41,9
	.half	.L949-.L181
	.byte	1,5,5,9
	.half	.L950-.L949
	.byte	3,2,1,5,1,9
	.half	.L1354-.L950
	.byte	3,15,1,7,9
	.half	.L364-.L1354
	.byte	0,1,1
.L1351:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_ranges'
.L363:
	.word	-1,.L181,0,.L364-.L181,0,0
.L765:
	.word	-1,.L181,0,.L760-.L181,-1,.L183,0,.L434-.L183,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_info'
.L365:
	.word	310
	.half	3
	.word	.L366
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L368,.L367
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupSidebandStatistics',0,1,182,9,6,1,1,1
	.word	.L185,.L768,.L184
	.byte	4
	.byte	'slot',0,1,182,9,56
	.word	.L470,.L769
	.byte	4
	.byte	'passId',0,1,182,9,76
	.word	.L573,.L770
	.byte	4
	.byte	'config',0,1,182,9,123
	.word	.L771,.L772
	.byte	5
	.word	.L185,.L768
	.byte	6
	.byte	'sbctrl',0,1,184,9,23
	.word	.L773,.L774
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_abbrev'
.L366:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_line'
.L367:
	.word	.L1356-.L1355
.L1355:
	.half	3
	.word	.L1358-.L1357
.L1357:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1358:
	.byte	5,25,7,0,5,2
	.word	.L185
	.byte	3,184,9,1,5,39,9
	.half	.L951-.L185
	.byte	1,5,5,9
	.half	.L952-.L951
	.byte	3,2,1,5,1,9
	.half	.L1359-.L952
	.byte	3,15,1,7,9
	.half	.L369-.L1359
	.byte	0,1,1
.L1356:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_ranges'
.L368:
	.word	-1,.L185,0,.L369-.L185,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_info'
.L370:
	.word	318
	.half	3
	.word	.L371
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L373,.L372
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupSummation',0,1,205,9,6,1,1,1
	.word	.L187,.L775,.L186
	.byte	4
	.byte	'slot',0,1,205,9,47
	.word	.L470,.L776
	.byte	4
	.byte	'passId',0,1,205,9,67
	.word	.L573,.L777
	.byte	4
	.byte	'config',0,1,205,9,105
	.word	.L778,.L779
	.byte	5
	.word	.L780
	.byte	6
	.byte	'pwrSum',0,1,207,9,24
	.word	.L781,.L782
	.byte	6
	.byte	'sumctrl',0,1,208,9,24
	.word	.L783,.L784
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_abbrev'
.L371:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_line'
.L372:
	.word	.L1361-.L1360
.L1360:
	.half	3
	.word	.L1363-.L1362
.L1362:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1363:
	.byte	5,26,7,0,5,2
	.word	.L187
	.byte	3,208,9,1,5,40,9
	.half	.L954-.L187
	.byte	3,1,1,5,17,9
	.half	.L957-.L954
	.byte	3,17,1,5,5,3,113,1,5,32,7,9
	.half	.L1364-.L957
	.byte	3,3,1,5,24,9
	.half	.L1365-.L1364
	.byte	1,5,35,3,3,1,5,27,9
	.half	.L956-.L1365
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L1366-.L956
	.byte	1,5,34,3,3,1,5,26,9
	.half	.L1367-.L1366
	.byte	1,5,36,3,3,1,5,28,9
	.half	.L1368-.L1367
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L1369-.L1368
	.byte	1,5,50,3,113,1,5,28,9
	.half	.L84-.L1369
	.byte	3,19,1,5,18,9
	.half	.L958-.L84
	.byte	3,1,1,5,28,9
	.half	.L1370-.L958
	.byte	1,9
	.half	.L1371-.L1370
	.byte	3,1,1,9
	.half	.L1372-.L1371
	.byte	3,2,1,9
	.half	.L1373-.L1372
	.byte	3,127,1,9
	.half	.L1374-.L1373
	.byte	3,2,1,5,32,9
	.half	.L85-.L1374
	.byte	3,3,1,9
	.half	.L1375-.L85
	.byte	3,1,1,5,1,9
	.half	.L1376-.L1375
	.byte	3,1,1,7,9
	.half	.L374-.L1376
	.byte	0,1,1
.L1361:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_ranges'
.L373:
	.word	-1,.L187,0,.L374-.L187,0,0
.L780:
	.word	-1,.L187,0,.L775-.L187,-1,.L189,0,.L459-.L189,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_info'
.L375:
	.word	253
	.half	3
	.word	.L376
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L378,.L377
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_swTrigger',0,1,247,9,6,1,1,1
	.word	.L191,.L785,.L190
	.byte	4
	.byte	'spu',0,1,247,9,32
	.word	.L477,.L786
	.byte	5
	.word	.L191,.L785
	.byte	6
	.byte	'ctrl',0,1,249,9,18
	.word	.L519,.L787
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_abbrev'
.L376:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_line'
.L377:
	.word	.L1378-.L1377
.L1377:
	.half	3
	.word	.L1380-.L1379
.L1379:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1380:
	.byte	5,23,7,0,5,2
	.word	.L191
	.byte	3,249,9,1,5,11,9
	.half	.L959-.L191
	.byte	3,3,1,5,17,9
	.half	.L1381-.L959
	.byte	1,9
	.half	.L1382-.L1381
	.byte	3,3,1,9
	.half	.L1383-.L1382
	.byte	3,3,1,5,1,9
	.half	.L1384-.L1383
	.byte	3,1,1,7,9
	.half	.L379-.L1384
	.byte	0,1,1
.L1378:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_ranges'
.L378:
	.word	-1,.L191,0,.L379-.L191,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_info'
.L380:
	.word	287
	.half	3
	.word	.L381
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L383,.L382
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_calculateRegisterCrc',0,1,184,10,8
	.word	.L474
	.byte	1,1,1
	.word	.L199,.L788,.L198
	.byte	4
	.byte	'slot',0,1,184,10,55
	.word	.L470,.L789
	.byte	5
	.word	.L199,.L788
	.byte	6
	.byte	'slotTmp',0,1,186,10,23
	.word	.L790,.L791
	.byte	6
	.byte	'k',0,1,187,10,23
	.word	.L474,.L792
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_abbrev'
.L381:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_line'
.L382:
	.word	.L1386-.L1385
.L1385:
	.half	3
	.word	.L1388-.L1387
.L1387:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1388:
	.byte	5,8,7,0,5,2
	.word	.L199
	.byte	3,183,10,1,5,40,9
	.half	.L970-.L199
	.byte	3,6,1,5,26,9
	.half	.L1389-.L970
	.byte	3,3,1,5,21,9
	.half	.L91-.L1389
	.byte	3,2,1,5,16,9
	.half	.L1390-.L91
	.byte	1,5,26,3,126,1,5,67,7,9
	.half	.L1391-.L1390
	.byte	3,6,1,5,65,1,5,9,9
	.half	.L1392-.L1391
	.byte	3,28,1,5,65,9
	.half	.L1393-.L1392
	.byte	3,101,1,5,22,9
	.half	.L1394-.L1393
	.byte	3,25,1,5,65,9
	.half	.L1395-.L1394
	.byte	3,104,1,9
	.half	.L1396-.L1395
	.byte	3,1,1,9
	.half	.L1397-.L1396
	.byte	3,1,1,9
	.half	.L1398-.L1397
	.byte	3,1,1,9
	.half	.L1399-.L1398
	.byte	3,1,1,5,22,9
	.half	.L1400-.L1399
	.byte	3,3,1,5,38,9
	.half	.L1401-.L1400
	.byte	1,5,22,9
	.half	.L1402-.L1401
	.byte	3,1,1,5,38,9
	.half	.L1403-.L1402
	.byte	1,5,23,9
	.half	.L1404-.L1403
	.byte	3,1,1,5,38,9
	.half	.L1405-.L1404
	.byte	1,5,23,9
	.half	.L1406-.L1405
	.byte	3,1,1,5,38,9
	.half	.L1407-.L1406
	.byte	1,9
	.half	.L1408-.L1407
	.byte	3,1,1,5,24,9
	.half	.L1409-.L1408
	.byte	3,1,1,5,38,9
	.half	.L1410-.L1409
	.byte	1,5,25,9
	.half	.L1411-.L1410
	.byte	3,1,1,5,38,9
	.half	.L1412-.L1411
	.byte	1,5,25,9
	.half	.L1413-.L1412
	.byte	3,1,1,5,38,9
	.half	.L1414-.L1413
	.byte	1,9
	.half	.L1415-.L1414
	.byte	3,1,1,5,25,9
	.half	.L1416-.L1415
	.byte	3,1,1,5,38,9
	.half	.L1417-.L1416
	.byte	1,5,25,9
	.half	.L1418-.L1417
	.byte	3,1,1,5,38,9
	.half	.L1419-.L1418
	.byte	1,9
	.half	.L1420-.L1419
	.byte	3,1,1,9
	.half	.L1421-.L1420
	.byte	3,1,1,5,20,9
	.half	.L1422-.L1421
	.byte	3,2,1,5,38,9
	.half	.L1423-.L1422
	.byte	1,5,25,9
	.half	.L1424-.L1423
	.byte	3,1,1,5,38,9
	.half	.L1425-.L1424
	.byte	1,5,34,9
	.half	.L92-.L1425
	.byte	3,4,1,5,48,9
	.half	.L1426-.L92
	.byte	1,5,35,9
	.half	.L1427-.L1426
	.byte	3,1,1,5,48,9
	.half	.L1428-.L1427
	.byte	1,5,33,9
	.half	.L1429-.L1428
	.byte	3,1,1,5,48,9
	.half	.L1430-.L1429
	.byte	1,9
	.half	.L1431-.L1430
	.byte	3,1,1,5,32,9
	.half	.L1432-.L1431
	.byte	3,1,1,5,48,9
	.half	.L1433-.L1432
	.byte	1,5,31,9
	.half	.L1434-.L1433
	.byte	3,1,1,5,48,9
	.half	.L1435-.L1434
	.byte	1,5,32,9
	.half	.L1436-.L1435
	.byte	3,1,1,5,48,9
	.half	.L1437-.L1436
	.byte	1,5,31,9
	.half	.L1438-.L1437
	.byte	3,1,1,5,48,9
	.half	.L1439-.L1438
	.byte	1,5,25,9
	.half	.L1440-.L1439
	.byte	3,119,1,5,22,1,5,24,7,9
	.half	.L1441-.L1440
	.byte	3,12,1,5,52,9
	.half	.L1442-.L1441
	.byte	3,7,1,5,43,1,5,38,9
	.half	.L971-.L1442
	.byte	3,121,1,5,24,9
	.half	.L1443-.L971
	.byte	3,1,1,5,38,9
	.half	.L1444-.L1443
	.byte	1,5,25,9
	.half	.L1445-.L1444
	.byte	3,1,1,5,38,9
	.half	.L1446-.L1445
	.byte	1,5,12,9
	.half	.L1447-.L1446
	.byte	3,1,1,5,38,9
	.half	.L1448-.L1447
	.byte	1,5,19,9
	.half	.L1449-.L1448
	.byte	3,2,1,5,38,9
	.half	.L1450-.L1449
	.byte	1,5,52,9
	.half	.L1451-.L1450
	.byte	3,2,1,5,1,7,9
	.half	.L384-.L1451
	.byte	3,1,0,1,1
.L1386:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_ranges'
.L383:
	.word	-1,.L199,0,.L384-.L199,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_info'
.L385:
	.word	346
	.half	3
	.word	.L386
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L388,.L387
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_writeConfigSlot',0,1,248,10,6,1,1,1
	.word	.L201,.L793,.L200
	.byte	4
	.byte	'spu',0,1,248,10,38
	.word	.L477,.L794
	.byte	4
	.byte	'slotNr',0,1,248,10,50
	.word	.L474,.L795
	.byte	4
	.byte	'slotValues',0,1,248,10,72
	.word	.L796,.L797
	.byte	5
	.word	.L201,.L793
	.byte	6
	.byte	'slot',0,1,250,10,24
	.word	.L470,.L798
	.byte	6
	.byte	'destReg',0,1,251,10,24
	.word	.L799,.L800
	.byte	6
	.byte	'finalReg',0,1,252,10,24
	.word	.L799,.L801
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_abbrev'
.L386:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_line'
.L387:
	.word	.L1453-.L1452
.L1452:
	.half	3
	.word	.L1455-.L1454
.L1454:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1455:
	.byte	5,6,7,0,5,2
	.word	.L201
	.byte	3,247,10,1,5,61,9
	.half	.L973-.L201
	.byte	3,2,1,5,33,9
	.half	.L972-.L973
	.byte	3,1,1,5,60,9
	.half	.L974-.L972
	.byte	3,1,1,5,32,9
	.half	.L975-.L974
	.byte	3,2,1,5,22,9
	.half	.L95-.L975
	.byte	3,2,1,5,20,9
	.half	.L1456-.L95
	.byte	1,5,21,9
	.half	.L94-.L1456
	.byte	3,126,1,5,32,9
	.half	.L1457-.L94
	.byte	1,5,17,7,9
	.half	.L1458-.L1457
	.byte	3,6,1,5,23,9
	.half	.L1459-.L1458
	.byte	1,5,1,9
	.half	.L1460-.L1459
	.byte	3,1,1,7,9
	.half	.L389-.L1460
	.byte	0,1,1
.L1453:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_ranges'
.L388:
	.word	-1,.L201,0,.L389-.L201,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_info'
.L390:
	.word	331
	.half	3
	.word	.L391
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L393,.L392
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_setupLog2PowerSummation',0,1,136,11,6,1,1,1
	.word	.L203,.L802,.L202
	.byte	4
	.byte	'slot',0,1,136,11,56
	.word	.L470,.L803
	.byte	4
	.byte	'passId',0,1,136,11,76
	.word	.L573,.L804
	.byte	4
	.byte	'config',0,1,136,11,123
	.word	.L805,.L806
	.byte	5
	.word	.L203,.L802
	.byte	6
	.byte	'pwrSum',0,1,138,11,24
	.word	.L781,.L807
	.byte	6
	.byte	'sumctrl',0,1,139,11,24
	.word	.L783,.L808
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_abbrev'
.L391:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_line'
.L392:
	.word	.L1462-.L1461
.L1461:
	.half	3
	.word	.L1464-.L1463
.L1463:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1464:
	.byte	5,26,7,0,5,2
	.word	.L203
	.byte	3,139,11,1,5,40,9
	.half	.L976-.L203
	.byte	3,1,1,5,5,9
	.half	.L977-.L976
	.byte	3,2,1,5,31,7,9
	.half	.L1465-.L977
	.byte	3,3,1,5,23,9
	.half	.L1466-.L1465
	.byte	1,5,35,3,3,1,5,27,9
	.half	.L978-.L1466
	.byte	1,5,49,3,125,1,5,27,9
	.half	.L96-.L978
	.byte	3,7,1,9
	.half	.L979-.L96
	.byte	3,1,1,5,32,9
	.half	.L97-.L979
	.byte	3,3,1,9
	.half	.L1467-.L97
	.byte	3,1,1,5,1,9
	.half	.L1468-.L1467
	.byte	3,1,1,7,9
	.half	.L394-.L1468
	.byte	0,1,1
.L1462:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_ranges'
.L393:
	.word	-1,.L203,0,.L394-.L203,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_info'
.L395:
	.word	237
	.half	3
	.word	.L396
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L398,.L397
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_enableModule',0,1,162,11,6,1,1,1
	.word	.L205,.L809,.L204
	.byte	4
	.byte	'spu',0,1,162,11,35
	.word	.L477,.L810
	.byte	5
	.word	.L205,.L809
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_abbrev'
.L396:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_line'
.L397:
	.word	.L1470-.L1469
.L1469:
	.half	3
	.word	.L1472-.L1471
.L1471:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1472:
	.byte	5,19,7,0,5,2
	.word	.L205
	.byte	3,163,11,1,5,1,9
	.half	.L980-.L205
	.byte	3,7,1,7,9
	.half	.L399-.L980
	.byte	0,1,1
.L1470:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_ranges'
.L398:
	.word	-1,.L205,0,.L399-.L205,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_info'
.L400:
	.word	236
	.half	3
	.word	.L401
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L403,.L402
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_resetModule',0,1,174,11,6,1,1,1
	.word	.L207,.L811,.L206
	.byte	4
	.byte	'spu',0,1,174,11,34
	.word	.L477,.L812
	.byte	5
	.word	.L207,.L811
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_abbrev'
.L401:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_line'
.L402:
	.word	.L1474-.L1473
.L1473:
	.half	3
	.word	.L1476-.L1475
.L1475:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1476:
	.byte	5,17,7,0,5,2
	.word	.L207
	.byte	3,176,11,1,5,15,9
	.half	.L1477-.L207
	.byte	3,3,1,5,22,9
	.half	.L1478-.L1477
	.byte	3,125,1,5,17,9
	.half	.L1479-.L1478
	.byte	3,1,1,5,22,9
	.half	.L1480-.L1479
	.byte	1,5,24,9
	.half	.L100-.L1480
	.byte	3,2,1,5,37,9
	.half	.L1481-.L100
	.byte	1,5,19,7,9
	.half	.L1482-.L1481
	.byte	3,3,1,5,24,9
	.half	.L1483-.L1482
	.byte	1,5,1,9
	.half	.L1484-.L1483
	.byte	3,1,1,7,9
	.half	.L404-.L1484
	.byte	0,1,1
.L1474:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_ranges'
.L403:
	.word	-1,.L207,0,.L404-.L207,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_info'
.L405:
	.word	235
	.half	3
	.word	.L406
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L408,.L407
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_waitReload',0,1,187,11,6,1,1,1
	.word	.L101,.L813,.L208
	.byte	4
	.byte	'spu',0,1,187,11,33
	.word	.L477,.L814
	.byte	5
	.word	.L101,.L813
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_abbrev'
.L406:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_line'
.L407:
	.word	.L1486-.L1485
.L1485:
	.half	3
	.word	.L1488-.L1487
.L1487:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1488:
	.byte	5,23,7,0,5,2
	.word	.L101
	.byte	3,188,11,1,5,57,9
	.half	.L1489-.L101
	.byte	1,5,1,7,9
	.half	.L1490-.L1489
	.byte	3,2,1,7,9
	.half	.L409-.L1490
	.byte	0,1,1
.L1486:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_ranges'
.L408:
	.word	-1,.L101,0,.L409-.L101,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_info'
.L410:
	.word	310
	.half	3
	.word	.L411
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L413,.L412
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_getFftOutputFormat',0,1,194,11,19
	.word	.L815
	.byte	1,1,1
	.word	.L210,.L816,.L209
	.byte	4
	.byte	'slot',0,1,194,11,64
	.word	.L470,.L817
	.byte	4
	.byte	'passNr',0,1,194,11,76
	.word	.L611,.L818
	.byte	5
	.word	.L210,.L816
	.byte	6
	.byte	'odpConf',0,1,196,11,25
	.word	.L630,.L819
	.byte	6
	.byte	'format',0,1,198,11,25
	.word	.L815,.L820
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_abbrev'
.L411:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_line'
.L412:
	.word	.L1492-.L1491
.L1491:
	.half	3
	.word	.L1494-.L1493
.L1493:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1494:
	.byte	5,44,7,0,5,2
	.word	.L210
	.byte	3,195,11,1,5,51,9
	.half	.L981-.L210
	.byte	1,5,22,9
	.half	.L982-.L981
	.byte	3,6,1,5,5,9
	.half	.L1495-.L982
	.byte	3,126,1,5,9,7,9
	.half	.L1496-.L1495
	.byte	3,2,1,5,20,7,9
	.half	.L1497-.L1496
	.byte	3,2,1,5,1,3,34,1,5,20,7,9
	.half	.L103-.L1497
	.byte	3,98,1,5,1,3,30,1,5,26,7,9
	.half	.L102-.L103
	.byte	3,105,1,5,13,9
	.half	.L983-.L102
	.byte	1,5,9,9
	.half	.L1498-.L983
	.byte	3,126,1,5,13,7,9
	.half	.L1499-.L1498
	.byte	3,2,1,5,24,7,9
	.half	.L1500-.L1499
	.byte	3,2,1,5,1,3,21,1,5,24,7,9
	.half	.L107-.L1500
	.byte	3,111,1,5,1,3,17,1,5,13,7,9
	.half	.L106-.L107
	.byte	3,116,1,5,1,3,12,1,7,9
	.half	.L414-.L106
	.byte	0,1,1
.L1492:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_ranges'
.L413:
	.word	-1,.L210,0,.L414-.L210,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_info'
.L415:
	.word	288
	.half	3
	.word	.L416
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L418,.L417
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_crc32single',0,1,135,10,19
	.word	.L474
	.byte	1,1
	.word	.L193,.L821,.L192
	.byte	4
	.byte	'data',0,1,135,10,45
	.word	.L474,.L822
	.byte	4
	.byte	'crc',0,1,135,10,58
	.word	.L474,.L823
	.byte	5
	.word	.L193,.L821
	.byte	6
	.byte	'i',0,1,138,10,12
	.word	.L824,.L825
	.byte	6
	.byte	'c',0,1,139,10,12
	.word	.L474,.L826
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_abbrev'
.L416:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_line'
.L417:
	.word	.L1502-.L1501
.L1501:
	.half	3
	.word	.L1504-.L1503
.L1503:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1504:
	.byte	5,19,7,0,5,2
	.word	.L193
	.byte	3,134,10,1,5,52,9
	.half	.L1505-.L193
	.byte	3,8,1,5,22,9
	.half	.L1506-.L1505
	.byte	3,126,1,5,31,9
	.half	.L86-.L1506
	.byte	3,2,1,5,52,9
	.half	.L1507-.L86
	.byte	1,5,31,9
	.half	.L1508-.L1507
	.byte	1,5,46,9
	.half	.L1509-.L1508
	.byte	1,5,27,9
	.half	.L1510-.L1509
	.byte	3,1,1,5,62,9
	.half	.L1511-.L1510
	.byte	3,127,1,5,27,3,1,1,5,19,9
	.half	.L962-.L1511
	.byte	3,127,1,5,18,9
	.half	.L1512-.L962
	.byte	3,1,1,5,46,9
	.half	.L961-.L1512
	.byte	1,5,42,9
	.half	.L963-.L961
	.byte	1,5,25,9
	.half	.L964-.L963
	.byte	1,5,22,3,125,1,5,5,7,9
	.half	.L1513-.L964
	.byte	3,6,1,5,1,3,1,1,7,9
	.half	.L419-.L1513
	.byte	0,1,1
.L1502:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_ranges'
.L418:
	.word	-1,.L193,0,.L419-.L193,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_info'
.L420:
	.word	259
	.half	3
	.word	.L421
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L423,.L422
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_crc32final',0,1,151,10,19
	.word	.L474
	.byte	1,1
	.word	.L195,.L827,.L194
	.byte	4
	.byte	'crc',0,1,151,10,44
	.word	.L474,.L828
	.byte	5
	.word	.L195,.L827
	.byte	6
	.byte	'crcTmp',0,1,153,10,12
	.word	.L474,.L829
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_abbrev'
.L421:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_line'
.L422:
	.word	.L1515-.L1514
.L1514:
	.half	3
	.word	.L1517-.L1516
.L1516:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1517:
	.byte	5,38,7,0,5,2
	.word	.L195
	.byte	3,157,10,1,5,17,1,5,32,9
	.half	.L1518-.L195
	.byte	1,5,15,9
	.half	.L965-.L1518
	.byte	1,5,38,9
	.half	.L1519-.L965
	.byte	3,1,1,5,32,9
	.half	.L1520-.L1519
	.byte	1,5,15,9
	.half	.L1521-.L1520
	.byte	1,5,38,9
	.half	.L1522-.L1521
	.byte	3,1,1,5,32,9
	.half	.L1523-.L1522
	.byte	1,5,15,9
	.half	.L1524-.L1523
	.byte	1,5,38,9
	.half	.L1525-.L1524
	.byte	3,1,1,5,32,9
	.half	.L1526-.L1525
	.byte	1,5,15,9
	.half	.L1527-.L1526
	.byte	1,5,21,9
	.half	.L1528-.L1527
	.byte	3,2,1,5,19,9
	.half	.L1529-.L1528
	.byte	1,5,1,3,1,1,7,9
	.half	.L424-.L1529
	.byte	0,1,1
.L1515:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_ranges'
.L423:
	.word	-1,.L195,0,.L424-.L195,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_info'
.L425:
	.word	295
	.half	3
	.word	.L426
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L428,.L427
	.byte	2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_crc32calculate',0,1,167,10,19
	.word	.L474
	.byte	1,1
	.word	.L197,.L830,.L196
	.byte	4
	.byte	'data',0,1,167,10,47
	.word	.L831,.L832
	.byte	4
	.byte	'count',0,1,167,10,60
	.word	.L474,.L833
	.byte	5
	.word	.L197,.L830
	.byte	6
	.byte	'crc',0,1,169,10,13
	.word	.L474,.L834
	.byte	6
	.byte	'i',0,1,170,10,13
	.word	.L474,.L835
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_abbrev'
.L426:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_line'
.L427:
	.word	.L1531-.L1530
.L1530:
	.half	3
	.word	.L1533-.L1532
.L1532:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1533:
	.byte	5,20,7,0,5,2
	.word	.L197
	.byte	3,168,10,1,5,31,3,4,1,5,26,9
	.half	.L966-.L197
	.byte	1,5,40,9
	.half	.L89-.L966
	.byte	3,2,1,5,45,9
	.half	.L1534-.L89
	.byte	1,5,13,9
	.half	.L967-.L1534
	.byte	1,5,26,3,126,1,5,29,7,9
	.half	.L969-.L967
	.byte	3,5,1,5,1,9
	.half	.L429-.L969
	.byte	3,3,0,1,1
.L1531:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_ranges'
.L428:
	.word	-1,.L197,0,.L429-.L197,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_2')
	.sect	'.debug_info'
.L430:
	.word	199
	.half	3
	.word	.L431
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L433,.L432
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_2',0,1,159,9,6,1
	.word	.L183,.L434,.L182
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_2')
	.sect	'.debug_abbrev'
.L431:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_2')
	.sect	'.debug_line'
.L432:
	.word	.L1536-.L1535
.L1535:
	.half	3
	.word	.L1538-.L1537
.L1537:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1538:
	.byte	5,5,7,0,5,2
	.word	.L183
	.byte	3,163,9,1,5,30,7,9
	.half	.L1539-.L183
	.byte	3,3,1,5,22,9
	.half	.L1540-.L1539
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L1541-.L1540
	.byte	1,5,39,3,125,1,5,24,9
	.half	.L80-.L1541
	.byte	3,7,1,9
	.half	.L1542-.L80
	.byte	3,1,1,5,32,9
	.half	.L81-.L1542
	.byte	3,3,1,9
	.half	.L434-.L81
	.byte	0,1,1,5,5,0,5,2
	.word	.L183
	.byte	3,186,9,1,5,29,7,9
	.half	.L1539-.L183
	.byte	3,3,1,5,21,9
	.half	.L1540-.L1539
	.byte	1,5,31,3,3,1,5,23,9
	.half	.L1541-.L1540
	.byte	1,5,38,3,125,1,5,23,9
	.half	.L80-.L1541
	.byte	3,7,1,9
	.half	.L1542-.L80
	.byte	3,1,1,5,31,9
	.half	.L81-.L1542
	.byte	3,3,1,5,32,9
	.half	.L1543-.L81
	.byte	3,105,1,7,9
	.half	.L434-.L1543
	.byte	0,1,1
.L1536:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_2')
	.sect	'.debug_ranges'
.L433:
	.word	-1,.L183,0,.L434-.L183,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_3')
	.sect	'.debug_info'
.L435:
	.word	199
	.half	3
	.word	.L436
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L438,.L437
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_3',0,1,164,2,6,1
	.word	.L135,.L439,.L134
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_3')
	.sect	'.debug_abbrev'
.L436:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_3')
	.sect	'.debug_line'
.L437:
	.word	.L1545-.L1544
.L1544:
	.half	3
	.word	.L1547-.L1546
.L1546:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1547:
	.byte	5,19,7,0,5,2
	.word	.L135
	.byte	3,166,2,1,5,5,9
	.half	.L1548-.L135
	.byte	1,5,19,7,9
	.half	.L1549-.L1548
	.byte	3,2,1,5,25,9
	.half	.L1550-.L1549
	.byte	1,5,26,9
	.half	.L26-.L1550
	.byte	3,2,1,5,36,9
	.half	.L1551-.L26
	.byte	1,5,5,7,9
	.half	.L25-.L1551
	.byte	3,124,1,7,9
	.half	.L439-.L25
	.byte	0,1,1,5,19,0,5,2
	.word	.L135
	.byte	3,163,11,1,5,5,9
	.half	.L1548-.L135
	.byte	1,5,19,7,9
	.half	.L1549-.L1548
	.byte	3,2,1,5,25,9
	.half	.L1550-.L1549
	.byte	1,5,26,9
	.half	.L26-.L1550
	.byte	3,2,1,5,36,9
	.half	.L1551-.L26
	.byte	1,5,5,7,9
	.half	.L25-.L1551
	.byte	3,255,118,1,7,9
	.half	.L439-.L25
	.byte	0,1,1
.L1545:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_3')
	.sect	'.debug_ranges'
.L438:
	.word	-1,.L135,0,.L439-.L135,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_4')
	.sect	'.debug_info'
.L440:
	.word	199
	.half	3
	.word	.L441
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L443,.L442
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_4',0,1,135,6,6,1
	.word	.L165,.L444,.L164
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_4')
	.sect	'.debug_abbrev'
.L441:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_4')
	.sect	'.debug_line'
.L442:
	.word	.L1553-.L1552
.L1552:
	.half	3
	.word	.L1555-.L1554
.L1554:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1555:
	.byte	5,32,7,0,5,2
	.word	.L165
	.byte	3,142,6,1,5,24,9
	.half	.L1556-.L165
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L915-.L1556
	.byte	1,9
	.half	.L444-.L915
	.byte	0,1,1,5,30,0,5,2
	.word	.L165
	.byte	3,231,8,1,5,22,9
	.half	.L1556-.L165
	.byte	1,5,32,3,3,1,5,24,9
	.half	.L915-.L1556
	.byte	1,3,167,125,1,7,9
	.half	.L444-.L915
	.byte	0,1,1
.L1553:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_4')
	.sect	'.debug_ranges'
.L443:
	.word	-1,.L165,0,.L444-.L165,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_5')
	.sect	'.debug_info'
.L445:
	.word	199
	.half	3
	.word	.L446
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L448,.L447
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_5',0,1,164,2,6,1
	.word	.L133,.L449,.L132
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_5')
	.sect	'.debug_abbrev'
.L446:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_5')
	.sect	'.debug_line'
.L447:
	.word	.L1558-.L1557
.L1557:
	.half	3
	.word	.L1560-.L1559
.L1559:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1560:
	.byte	5,69,7,0,5,2
	.word	.L133
	.byte	3,190,2,1,5,71,9
	.half	.L864-.L133
	.byte	3,127,1,9
	.half	.L449-.L864
	.byte	0,1,1,5,63,0,5,2
	.word	.L133
	.byte	3,195,2,1,5,75,9
	.half	.L864-.L133
	.byte	3,127,1,5,71,3,123,1,7,9
	.half	.L449-.L864
	.byte	0,1,1,5,64,0,5,2
	.word	.L133
	.byte	3,196,2,1,5,69,9
	.half	.L864-.L133
	.byte	3,127,1,5,71,3,122,1,7,9
	.half	.L449-.L864
	.byte	0,1,1,5,73,0,5,2
	.word	.L133
	.byte	3,197,2,1,5,70,9
	.half	.L864-.L133
	.byte	3,127,1,5,71,3,121,1,7,9
	.half	.L449-.L864
	.byte	0,1,1,5,71,0,5,2
	.word	.L133
	.byte	3,198,2,1,5,79,9
	.half	.L864-.L133
	.byte	3,127,1,5,71,3,120,1,7,9
	.half	.L449-.L864
	.byte	0,1,1
.L1558:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_5')
	.sect	'.debug_ranges'
.L448:
	.word	-1,.L133,0,.L449-.L133,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L450:
	.word	199
	.half	3
	.word	.L451
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L453,.L452
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_6',0,1,217,4,6,1
	.word	.L157,.L454,.L156
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L451:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L452:
	.word	.L1562-.L1561
.L1561:
	.half	3
	.word	.L1564-.L1563
.L1563:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1564:
	.byte	5,43,7,0,5,2
	.word	.L157
	.byte	3,254,4,1,5,35,9
	.half	.L888-.L157
	.byte	1,5,43,3,1,1,9
	.half	.L454-.L888
	.byte	0,1,1,5,39,0,5,2
	.word	.L157
	.byte	3,210,6,1,5,31,9
	.half	.L888-.L157
	.byte	1,5,52,3,3,1,5,43,9
	.half	.L889-.L888
	.byte	3,170,126,1,7,9
	.half	.L454-.L889
	.byte	0,1,1
.L1562:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L453:
	.word	-1,.L157,0,.L454-.L157,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L455:
	.word	199
	.half	3
	.word	.L456
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L458,.L457
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_7',0,1,205,9,6,1
	.word	.L189,.L459,.L188
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L456:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L457:
	.word	.L1566-.L1565
.L1565:
	.half	3
	.word	.L1568-.L1567
.L1567:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1568:
	.byte	5,26,7,0,5,2
	.word	.L189
	.byte	3,208,9,1,5,33,9
	.half	.L953-.L189
	.byte	1,5,41,9
	.half	.L1569-.L953
	.byte	1,9
	.half	.L459-.L1569
	.byte	0,1,1,5,26,0,5,2
	.word	.L189
	.byte	3,208,9,1,5,33,9
	.half	.L953-.L189
	.byte	3,187,1,1,5,41,9
	.half	.L1569-.L953
	.byte	1,9
	.half	.L955-.L1569
	.byte	3,197,126,1,7,9
	.half	.L459-.L955
	.byte	0,1,1
.L1566:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L458:
	.word	-1,.L189,0,.L459-.L189,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L460:
	.word	199
	.half	3
	.word	.L461
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L463,.L462
	.byte	2
	.word	.L211
	.byte	3
	.byte	'.cocofun_8',0,1,133,4,6,1
	.word	.L151,.L464,.L150
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L461:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L462:
	.word	.L1571-.L1570
.L1570:
	.half	3
	.word	.L1573-.L1572
.L1572:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0,0,0,0,0
.L1573:
	.byte	5,27,7,0,5,2
	.word	.L151
	.byte	3,136,4,1,5,26,9
	.half	.L879-.L151
	.byte	1,9
	.half	.L464-.L879
	.byte	0,1,1,5,36,0,5,2
	.word	.L151
	.byte	3,213,5,1,5,35,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,179,126,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,26,0,5,2
	.word	.L151
	.byte	3,137,6,1,5,25,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,255,125,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,36,0,5,2
	.word	.L151
	.byte	3,185,6,1,5,35,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,207,125,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,30,0,5,2
	.word	.L151
	.byte	3,179,8,1,5,29,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,213,123,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,14,0,5,2
	.word	.L151
	.byte	3,243,8,1,5,13,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,149,123,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,26,0,5,2
	.word	.L151
	.byte	3,161,9,1,5,25,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,231,122,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,25,0,5,2
	.word	.L151
	.byte	3,184,9,1,5,24,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,208,122,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,26,0,5,2
	.word	.L151
	.byte	3,208,9,1,5,25,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,184,122,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,26,0,5,2
	.word	.L151
	.byte	3,139,11,1,5,25,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,253,120,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1,5,44,0,5,2
	.word	.L151
	.byte	3,195,11,1,5,43,9
	.half	.L879-.L151
	.byte	1,5,26,9
	.half	.L1574-.L879
	.byte	3,197,120,1,7,9
	.half	.L464-.L1574
	.byte	0,1,1
.L1571:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L463:
	.word	-1,.L151,0,.L464-.L151,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crcTable')
	.sect	'.debug_info'
.L465:
	.word	193
	.half	3
	.word	.L466
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_crcTable',0,7,75,18
	.word	.L836
	.byte	1,5,3
	.word	IfxSpu_crcTable
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crcTable')
	.sect	'.debug_abbrev'
.L466:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_reflect8')
	.sect	'.debug_info'
.L467:
	.word	193
	.half	3
	.word	.L468
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Spu\\Std\\IfxSpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L211
	.byte	3
	.byte	'IfxSpu_reflect8',0,7,109,18
	.word	.L837
	.byte	1,5,3
	.word	IfxSpu_reflect8
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_reflect8')
	.sect	'.debug_abbrev'
.L468:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_2')
	.sect	'.debug_loc'
.L182:
	.word	-1,.L183,0,.L434-.L183
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_3')
	.sect	'.debug_loc'
.L134:
	.word	-1,.L135,0,.L439-.L135
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_4')
	.sect	'.debug_loc'
.L164:
	.word	-1,.L165,0,.L444-.L165
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_5')
	.sect	'.debug_loc'
.L132:
	.word	-1,.L133,0,.L449-.L133
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L156:
	.word	-1,.L157,0,.L454-.L157
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L188:
	.word	-1,.L189,0,.L459-.L189
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L150:
	.word	-1,.L151,0,.L464-.L151
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_loc'
.L198:
	.word	-1,.L199,0,.L970-.L199
	.half	2
	.byte	138,0
	.word	.L970-.L199,.L788-.L199
	.half	3
	.byte	138,128,4
	.word	.L788-.L199,.L788-.L199
	.half	2
	.byte	138,0
	.word	0,0
.L792:
	.word	0,0
.L789:
	.word	-1,.L199,0,.L971-.L199
	.half	1
	.byte	100
	.word	0,0
.L791:
	.word	-1,.L199,0,.L788-.L199
	.half	3
	.byte	145,128,124
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_loc'
.L112:
	.word	-1,.L113,0,.L469-.L113
	.half	2
	.byte	138,0
	.word	0,0
.L473:
	.word	-1,.L113,0,.L469-.L113
	.half	1
	.byte	101
	.word	0,0
.L475:
	.word	-1,.L113,0,.L469-.L113
	.half	1
	.byte	84
	.word	0,0
.L471:
	.word	-1,.L113,0,.L469-.L113
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_loc'
.L196:
	.word	-1,.L197,0,.L830-.L197
	.half	2
	.byte	138,0
	.word	0,0
.L833:
	.word	-1,.L197,0,.L89-.L197
	.half	1
	.byte	84
	.word	0,0
.L834:
	.word	-1,.L197,.L966-.L197,.L967-.L197
	.half	1
	.byte	85
	.word	.L967-.L197,.L968-.L197
	.half	1
	.byte	82
	.word	.L969-.L197,.L830-.L197
	.half	1
	.byte	85
	.word	.L968-.L197,.L830-.L197
	.half	1
	.byte	84
	.word	0,0
.L832:
	.word	-1,.L197,0,.L89-.L197
	.half	1
	.byte	100
	.word	0,0
.L835:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_loc'
.L194:
	.word	-1,.L195,0,.L827-.L195
	.half	2
	.byte	138,0
	.word	0,0
.L828:
	.word	-1,.L195,0,.L827-.L195
	.half	1
	.byte	84
	.word	0,0
.L829:
	.word	-1,.L195,.L965-.L195,.L827-.L195
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_loc'
.L192:
	.word	-1,.L193,0,.L960-.L193
	.half	2
	.byte	138,0
	.word	.L960-.L193,.L821-.L193
	.half	2
	.byte	138,8
	.word	.L821-.L193,.L821-.L193
	.half	2
	.byte	138,0
	.word	0,0
.L826:
	.word	-1,.L193,.L962-.L193,.L963-.L193
	.half	1
	.byte	95
	.word	0,0
.L823:
	.word	-1,.L193,0,.L961-.L193
	.half	1
	.byte	85
	.word	.L964-.L193,.L821-.L193
	.half	1
	.byte	85
	.word	0,0
.L822:
	.word	-1,.L193,0,.L821-.L193
	.half	2
	.byte	145,120
	.word	0,.L821-.L193
	.half	1
	.byte	84
	.word	0,0
.L825:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_loc'
.L114:
	.word	-1,.L115,0,.L476-.L115
	.half	2
	.byte	138,0
	.word	0,0
.L480:
	.word	-1,.L115,.L838-.L115,.L840-.L115
	.half	1
	.byte	82
	.word	.L841-.L115,.L476-.L115
	.half	1
	.byte	88
	.word	.L842-.L115,.L476-.L115
	.half	1
	.byte	84
	.word	0,0
.L478:
	.word	-1,.L115,0,.L838-.L115
	.half	1
	.byte	100
	.word	.L839-.L115,.L476-.L115
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_loc'
.L204:
	.word	-1,.L205,0,.L809-.L205
	.half	2
	.byte	138,0
	.word	0,0
.L810:
	.word	-1,.L205,.L135-.L205,.L439-.L205
	.half	1
	.byte	100
	.word	.L980-.L205,.L809-.L205
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_loc'
.L116:
	.word	-1,.L117,0,.L481-.L117
	.half	2
	.byte	138,0
	.word	0,0
.L484:
	.word	-1,.L117,.L843-.L117,.L2-.L117
	.half	1
	.byte	98
	.word	.L844-.L117,.L481-.L117
	.half	1
	.byte	98
	.word	0,0
.L483:
	.word	-1,.L117,0,.L481-.L117
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_loc'
.L118:
	.word	-1,.L119,0,.L485-.L119
	.half	2
	.byte	138,0
	.word	0,0
.L488:
	.word	-1,.L119,.L845-.L119,.L846-.L119
	.half	1
	.byte	98
	.word	.L846-.L119,.L8-.L119
	.half	1
	.byte	111
	.word	.L8-.L119,.L9-.L119
	.half	1
	.byte	98
	.word	.L9-.L119,.L847-.L119
	.half	1
	.byte	111
	.word	.L7-.L119,.L485-.L119
	.half	1
	.byte	98
	.word	0,0
.L487:
	.word	-1,.L119,0,.L485-.L119
	.half	1
	.byte	84
	.word	0,0
.L486:
	.word	-1,.L119,0,.L485-.L119
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_loc'
.L120:
	.word	-1,.L121,0,.L490-.L121
	.half	2
	.byte	138,0
	.word	0,0
.L493:
	.word	-1,.L121,.L848-.L121,.L490-.L121
	.half	1
	.byte	95
	.word	0,0
.L491:
	.word	-1,.L121,0,.L490-.L121
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_loc'
.L209:
	.word	-1,.L210,0,.L816-.L210
	.half	2
	.byte	138,0
	.word	0,0
.L820:
	.word	-1,.L210,.L106-.L210,.L816-.L210
	.half	1
	.byte	82
	.word	0,0
.L819:
	.word	-1,.L210,.L982-.L210,.L983-.L210
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L818:
	.word	-1,.L210,.L151-.L210,.L879-.L210
	.half	1
	.byte	84
	.word	0,0
.L817:
	.word	-1,.L210,.L151-.L210,.L464-.L210
	.half	1
	.byte	100
	.word	.L981-.L210,.L816-.L210
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_loc'
.L122:
	.word	-1,.L123,0,.L494-.L123
	.half	2
	.byte	138,0
	.word	0,0
.L496:
	.word	0,0
.L497:
	.word	-1,.L123,.L849-.L123,.L494-.L123
	.half	1
	.byte	82
	.word	0,0
.L495:
	.word	-1,.L123,0,.L494-.L123
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_loc'
.L124:
	.word	-1,.L125,0,.L498-.L125
	.half	2
	.byte	138,0
	.word	0,0
.L501:
	.word	-1,.L125,.L852-.L125,.L498-.L125
	.half	1
	.byte	88
	.word	0,0
.L500:
	.word	-1,.L125,.L852-.L125,.L498-.L125
	.half	1
	.byte	95
	.word	0,0
.L499:
	.word	-1,.L125,0,.L850-.L125
	.half	1
	.byte	100
	.word	.L851-.L125,.L498-.L125
	.half	1
	.byte	111
	.word	.L853-.L125,.L854-.L125
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_loc'
.L126:
	.word	-1,.L127,0,.L502-.L127
	.half	2
	.byte	138,0
	.word	0,0
.L505:
	.word	-1,.L127,.L856-.L127,.L502-.L127
	.half	1
	.byte	88
	.word	0,0
.L507:
	.word	-1,.L127,.L857-.L127,.L502-.L127
	.half	1
	.byte	95
	.word	0,0
.L504:
	.word	-1,.L127,.L21-.L127,.L502-.L127
	.half	1
	.byte	82
	.word	0,0
.L503:
	.word	-1,.L127,0,.L855-.L127
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_loc'
.L128:
	.word	-1,.L129,0,.L508-.L129
	.half	2
	.byte	138,0
	.word	0,0
.L511:
	.word	-1,.L129,.L859-.L129,.L508-.L129
	.half	1
	.byte	88
	.word	0,0
.L510:
	.word	-1,.L129,.L859-.L129,.L508-.L129
	.half	1
	.byte	95
	.word	0,0
.L509:
	.word	-1,.L129,0,.L858-.L129
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_loc'
.L130:
	.word	-1,.L131,0,.L512-.L131
	.half	2
	.byte	138,0
	.word	0,0
.L515:
	.word	-1,.L131,.L135-.L131,.L439-.L131
	.half	1
	.byte	101
	.word	.L517-.L131,.L860-.L131
	.half	1
	.byte	101
	.word	.L864-.L131,.L449-.L131
	.half	1
	.byte	101
	.word	.L865-.L131,.L512-.L131
	.half	1
	.byte	101
	.word	0,0
.L520:
	.word	-1,.L131,.L861-.L131,.L862-.L131
	.half	1
	.byte	95
	.word	0,0
.L513:
	.word	-1,.L131,.L135-.L131,.L439-.L131
	.half	1
	.byte	100
	.word	.L517-.L131,.L860-.L131
	.half	1
	.byte	100
	.word	.L864-.L131,.L449-.L131
	.half	1
	.byte	100
	.word	.L865-.L131,.L512-.L131
	.half	1
	.byte	100
	.word	0,0
.L524:
	.word	-1,.L131,.L863-.L131,.L860-.L131
	.half	1
	.byte	82
	.word	.L864-.L131,.L449-.L131
	.half	1
	.byte	82
	.word	.L865-.L131,.L512-.L131
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_loc'
.L136:
	.word	-1,.L137,0,.L525-.L137
	.half	2
	.byte	138,0
	.word	0,0
.L527:
	.word	-1,.L137,0,.L525-.L137
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_loc'
.L138:
	.word	-1,.L139,0,.L528-.L139
	.half	2
	.byte	138,0
	.word	0,0
.L533:
	.word	-1,.L139,0,.L528-.L139
	.half	1
	.byte	85
	.word	0,0
.L531:
	.word	-1,.L139,0,.L528-.L139
	.half	1
	.byte	101
	.word	0,0
.L536:
	.word	-1,.L139,.L866-.L139,.L528-.L139
	.half	1
	.byte	111
	.word	0,0
.L534:
	.word	-1,.L139,.L31-.L139,.L528-.L139
	.half	1
	.byte	95
	.word	0,0
.L532:
	.word	-1,.L139,0,.L528-.L139
	.half	1
	.byte	84
	.word	0,0
.L529:
	.word	-1,.L139,0,.L528-.L139
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_loc'
.L140:
	.word	-1,.L141,0,.L537-.L141
	.half	2
	.byte	138,0
	.word	0,0
.L540:
	.word	-1,.L141,.L867-.L141,.L537-.L141
	.half	1
	.byte	95
	.word	0,0
.L539:
	.word	-1,.L141,0,.L537-.L141
	.half	1
	.byte	84
	.word	0,0
.L538:
	.word	-1,.L141,0,.L537-.L141
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_loc'
.L206:
	.word	-1,.L207,0,.L811-.L207
	.half	2
	.byte	138,0
	.word	0,0
.L812:
	.word	-1,.L207,0,.L811-.L207
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_loc'
.L142:
	.word	-1,.L143,0,.L541-.L143
	.half	2
	.byte	138,0
	.word	0,0
.L542:
	.word	-1,.L143,0,.L541-.L143
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_loc'
.L144:
	.word	-1,.L145,0,.L543-.L145
	.half	2
	.byte	138,0
	.word	0,0
.L548:
	.word	-1,.L145,.L868-.L145,.L543-.L145
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L546:
	.word	-1,.L145,0,.L543-.L145
	.half	1
	.byte	84
	.word	0,0
.L544:
	.word	-1,.L145,0,.L543-.L145
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_loc'
.L146:
	.word	-1,.L147,0,.L549-.L147
	.half	2
	.byte	138,0
	.word	0,0
.L558:
	.word	-1,.L147,.L869-.L147,.L870-.L147
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L567:
	.word	0,0
.L565:
	.word	-1,.L147,.L877-.L147,.L37-.L147
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L570:
	.word	-1,.L147,.L878-.L147,.L549-.L147
	.half	1
	.byte	95
	.word	0,0
.L552:
	.word	-1,.L147,0,.L549-.L147
	.half	1
	.byte	101
	.word	0,0
.L561:
	.word	-1,.L147,.L871-.L147,.L872-.L147
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L553:
	.word	-1,.L147,.L873-.L147,.L874-.L147
	.half	1
	.byte	81
	.word	.L874-.L147,.L38-.L147
	.half	1
	.byte	95
	.word	0,0
.L554:
	.word	-1,.L147,.L875-.L147,.L38-.L147
	.half	1
	.byte	82
	.word	0,0
.L560:
	.word	0,0
.L563:
	.word	-1,.L147,.L876-.L147,.L874-.L147
	.half	1
	.byte	95
	.word	0,0
.L550:
	.word	-1,.L147,0,.L549-.L147
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_loc'
.L148:
	.word	-1,.L149,0,.L571-.L149
	.half	2
	.byte	138,0
	.word	0,0
.L579:
	.word	-1,.L149,.L881-.L149,.L571-.L149
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L576:
	.word	-1,.L149,.L151-.L149,.L464-.L149
	.half	1
	.byte	101
	.word	.L880-.L149,.L571-.L149
	.half	1
	.byte	101
	.word	0,0
.L574:
	.word	-1,.L149,.L151-.L149,.L879-.L149
	.half	1
	.byte	84
	.word	0,0
.L572:
	.word	-1,.L149,.L151-.L149,.L464-.L149
	.half	1
	.byte	100
	.word	.L880-.L149,.L571-.L149
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_loc'
.L152:
	.word	-1,.L153,0,.L580-.L153
	.half	2
	.byte	138,0
	.word	0,0
.L584:
	.word	-1,.L153,.L882-.L153,.L883-.L153
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L588:
	.word	-1,.L153,.L883-.L153,.L580-.L153
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L583:
	.word	-1,.L153,0,.L580-.L153
	.half	1
	.byte	101
	.word	0,0
.L581:
	.word	-1,.L153,0,.L580-.L153
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_loc'
.L154:
	.word	-1,.L155,0,.L589-.L155
	.half	2
	.byte	138,0
	.word	0,0
.L595:
	.word	-1,.L155,.L884-.L155,.L885-.L155
	.half	1
	.byte	95
	.word	0,0
.L603:
	.word	-1,.L155,.L891-.L155,.L589-.L155
	.half	1
	.byte	95
	.word	0,0
.L597:
	.word	-1,.L155,.L886-.L155,.L887-.L155
	.half	5
	.byte	144,32,157,32,0
	.word	.L157-.L155,.L888-.L155
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L601:
	.word	-1,.L155,.L157-.L155,.L889-.L155
	.half	1
	.byte	95
	.word	.L890-.L155,.L55-.L155
	.half	1
	.byte	95
	.word	0,0
.L592:
	.word	-1,.L155,.L157-.L155,.L889-.L155
	.half	1
	.byte	101
	.word	0,.L589-.L155
	.half	1
	.byte	101
	.word	0,0
.L590:
	.word	-1,.L155,.L157-.L155,.L889-.L155
	.half	1
	.byte	100
	.word	0,.L589-.L155
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_loc'
.L158:
	.word	-1,.L159,0,.L604-.L159
	.half	2
	.byte	138,0
	.word	0,0
.L615:
	.word	-1,.L159,.L902-.L159,.L903-.L159
	.half	5
	.byte	144,32,157,32,0
	.word	.L903-.L159,.L604-.L159
	.half	1
	.byte	95
	.word	0,0
.L609:
	.word	-1,.L159,0,.L892-.L159
	.half	1
	.byte	101
	.word	.L894-.L159,.L604-.L159
	.half	1
	.byte	111
	.word	0,0
.L612:
	.word	-1,.L159,.L897-.L159,.L604-.L159
	.half	1
	.byte	89
	.word	0,0
.L607:
	.word	-1,.L159,0,.L892-.L159
	.half	1
	.byte	85
	.word	.L894-.L159,.L895-.L159
	.half	1
	.byte	95
	.word	0,0
.L613:
	.word	-1,.L159,.L896-.L159,.L899-.L159
	.half	1
	.byte	98
	.word	.L900-.L159,.L57-.L159
	.half	1
	.byte	88
	.word	.L58-.L159,.L604-.L159
	.half	1
	.byte	88
	.word	0,0
.L610:
	.word	-1,.L159,.L892-.L159,.L896-.L159
	.half	1
	.byte	98
	.word	.L897-.L159,.L604-.L159
	.half	1
	.byte	109
	.word	.L57-.L159,.L58-.L159
	.half	1
	.byte	98
	.word	0,0
.L606:
	.word	-1,.L159,0,.L892-.L159
	.half	1
	.byte	84
	.word	0,0
.L605:
	.word	-1,.L159,0,.L892-.L159
	.half	1
	.byte	100
	.word	.L893-.L159,.L604-.L159
	.half	1
	.byte	108
	.word	.L898-.L159,.L896-.L159
	.half	1
	.byte	100
	.word	.L901-.L159,.L899-.L159
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_loc'
.L160:
	.word	-1,.L161,0,.L616-.L161
	.half	2
	.byte	138,0
	.word	0,0
.L620:
	.word	-1,.L161,.L151-.L161,.L464-.L161
	.half	1
	.byte	101
	.word	.L904-.L161,.L616-.L161
	.half	1
	.byte	101
	.word	0,0
.L634:
	.word	-1,.L161,.L905-.L161,.L906-.L161
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L636:
	.word	-1,.L161,.L908-.L161,.L909-.L161
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L631:
	.word	-1,.L161,.L907-.L161,.L59-.L161
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L640:
	.word	-1,.L161,.L910-.L161,.L616-.L161
	.half	1
	.byte	95
	.word	0,0
.L618:
	.word	-1,.L161,.L151-.L161,.L879-.L161
	.half	1
	.byte	84
	.word	0,0
.L617:
	.word	-1,.L161,.L151-.L161,.L464-.L161
	.half	1
	.byte	100
	.word	.L904-.L161,.L628-.L161
	.half	1
	.byte	100
	.word	0,0
.L626:
	.word	-1,.L161,.L906-.L161,.L907-.L161
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L638:
	.word	-1,.L161,.L909-.L161,.L616-.L161
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_loc'
.L162:
	.word	-1,.L163,0,.L641-.L163
	.half	2
	.byte	138,0
	.word	0,0
.L645:
	.word	-1,.L163,.L151-.L163,.L464-.L163
	.half	1
	.byte	101
	.word	.L911-.L163,.L912-.L163
	.half	1
	.byte	101
	.word	.L165-.L163,.L444-.L163
	.half	1
	.byte	101
	.word	.L914-.L163,.L641-.L163
	.half	1
	.byte	101
	.word	0,0
.L647:
	.word	-1,.L163,.L913-.L163,.L912-.L163
	.half	1
	.byte	95
	.word	.L165-.L163,.L444-.L163
	.half	1
	.byte	95
	.word	.L915-.L163,.L444-.L163
	.half	5
	.byte	144,32,157,32,0
	.word	.L914-.L163,.L61-.L163
	.half	5
	.byte	144,32,157,32,0
	.word	.L61-.L163,.L916-.L163
	.half	1
	.byte	95
	.word	.L916-.L163,.L641-.L163
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L643:
	.word	-1,.L163,.L151-.L163,.L879-.L163
	.half	1
	.byte	84
	.word	0,0
.L642:
	.word	-1,.L163,.L151-.L163,.L464-.L163
	.half	1
	.byte	100
	.word	.L911-.L163,.L912-.L163
	.half	1
	.byte	100
	.word	.L165-.L163,.L444-.L163
	.half	1
	.byte	100
	.word	.L914-.L163,.L641-.L163
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_loc'
.L166:
	.word	-1,.L167,0,.L648-.L167
	.half	2
	.byte	138,0
	.word	0,0
.L652:
	.word	-1,.L167,.L151-.L167,.L464-.L167
	.half	1
	.byte	101
	.word	.L157-.L167,.L454-.L167
	.half	1
	.byte	101
	.word	.L918-.L167,.L648-.L167
	.half	1
	.byte	101
	.word	0,0
.L650:
	.word	-1,.L167,.L151-.L167,.L879-.L167
	.half	1
	.byte	84
	.word	0,0
.L649:
	.word	-1,.L167,.L151-.L167,.L464-.L167
	.half	1
	.byte	100
	.word	.L157-.L167,.L454-.L167
	.half	1
	.byte	100
	.word	.L918-.L167,.L648-.L167
	.half	1
	.byte	100
	.word	0,0
.L657:
	.word	-1,.L167,.L917-.L167,.L660-.L167
	.half	5
	.byte	144,32,157,32,0
	.word	.L157-.L167,.L888-.L167
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L667:
	.word	-1,.L167,.L664-.L167,.L920-.L167
	.half	1
	.byte	95
	.word	0,0
.L662:
	.word	-1,.L167,.L157-.L167,.L454-.L167
	.half	1
	.byte	95
	.word	.L919-.L167,.L70-.L167
	.half	1
	.byte	95
	.word	0,0
.L670:
	.word	-1,.L167,.L920-.L167,.L648-.L167
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_loc'
.L168:
	.word	-1,.L169,0,.L671-.L169
	.half	2
	.byte	138,0
	.word	0,0
.L697:
	.word	-1,.L169,.L928-.L169,.L929-.L169
	.half	1
	.byte	95
	.word	0,0
.L702:
	.word	-1,.L169,.L930-.L169,.L671-.L169
	.half	1
	.byte	95
	.word	0,0
.L674:
	.word	-1,.L169,0,.L671-.L169
	.half	1
	.byte	101
	.word	0,0
.L675:
	.word	-1,.L169,.L921-.L169,.L671-.L169
	.half	1
	.byte	81
	.word	0,0
.L682:
	.word	-1,.L169,.L678-.L169,.L922-.L169
	.half	5
	.byte	144,32,157,32,0
	.word	.L922-.L169,.L923-.L169
	.half	1
	.byte	95
	.word	0,0
.L688:
	.word	-1,.L169,.L925-.L169,.L926-.L169
	.half	1
	.byte	95
	.word	0,0
.L691:
	.word	-1,.L169,.L926-.L169,.L927-.L169
	.half	1
	.byte	95
	.word	0,0
.L700:
	.word	-1,.L169,.L929-.L169,.L930-.L169
	.half	1
	.byte	95
	.word	0,0
.L694:
	.word	-1,.L169,.L927-.L169,.L928-.L169
	.half	1
	.byte	95
	.word	0,0
.L684:
	.word	-1,.L169,.L924-.L169,.L72-.L169
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L672:
	.word	-1,.L169,0,.L671-.L169
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_loc'
.L170:
	.word	-1,.L171,0,.L703-.L171
	.half	2
	.byte	138,0
	.word	0,0
.L706:
	.word	-1,.L171,0,.L703-.L171
	.half	1
	.byte	101
	.word	0,0
.L708:
	.word	-1,.L171,.L931-.L171,.L932-.L171
	.half	1
	.byte	95
	.word	.L932-.L171,.L73-.L171
	.half	5
	.byte	144,32,157,32,0
	.word	.L73-.L171,.L703-.L171
	.half	1
	.byte	95
	.word	0,0
.L704:
	.word	-1,.L171,0,.L703-.L171
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_loc'
.L202:
	.word	-1,.L203,0,.L802-.L203
	.half	2
	.byte	138,0
	.word	0,0
.L806:
	.word	-1,.L203,.L151-.L203,.L464-.L203
	.half	1
	.byte	101
	.word	.L953-.L203,.L459-.L203
	.half	1
	.byte	101
	.word	.L976-.L203,.L802-.L203
	.half	1
	.byte	101
	.word	0,0
.L804:
	.word	-1,.L203,.L151-.L203,.L879-.L203
	.half	1
	.byte	84
	.word	0,0
.L807:
	.word	-1,.L203,.L977-.L203,.L978-.L203
	.half	1
	.byte	81
	.word	.L978-.L203,.L96-.L203
	.half	5
	.byte	144,32,157,32,0
	.word	.L96-.L203,.L979-.L203
	.half	1
	.byte	81
	.word	.L979-.L203,.L802-.L203
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L803:
	.word	-1,.L203,.L151-.L203,.L464-.L203
	.half	1
	.byte	100
	.word	.L953-.L203,.L459-.L203
	.half	1
	.byte	100
	.word	.L976-.L203,.L802-.L203
	.half	1
	.byte	100
	.word	0,0
.L808:
	.word	-1,.L203,.L955-.L203,.L459-.L203
	.half	1
	.byte	95
	.word	.L976-.L203,.L802-.L203
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_loc'
.L172:
	.word	-1,.L173,0,.L709-.L173
	.half	2
	.byte	138,0
	.word	0,0
.L712:
	.word	-1,.L173,0,.L709-.L173
	.half	1
	.byte	101
	.word	0,0
.L715:
	.word	-1,.L173,.L933-.L173,.L74-.L173
	.half	1
	.byte	95
	.word	0,0
.L710:
	.word	-1,.L173,0,.L709-.L173
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_loc'
.L174:
	.word	-1,.L175,0,.L716-.L175
	.half	2
	.byte	138,0
	.word	0,0
.L740:
	.word	-1,.L175,.L936-.L175,.L716-.L175
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L720:
	.word	-1,.L175,.L151-.L175,.L464-.L175
	.half	1
	.byte	101
	.word	.L934-.L175,.L716-.L175
	.half	1
	.byte	101
	.word	0,0
.L731:
	.word	0,0
.L727:
	.word	-1,.L175,.L722-.L175,.L935-.L175
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L734:
	.word	-1,.L175,.L935-.L175,.L76-.L175
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L718:
	.word	-1,.L175,.L151-.L175,.L879-.L175
	.half	1
	.byte	84
	.word	0,0
.L717:
	.word	-1,.L175,.L151-.L175,.L464-.L175
	.half	1
	.byte	100
	.word	.L934-.L175,.L723-.L175
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_loc'
.L176:
	.word	-1,.L177,0,.L741-.L177
	.half	2
	.byte	138,0
	.word	0,0
.L745:
	.word	-1,.L177,.L165-.L177,.L444-.L177
	.half	1
	.byte	101
	.word	.L151-.L177,.L464-.L177
	.half	1
	.byte	101
	.word	0,.L741-.L177
	.half	1
	.byte	101
	.word	0,0
.L747:
	.word	-1,.L177,.L937-.L177,.L938-.L177
	.half	1
	.byte	95
	.word	.L165-.L177,.L444-.L177
	.half	1
	.byte	95
	.word	.L915-.L177,.L444-.L177
	.half	5
	.byte	144,32,157,32,0
	.word	.L151-.L177,.L464-.L177
	.half	5
	.byte	144,32,157,32,0
	.word	.L940-.L177,.L741-.L177
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L743:
	.word	-1,.L177,.L165-.L177,.L444-.L177
	.half	1
	.byte	84
	.word	0,.L939-.L177
	.half	1
	.byte	84
	.word	.L151-.L177,.L879-.L177
	.half	1
	.byte	84
	.word	0,0
.L742:
	.word	-1,.L177,.L165-.L177,.L444-.L177
	.half	1
	.byte	100
	.word	.L151-.L177,.L464-.L177
	.half	1
	.byte	100
	.word	0,.L741-.L177
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_loc'
.L178:
	.word	-1,.L179,0,.L748-.L179
	.half	2
	.byte	138,0
	.word	0,0
.L753:
	.word	-1,.L179,.L941-.L179,.L748-.L179
	.half	1
	.byte	95
	.word	0,0
.L755:
	.word	-1,.L179,.L942-.L179,.L943-.L179
	.half	5
	.byte	144,32,157,32,0
	.word	.L946-.L179,.L947-.L179
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L757:
	.word	-1,.L179,.L944-.L179,.L943-.L179
	.half	1
	.byte	81
	.word	.L947-.L179,.L948-.L179
	.half	1
	.byte	81
	.word	0,0
.L759:
	.word	-1,.L179,.L945-.L179,.L748-.L179
	.half	1
	.byte	82
	.word	0,0
.L749:
	.word	-1,.L179,0,.L748-.L179
	.half	1
	.byte	100
	.word	0,0
.L751:
	.word	-1,.L179,0,.L748-.L179
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_loc'
.L180:
	.word	-1,.L181,0,.L760-.L181
	.half	2
	.byte	138,0
	.word	0,0
.L764:
	.word	-1,.L181,.L151-.L181,.L464-.L181
	.half	1
	.byte	101
	.word	.L183-.L181,.L434-.L181
	.half	1
	.byte	101
	.word	.L949-.L181,.L760-.L181
	.half	1
	.byte	101
	.word	0,0
.L762:
	.word	-1,.L181,.L151-.L181,.L879-.L181
	.half	1
	.byte	84
	.word	0,0
.L767:
	.word	-1,.L181,.L183-.L181,.L434-.L181
	.half	1
	.byte	95
	.word	.L950-.L181,.L760-.L181
	.half	1
	.byte	95
	.word	0,0
.L761:
	.word	-1,.L181,.L151-.L181,.L464-.L181
	.half	1
	.byte	100
	.word	.L183-.L181,.L434-.L181
	.half	1
	.byte	100
	.word	.L949-.L181,.L760-.L181
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_loc'
.L184:
	.word	-1,.L185,0,.L768-.L185
	.half	2
	.byte	138,0
	.word	0,0
.L772:
	.word	-1,.L185,.L151-.L185,.L464-.L185
	.half	1
	.byte	101
	.word	.L183-.L185,.L434-.L185
	.half	1
	.byte	101
	.word	.L951-.L185,.L768-.L185
	.half	1
	.byte	101
	.word	0,0
.L770:
	.word	-1,.L185,.L151-.L185,.L879-.L185
	.half	1
	.byte	84
	.word	0,0
.L774:
	.word	-1,.L185,.L183-.L185,.L434-.L185
	.half	1
	.byte	95
	.word	.L952-.L185,.L768-.L185
	.half	1
	.byte	95
	.word	0,0
.L769:
	.word	-1,.L185,.L151-.L185,.L464-.L185
	.half	1
	.byte	100
	.word	.L183-.L185,.L434-.L185
	.half	1
	.byte	100
	.word	.L951-.L185,.L768-.L185
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_loc'
.L186:
	.word	-1,.L187,0,.L775-.L187
	.half	2
	.byte	138,0
	.word	0,0
.L779:
	.word	-1,.L187,.L151-.L187,.L464-.L187
	.half	1
	.byte	101
	.word	.L953-.L187,.L459-.L187
	.half	1
	.byte	101
	.word	.L954-.L187,.L775-.L187
	.half	1
	.byte	101
	.word	0,0
.L777:
	.word	-1,.L187,.L151-.L187,.L879-.L187
	.half	1
	.byte	84
	.word	0,0
.L782:
	.word	-1,.L187,.L957-.L187,.L775-.L187
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L776:
	.word	-1,.L187,.L151-.L187,.L464-.L187
	.half	1
	.byte	100
	.word	.L953-.L187,.L459-.L187
	.half	1
	.byte	100
	.word	.L954-.L187,.L775-.L187
	.half	1
	.byte	100
	.word	0,0
.L784:
	.word	-1,.L187,.L955-.L187,.L459-.L187
	.half	1
	.byte	95
	.word	.L954-.L187,.L956-.L187
	.half	1
	.byte	95
	.word	.L956-.L187,.L84-.L187
	.half	1
	.byte	82
	.word	.L84-.L187,.L958-.L187
	.half	1
	.byte	95
	.word	.L958-.L187,.L775-.L187
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_loc'
.L190:
	.word	-1,.L191,0,.L785-.L191
	.half	2
	.byte	138,0
	.word	0,0
.L787:
	.word	-1,.L191,.L959-.L191,.L785-.L191
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L786:
	.word	-1,.L191,0,.L785-.L191
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_loc'
.L208:
	.word	-1,.L101,0,.L813-.L101
	.half	2
	.byte	138,0
	.word	0,0
.L814:
	.word	-1,.L101,0,.L813-.L101
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_loc'
.L200:
	.word	-1,.L201,0,.L793-.L201
	.half	2
	.byte	138,0
	.word	0,0
.L800:
	.word	-1,.L201,.L974-.L201,.L793-.L201
	.half	1
	.byte	100
	.word	0,0
.L801:
	.word	-1,.L201,.L975-.L201,.L793-.L201
	.half	1
	.byte	101
	.word	0,0
.L798:
	.word	-1,.L201,.L972-.L201,.L793-.L201
	.half	1
	.byte	98
	.word	0,0
.L795:
	.word	-1,.L201,0,.L972-.L201
	.half	1
	.byte	84
	.word	0,0
.L797:
	.word	-1,.L201,0,.L972-.L201
	.half	1
	.byte	101
	.word	.L973-.L201,.L793-.L201
	.half	1
	.byte	111
	.word	0,0
.L794:
	.word	-1,.L201,0,.L972-.L201
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1575:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L113,.L469-.L113
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L115,.L476-.L115
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L117,.L481-.L117
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L119,.L485-.L119
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L121,.L490-.L121
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L123,.L494-.L123
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L125,.L498-.L125
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L127,.L502-.L127
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L129,.L508-.L129
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L131,.L512-.L131
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L137,.L525-.L137
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L139,.L528-.L139
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L141,.L537-.L141
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L143,.L541-.L143
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L145,.L543-.L145
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L147,.L549-.L147
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L149,.L571-.L149
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L153,.L580-.L153
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L155,.L589-.L155
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L159,.L604-.L159
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L161,.L616-.L161
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L163,.L641-.L163
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L167,.L648-.L167
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L169,.L671-.L169
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L171,.L703-.L171
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L173,.L709-.L173
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L175,.L716-.L175
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L177,.L741-.L177
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L179,.L748-.L179
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L181,.L760-.L181
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L185,.L768-.L185
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L187,.L775-.L187
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L191,.L785-.L191
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_frame'
	.word	44
	.word	.L1575,.L193,.L821-.L193
	.byte	8,19,8,21,8,22,8,23,4
	.word	(.L960-.L193)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L821-.L960)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L195,.L827-.L195
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L197,.L830-.L197
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_frame'
	.word	36
	.word	.L1575,.L199,.L788-.L199
	.byte	4
	.word	(.L970-.L199)/2
	.byte	19,128,4,22,26,4,19,138,128,4,4
	.word	(.L788-.L970)/2
	.byte	19,0,8,26
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_frame'
	.word	12
	.word	.L1575,.L201,.L793-.L201
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_frame'
	.word	20
	.word	.L1575,.L203,.L802-.L203
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L205,.L809-.L205
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L207,.L811-.L207
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L101,.L813-.L101
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_frame'
	.word	24
	.word	.L1575,.L210,.L816-.L210
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1576:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_5')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L133,.L449-.L133
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L135,.L439-.L135
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L151,.L464-.L151
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L157,.L454-.L157
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_4')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L165,.L444-.L165
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_2')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L183,.L434-.L183
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L1576,.L189,.L459-.L189
	.byte	8,18,8,19,8,20,8,21,8,22,8,23


	; Module end
