{"vcs1":{"timestamp_begin":1684263430.091692079, "rt":1.23, "ut":0.36, "st":0.19}}
{"vcselab":{"timestamp_begin":1684263431.409992701, "rt":1.21, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684263432.695768547, "rt":0.49, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263429.449896122}
{"VCS_COMP_START_TIME": 1684263429.449896122}
{"VCS_COMP_END_TIME": 1684263434.670817570}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211968}}
