#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e4d330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e40080 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1e4e6f0 .functor NOT 1, L_0x1e90460, C4<0>, C4<0>, C4<0>;
L_0x1e90200 .functor XOR 298, L_0x1e8ffa0, L_0x1e90160, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e90370 .functor XOR 298, L_0x1e90200, L_0x1e902a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1e8e030_0 .net *"_ivl_10", 297 0, L_0x1e902a0;  1 drivers
v0x1e8e130_0 .net *"_ivl_12", 297 0, L_0x1e90370;  1 drivers
v0x1e8e210_0 .net *"_ivl_2", 297 0, L_0x1e8ff00;  1 drivers
v0x1e8e2d0_0 .net *"_ivl_4", 297 0, L_0x1e8ffa0;  1 drivers
v0x1e8e3b0_0 .net *"_ivl_6", 297 0, L_0x1e90160;  1 drivers
v0x1e8e4e0_0 .net *"_ivl_8", 297 0, L_0x1e90200;  1 drivers
v0x1e8e5c0_0 .var "clk", 0 0;
v0x1e8e660_0 .net "in", 99 0, v0x1e8cf90_0;  1 drivers
v0x1e8e700_0 .net "out_any_dut", 99 1, v0x1e8d6c0_0;  1 drivers
v0x1e8e850_0 .net "out_any_ref", 99 1, L_0x1e8f650;  1 drivers
v0x1e8e920_0 .net "out_both_dut", 98 0, v0x1e8d7c0_0;  1 drivers
v0x1e8e9f0_0 .net "out_both_ref", 98 0, L_0x1e8f240;  1 drivers
v0x1e8eac0_0 .net "out_different_dut", 99 0, v0x1e8d8a0_0;  1 drivers
v0x1e8eb90_0 .net "out_different_ref", 99 0, L_0x1e8fbb0;  1 drivers
v0x1e8ec60_0 .var/2u "stats1", 287 0;
v0x1e8ed20_0 .var/2u "strobe", 0 0;
v0x1e8ede0_0 .net "tb_match", 0 0, L_0x1e90460;  1 drivers
v0x1e8eeb0_0 .net "tb_mismatch", 0 0, L_0x1e4e6f0;  1 drivers
E_0x1e56260/0 .event negedge, v0x1e8ceb0_0;
E_0x1e56260/1 .event posedge, v0x1e8ceb0_0;
E_0x1e56260 .event/or E_0x1e56260/0, E_0x1e56260/1;
L_0x1e8ff00 .concat [ 100 99 99 0], L_0x1e8fbb0, L_0x1e8f650, L_0x1e8f240;
L_0x1e8ffa0 .concat [ 100 99 99 0], L_0x1e8fbb0, L_0x1e8f650, L_0x1e8f240;
L_0x1e90160 .concat [ 100 99 99 0], v0x1e8d8a0_0, v0x1e8d6c0_0, v0x1e8d7c0_0;
L_0x1e902a0 .concat [ 100 99 99 0], L_0x1e8fbb0, L_0x1e8f650, L_0x1e8f240;
L_0x1e90460 .cmp/eeq 298, L_0x1e8ff00, L_0x1e90370;
S_0x1e3fe20 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1e40080;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1e8f180 .functor AND 100, v0x1e8cf90_0, L_0x1e8f040, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1e8f590 .functor OR 100, v0x1e8cf90_0, L_0x1e8f450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e8fbb0 .functor XOR 100, v0x1e8cf90_0, L_0x1e8fa70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1e5cf10_0 .net *"_ivl_1", 98 0, L_0x1e8efa0;  1 drivers
v0x1e8bf20_0 .net *"_ivl_11", 98 0, L_0x1e8f380;  1 drivers
v0x1e8c000_0 .net *"_ivl_12", 99 0, L_0x1e8f450;  1 drivers
L_0x7f19b9a07060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e8c0c0_0 .net *"_ivl_15", 0 0, L_0x7f19b9a07060;  1 drivers
v0x1e8c1a0_0 .net *"_ivl_16", 99 0, L_0x1e8f590;  1 drivers
v0x1e8c2d0_0 .net *"_ivl_2", 99 0, L_0x1e8f040;  1 drivers
v0x1e8c3b0_0 .net *"_ivl_21", 0 0, L_0x1e8f7d0;  1 drivers
v0x1e8c490_0 .net *"_ivl_23", 98 0, L_0x1e8f980;  1 drivers
v0x1e8c570_0 .net *"_ivl_24", 99 0, L_0x1e8fa70;  1 drivers
L_0x7f19b9a07018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e8c6e0_0 .net *"_ivl_5", 0 0, L_0x7f19b9a07018;  1 drivers
v0x1e8c7c0_0 .net *"_ivl_6", 99 0, L_0x1e8f180;  1 drivers
v0x1e8c8a0_0 .net "in", 99 0, v0x1e8cf90_0;  alias, 1 drivers
v0x1e8c980_0 .net "out_any", 99 1, L_0x1e8f650;  alias, 1 drivers
v0x1e8ca60_0 .net "out_both", 98 0, L_0x1e8f240;  alias, 1 drivers
v0x1e8cb40_0 .net "out_different", 99 0, L_0x1e8fbb0;  alias, 1 drivers
L_0x1e8efa0 .part v0x1e8cf90_0, 1, 99;
L_0x1e8f040 .concat [ 99 1 0 0], L_0x1e8efa0, L_0x7f19b9a07018;
L_0x1e8f240 .part L_0x1e8f180, 0, 99;
L_0x1e8f380 .part v0x1e8cf90_0, 1, 99;
L_0x1e8f450 .concat [ 99 1 0 0], L_0x1e8f380, L_0x7f19b9a07060;
L_0x1e8f650 .part L_0x1e8f590, 0, 99;
L_0x1e8f7d0 .part v0x1e8cf90_0, 0, 1;
L_0x1e8f980 .part v0x1e8cf90_0, 1, 99;
L_0x1e8fa70 .concat [ 99 1 0 0], L_0x1e8f980, L_0x1e8f7d0;
S_0x1e8cca0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1e40080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1e8ceb0_0 .net "clk", 0 0, v0x1e8e5c0_0;  1 drivers
v0x1e8cf90_0 .var "in", 99 0;
v0x1e8d050_0 .net "tb_match", 0 0, L_0x1e90460;  alias, 1 drivers
E_0x1e55de0 .event posedge, v0x1e8ceb0_0;
E_0x1e566f0 .event negedge, v0x1e8ceb0_0;
S_0x1e8d150 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1e40080;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
v0x1e8d6c0_0 .var "any", 99 1;
v0x1e8d7c0_0 .var "both", 98 0;
v0x1e8d8a0_0 .var "different", 99 0;
v0x1e8d990_0 .net "in", 99 0, v0x1e8cf90_0;  alias, 1 drivers
v0x1e8daa0_0 .net "out_any", 99 1, v0x1e8d6c0_0;  alias, 1 drivers
v0x1e8dbd0_0 .net "out_both", 98 0, v0x1e8d7c0_0;  alias, 1 drivers
v0x1e8dcb0_0 .net "out_different", 99 0, v0x1e8d8a0_0;  alias, 1 drivers
E_0x1e3ca20 .event anyedge, v0x1e8c8a0_0;
S_0x1e8d3e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x1e8d150;
 .timescale 0 0;
v0x1e8d5c0_0 .var/2s "i", 31 0;
S_0x1e8de10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1e40080;
 .timescale -12 -12;
E_0x1e6dc40 .event anyedge, v0x1e8ed20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e8ed20_0;
    %nor/r;
    %assign/vec4 v0x1e8ed20_0, 0;
    %wait E_0x1e6dc40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e8cca0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e8cf90_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e566f0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e8cf90_0, 0;
    %wait E_0x1e55de0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e8cf90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e8d150;
T_2 ;
    %wait E_0x1e3ca20;
    %fork t_1, S_0x1e8d3e0;
    %jmp t_0;
    .scope S_0x1e8d3e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e8d5c0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x1e8d5c0_0;
    %cmpi/s 98, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %part/s 1;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %ix/getv/s 4, v0x1e8d5c0_0;
    %store/vec4 v0x1e8d7c0_0, 4, 1;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %part/s 1;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %load/vec4 v0x1e8d5c0_0;
    %addi 1, 0, 32;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x1e8d6c0_0, 4, 1;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %part/s 1;
    %load/vec4 v0x1e8d990_0;
    %load/vec4 v0x1e8d5c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/getv/s 4, v0x1e8d5c0_0;
    %store/vec4 v0x1e8d8a0_0, 4, 1;
T_2.2 ; for-loop step statement
    %load/vec4 v0x1e8d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e8d5c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .scope S_0x1e8d150;
t_0 %join;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 98, 8;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 99, 8;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8d7c0_0, 4, 1;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 99, 8;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 0, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8d6c0_0, 4, 1;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 98, 8;
    %load/vec4 v0x1e8d990_0;
    %parti/s 1, 99, 8;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8d8a0_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1e40080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8ed20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e40080;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e8e5c0_0;
    %inv;
    %store/vec4 v0x1e8e5c0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e40080;
T_5 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e8ceb0_0, v0x1e8eeb0_0, v0x1e8e660_0, v0x1e8e9f0_0, v0x1e8e920_0, v0x1e8e850_0, v0x1e8e700_0, v0x1e8eb90_0, v0x1e8eac0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e40080;
T_6 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_6.5 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e40080;
T_7 ;
    %wait E_0x1e56260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e8ec60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
    %load/vec4 v0x1e8ede0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e8ec60_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1e8e9f0_0;
    %load/vec4 v0x1e8e9f0_0;
    %load/vec4 v0x1e8e920_0;
    %xor;
    %load/vec4 v0x1e8e9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1e8e850_0;
    %load/vec4 v0x1e8e850_0;
    %load/vec4 v0x1e8e700_0;
    %xor;
    %load/vec4 v0x1e8e850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.8 ;
    %load/vec4 v0x1e8eb90_0;
    %load/vec4 v0x1e8eb90_0;
    %load/vec4 v0x1e8eac0_0;
    %xor;
    %load/vec4 v0x1e8eb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.14 ;
    %load/vec4 v0x1e8ec60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8ec60_0, 4, 32;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/gatesv100/iter1/response3/top_module.sv";
