--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37995135 paths analyzed, 4343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.950ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X131Y72.B4), 174 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X94Y86.B1      net (fanout=9)        0.849   vga_v_count<3>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.A1     net (fanout=116)      1.964   debug_addr<4>
    SLICE_X138Y68.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X138Y68.B5     net (fanout=1)        0.161   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X138Y68.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X131Y72.D1     net (fanout=1)        0.726   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X131Y72.DMUX   Tilo                  0.143   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X131Y72.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X131Y72.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (0.548ns logic, 4.409ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X95Y87.B2      net (fanout=10)       0.860   vga_v_count<2>
    SLICE_X95Y87.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X93Y87.C4      net (fanout=65)       0.391   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.A1     net (fanout=116)      1.964   debug_addr<4>
    SLICE_X138Y68.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X138Y68.B5     net (fanout=1)        0.161   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X138Y68.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X131Y72.D1     net (fanout=1)        0.726   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X131Y72.DMUX   Tilo                  0.143   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X131Y72.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X131Y72.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (0.548ns logic, 4.334ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X94Y86.B3      net (fanout=11)       0.768   vga_v_count<0>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.A1     net (fanout=116)      1.964   debug_addr<4>
    SLICE_X138Y68.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X138Y68.B5     net (fanout=1)        0.161   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X138Y68.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X131Y72.D1     net (fanout=1)        0.726   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X131Y72.DMUX   Tilo                  0.143   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X131Y72.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X131Y72.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (0.548ns logic, 4.328ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X135Y68.B4), 196 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (3.919 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X94Y86.B1      net (fanout=9)        0.849   vga_v_count<3>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.C5     net (fanout=116)      1.761   debug_addr<4>
    SLICE_X138Y68.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X138Y68.D4     net (fanout=1)        0.255   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X138Y68.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X135Y68.D4     net (fanout=1)        0.417   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X135Y68.DMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X135Y68.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X135Y68.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (0.550ns logic, 3.991ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (3.919 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X95Y87.B2      net (fanout=10)       0.860   vga_v_count<2>
    SLICE_X95Y87.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X93Y87.C4      net (fanout=65)       0.391   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.C5     net (fanout=116)      1.761   debug_addr<4>
    SLICE_X138Y68.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X138Y68.D4     net (fanout=1)        0.255   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X138Y68.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X135Y68.D4     net (fanout=1)        0.417   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X135Y68.DMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X135Y68.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X135Y68.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (0.550ns logic, 3.916ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (3.919 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X94Y86.B3      net (fanout=11)       0.768   vga_v_count<0>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X138Y68.C5     net (fanout=116)      1.761   debug_addr<4>
    SLICE_X138Y68.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X138Y68.D4     net (fanout=1)        0.255   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X138Y68.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X135Y68.D4     net (fanout=1)        0.417   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X135Y68.DMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X135Y68.B4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X135Y68.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.550ns logic, 3.910ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (SLICE_X131Y72.C5), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X94Y86.B1      net (fanout=9)        0.849   vga_v_count<3>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y73.A1     net (fanout=116)      1.862   debug_addr<4>
    SLICE_X135Y73.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X135Y73.B5     net (fanout=1)        0.149   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X135Y73.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X131Y72.D2     net (fanout=1)        0.585   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X131Y72.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X131Y72.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X131Y72.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.447ns logic, 4.072ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X95Y87.B2      net (fanout=10)       0.860   vga_v_count<2>
    SLICE_X95Y87.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X93Y87.C4      net (fanout=65)       0.391   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y73.A1     net (fanout=116)      1.862   debug_addr<4>
    SLICE_X135Y73.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X135Y73.B5     net (fanout=1)        0.149   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X135Y73.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X131Y72.D2     net (fanout=1)        0.585   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X131Y72.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X131Y72.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X131Y72.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.447ns logic, 3.997ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (3.911 - 4.129)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X94Y86.B3      net (fanout=11)       0.768   vga_v_count<0>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y73.A1     net (fanout=116)      1.862   debug_addr<4>
    SLICE_X135Y73.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X135Y73.B5     net (fanout=1)        0.149   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X135Y73.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X131Y72.D2     net (fanout=1)        0.585   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X131Y72.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X131Y72.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X131Y72.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (0.447ns logic, 3.991ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_9 (SLICE_X133Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_9 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.358 - 0.328)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_9 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y72.BQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_9
    SLICE_X133Y72.BX     net (fanout=2)        0.112   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<9>
    SLICE_X133Y72.CLK    Tckdi       (-Th)     0.044   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<11>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_9
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.056ns logic, 0.112ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_11 (SLICE_X133Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_11 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.356 - 0.327)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_11 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y73.DQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_11
    SLICE_X133Y73.DX     net (fanout=3)        0.112   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<11>
    SLICE_X133Y73.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<11>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_11
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.057ns logic, 0.112ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_18 (SLICE_X132Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.359 - 0.329)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y78.CQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    SLICE_X132Y78.CX     net (fanout=2)        0.112   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<18>
    SLICE_X132Y78.CLK    Tckdi       (-Th)     0.040   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.060ns logic, 0.112ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X6Y30.RDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X6Y30.WRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA/CLK
  Location pin: SLICE_X130Y72.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.232ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMB_D1 (SLICE_X108Y86.BX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.327ns (3.869 - 4.196)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y81.B      Tshcko                0.706   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1
    SLICE_X131Y81.A2     net (fanout=1)        0.486   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<21>
    SLICE_X131Y81.A      Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data141
    SLICE_X131Y81.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<21>
    SLICE_X131Y81.CMUX   Tilo                  0.139   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X108Y86.BX     net (fanout=1)        0.902   debug_data<21>
    SLICE_X108Y86.CLK    Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (1.023ns logic, 1.743ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.328ns (3.869 - 4.197)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y81.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<21>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21
    SLICE_X131Y81.C2     net (fanout=1)        0.572   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<21>
    SLICE_X131Y81.CMUX   Tilo                  0.139   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X108Y86.BX     net (fanout=1)        0.902   debug_data<21>
    SLICE_X108Y86.CLK    Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.497ns logic, 1.474ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.566 - 0.593)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X128Y71.A1     net (fanout=9)        1.629   vga_v_count<3>
    SLICE_X128Y71.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X132Y81.B4     net (fanout=133)      1.045   debug_addr<3>
    SLICE_X132Y81.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1
    SLICE_X131Y81.A2     net (fanout=1)        0.486   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<21>
    SLICE_X131Y81.A      Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data141
    SLICE_X131Y81.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<21>
    SLICE_X131Y81.CMUX   Tilo                  0.139   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X108Y86.BX     net (fanout=1)        0.902   debug_data<21>
    SLICE_X108Y86.CLK    Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.626ns logic, 4.417ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X108Y85.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      -0.333ns (3.868 - 4.201)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y85.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X130Y84.A1     net (fanout=1)        0.677   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X130Y84.A      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X130Y84.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X130Y84.CMUX   Tilo                  0.135   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X108Y85.CX     net (fanout=1)        0.682   debug_data<29>
    SLICE_X108Y85.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.025ns logic, 1.722ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (3.868 - 4.201)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y84.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X130Y84.C4     net (fanout=1)        0.502   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X130Y84.CMUX   Tilo                  0.138   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X108Y85.CX     net (fanout=1)        0.682   debug_data<29>
    SLICE_X108Y85.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.544ns logic, 1.184ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.565 - 0.593)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X94Y86.B1      net (fanout=9)        0.849   vga_v_count<3>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X134Y85.C5     net (fanout=116)      1.277   debug_addr<4>
    SLICE_X134Y85.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X130Y84.A1     net (fanout=1)        0.677   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X130Y84.A      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X130Y84.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X130Y84.CMUX   Tilo                  0.135   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X108Y85.CX     net (fanout=1)        0.682   debug_data<29>
    SLICE_X108Y85.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (0.677ns logic, 4.325ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X110Y84.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.321ns (3.867 - 4.188)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y72.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X128Y73.B4     net (fanout=1)        0.605   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X128Y73.B      Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X128Y73.D5     net (fanout=1)        0.251   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X128Y73.DMUX   Tilo                  0.142   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X110Y84.CX     net (fanout=1)        0.856   debug_data<5>
    SLICE_X110Y84.CLK    Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (1.032ns logic, 1.712ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.321ns (3.867 - 4.188)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y72.BQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X128Y73.D1     net (fanout=1)        0.520   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X128Y73.DMUX   Tilo                  0.143   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X110Y84.CX     net (fanout=1)        0.856   debug_data<5>
    SLICE_X110Y84.CLK    Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.513ns logic, 1.376ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.134ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.564 - 0.593)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X94Y86.B1      net (fanout=9)        0.849   vga_v_count<3>
    SLICE_X94Y86.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X93Y87.C1      net (fanout=31)       0.477   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X93Y87.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X130Y72.C5     net (fanout=116)      1.412   debug_addr<4>
    SLICE_X130Y72.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X128Y73.B4     net (fanout=1)        0.605   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X128Y73.B      Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X128Y73.D5     net (fanout=1)        0.251   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X128Y73.DMUX   Tilo                  0.142   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X110Y84.CX     net (fanout=1)        0.856   debug_data<5>
    SLICE_X110Y84.CLK    Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.134ns (0.684ns logic, 4.450ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_44 (SLICE_X39Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_43 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_43 to DISPLAY/P2S_SEG/buff_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.118   DISPLAY/P2S_SEG/buff<48>
                                                       DISPLAY/P2S_SEG/buff_43
    SLICE_X39Y74.A5      net (fanout=1)        0.077   DISPLAY/P2S_SEG/buff<43>
    SLICE_X39Y74.CLK     Tah         (-Th)     0.045   DISPLAY/P2S_SEG/buff<15>
                                                       DISPLAY/P2S_SEG/Mmux__n0110391
                                                       DISPLAY/P2S_SEG/buff_44
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.073ns logic, 0.077ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/data_count_5 (SLICE_X32Y76.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/data_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/data_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.CQ      Tcko                  0.100   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X32Y76.B6      net (fanout=5)        0.093   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X32Y76.CLK     Tah         (-Th)     0.032   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/Mcount_data_count51
                                                       DISPLAY/P2S_SEG/data_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.068ns logic, 0.093ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_53 (SLICE_X39Y74.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_52 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_52 to DISPLAY/P2S_SEG/buff_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.BQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<55>
                                                       DISPLAY/P2S_SEG/buff_52
    SLICE_X39Y74.B5      net (fanout=1)        0.116   DISPLAY/P2S_SEG/buff<52>
    SLICE_X39Y74.CLK     Tah         (-Th)     0.042   DISPLAY/P2S_SEG/buff<15>
                                                       DISPLAY/P2S_SEG/Mmux__n0110491
                                                       DISPLAY/P2S_SEG/buff_53
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.058ns logic, 0.116ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y36.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X108Y83.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X108Y83.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.654ns|            0|            0|            0|     38127977|
| TS_CLK_GEN_clkout3            |    100.000ns|     26.950ns|          N/A|            0|            0|     37995135|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     13.232ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.144|    7.503|    2.578|         |
CLK_200M_P     |    8.144|    7.503|    2.578|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.144|    7.503|    2.578|         |
CLK_200M_P     |    8.144|    7.503|    2.578|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38127977 paths, 0 nets, and 7206 connections

Design statistics:
   Minimum period:  26.950ns{1}   (Maximum frequency:  37.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 18 13:50:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5286 MB



