(pcb C:\Users\dwerner\Documents\KiCad\VIC2020\Vic2020mainboard\Vic2020mainboard\Vic2020mainboard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  390866 -86378.5  391168 -86433.8  391461 -86525.1  391740 -86650.9
            392003 -86809.6  392244 -86998.8  392461 -87215.7  392650 -87457.1
            392809 -87719.6  392935 -87999.3  393026 -88292.1  393081 -88593.8
            393100 -88900  393100 -111760  393095 -208280  393076 -208586
            393021 -208888  392930 -209181  392804 -209460  392645 -209723
            392456 -209964  392239 -210181  391998 -210370  391735 -210529
            391456 -210655  391163 -210746  390861 -210801  390555 -210820
            37846 -210820  37539.8 -210801  37238.1 -210746  36945.3 -210655
            36665.6 -210529  36403.1 -210370  36161.7 -210181  35944.8 -209964
            35755.6 -209723  35596.9 -209460  35471.1 -209181  35379.8 -208888
            35324.5 -208586  35306 -208280  35306 -88900  35324.5 -88593.8
            35379.8 -88292.1  35471.1 -87999.3  35596.9 -87719.6  35755.6 -87457.1
            35944.8 -87215.7  36161.7 -86998.8  36403.1 -86809.6  36665.6 -86650.9
            36945.3 -86525.1  37238.1 -86433.8  37539.8 -86378.5  37846 -86360
            390560 -86360  390866 -86378.5)
    )
    (keepout "" (polygon signal 0  91950 -87900  91950 -89600  93750 -89600  93750 -87900
            91950 -87900))
    (keepout "" (polygon signal 0  100450 -87900  100450 -89600  102250 -89600  102250 -87900
            100450 -87900))
    (keepout "" (polygon signal 0  70150 -87900  70150 -89600  71950 -89600  71950 -87900
            70150 -87900))
    (keepout "" (polygon signal 0  78650 -87900  78650 -89600  80450 -89600  80450 -87900
            78650 -87900))
    (keepout "" (polygon F.Cu 0  36900 -210800  35600 -210800  35200 -86200  37600 -86200
            36900 -210800))
    (keepout "" (polygon B.Cu 0  36900 -210800  35600 -210800  35200 -86200  37600 -86200
            36900 -210800))
    (keepout "" (polygon F.Cu 0  393100 -210800  390900 -210800  391700 -86300  393200 -86300
            393100 -210800))
    (keepout "" (polygon B.Cu 0  393100 -210800  390900 -210800  391700 -86300  393200 -86300
            393100 -210800))
    (keepout "" (polygon F.Cu 0  393200 -86250  393200 -87550  35200 -87900  35200 -86200
            393200 -86250))
    (keepout "" (polygon B.Cu 0  393200 -86250  393200 -87550  35200 -87900  35200 -86200
            393200 -86250))
    (keepout "" (polygon F.Cu 0  393100 -209100  393100 -210800  35600 -210800  35600 -208300
            393100 -209100))
    (keepout "" (polygon B.Cu 0  393100 -209100  393100 -210800  35600 -210800  35600 -208300
            393100 -209100))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component logo:vic20cartridge1
      (place J12 292700 -97300 front 0 (PN Conn_02x22_Row_Letter_First))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R36 115400 -123900 front 0 (PN 75))
      (place R35 292000 -150700 front 0 (PN 1K))
      (place R34 292000 -147300 front 0 (PN 1K))
      (place R33 292015 -143700 front 0 (PN 1K))
      (place R32 292000 -140200 front 0 (PN 1K))
      (place R31 102900 -205500 front 180 (PN 1k))
      (place R30 106500 -201000 front 0 (PN 1k))
      (place R29 106500 -205500 front 0 (PN 1k))
      (place R28 326020 -204100 front 180 (PN 1k))
      (place R27 177300 -105400 front 180 (PN 1K))
      (place R26 177400 -101500 front 180 (PN 1K))
      (place R25 183100 -101500 front 0 (PN 1K))
      (place R24 194000 -96400 front 180 (PN 330))
      (place R23 40200 -188500 front 270 (PN 10K))
      (place R22 42700 -122500 front 0 (PN 270))
      (place R21 67400 -121400 front 0 (PN 470))
      (place R20 92400 -112700 front 0 (PN 2.7K))
      (place R19 54200 -130200 front 0 (PN 1.8K))
      (place R18 81400 -105500 front 0 (PN 1K))
      (place R17 80900 -121200 front 0 (PN 510))
      (place R16 80700 -113400 front 0 (PN 240))
      (place R15 55000 -122600 front 0 (PN 180))
      (place R14 294800 -117100 front 0 (PN 1K))
      (place R13 294800 -120500 front 0 (PN 1K))
      (place R12 294800 -110100 front 0 (PN 1K))
      (place R11 302300 -113400 front 180 (PN 1K))
      (place R10 40300 -152800 front 270 (PN 2.2K))
      (place R9 40300 -166500 front 270 (PN 2.2K))
      (place R8 40300 -146300 front 90 (PN 2.2K))
      (place R7 66200 -114900 front 0 (PN 1K))
      (place R6 378100 -117300 front 90 (PN 150K))
      (place R5 148800 -204400 front 0 (PN 560))
      (place R4 174300 -204300 front 0 (PN 330))
      (place R3 161100 -204400 front 0 (PN 560))
      (place R2 186100 -204500 front 0 (PN 330))
      (place R1 378200 -122500 front 270 (PN 220k))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C40 105300 -128100 front 180 (PN .1uf))
      (place C39 94600 -119500 front 270 (PN 47uF))
      (place C38 82900 -128400 front 270 (PN 10uF))
      (place C37 196200 -91600 front 0 (PN .47uF))
      (place C9 104200 -119600 front 270 (PN 2.2uF))
      (place C11 64700 -98700 front 0 (PN 1uf))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (place C3 154300 -170600 front 180 (PN 2pf))
      (place C6 167800 -96000 front 90 (PN .1UF))
      (place C36 377300 -175700 front 180 (PN .001uf))
      (place C35 372600 -171300 front 0 (PN .001uf))
      (place C34 210800 -196900 front 180 (PN .01uf))
      (place C33 336800 -155200 front 180 (PN .01uf))
      (place C32 168200 -197000 front 180 (PN .01uf))
      (place C31 45300 -135600 front 0 (PN .01uf))
      (place C30 277800 -157400 front 180 (PN .01uf))
      (place C29 212200 -162700 front 180 (PN .01uf))
      (place C28 316200 -154600 front 180 (PN .01uf))
      (place C27 315300 -191800 front 180 (PN .01uf))
      (place C26 94200 -105200 front 0 (PN .01uf))
      (place C25 353000 -191800 front 0 (PN .01uf))
      (place C24 229000 -197200 front 180 (PN .01uf))
      (place C23 234200 -157600 front 90 (PN .01uf))
      (place C22 335400 -192000 front 180 (PN .01uf))
      (place C21 249000 -197200 front 180 (PN .01uf))
      (place C20 131300 -167500 front 0 (PN .01uf))
      (place C19 284500 -196900 front 180 (PN .01uf))
      (place C18 192300 -196900 front 180 (PN .01uf))
      (place C17 266400 -197000 front 180 (PN .01uf))
      (place C16 70200 -102700 front 0 (PN .01uf))
      (place C15 101400 -194300 front 0 (PN .01uf))
      (place C14 78200 -194800 front 180 (PN .01uf))
      (place C13 357500 -154100 front 180 (PN .01uf))
      (place C12 177900 -165600 front 180 (PN .01uf))
      (place C10 43000 -129300 front 0 (PN .1uf))
      (place C8 69700 -108500 front 0 (PN .1uF))
      (place C7 105400 -112600 front 0 (PN .01uf))
      (place C5 105200 -105200 front 0 (PN 220pf))
      (place C4 356300 -108900 front 180 (PN 10uf))
      (place C1 150100 -198300 front 0 (PN .1uf))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U9 223900 -176800 front 0 (PN 74LS04))
      (place U24 370600 -136900 front 0 (PN 74ALS32))
      (place U8 187200 -176900 front 0 (PN 74LS00))
      (place U11 205700 -177200 front 0 (PN 74LS02))
      (place U4 279400 -177100 front 0 (PN 7406))
      (place U1 163600 -177500 front 0 (PN 7402))
    )
    (component "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset4.94mm_Housed_MountingHolesOffset7.48mm"
      (place J14 385200 -183200 front 90 (PN "Joystick 1"))
    )
    (component "RCA:CUI_RCJ-041-reversepins"
      (place J7 97100 -87900 front 90 (PN "Video Out"))
      (place J6 75300 -87900 front 90 (PN "Audio Out"))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U23 130000 -179900 front 0 (PN 74LS245))
      (place U18 351200 -164200 front 0 (PN 74LS245))
      (place U16 329300 -163800 front 0 (PN 74LS245))
      (place U15 330500 -127600 front 0 (PN 74LS245))
      (place U14 309000 -164200 front 0 (PN 74LS245))
    )
    (component Capacitor_THT:C_Radial_D10.0mm_H12.5mm_P5.00mm
      (place C2 149700 -190000 front 0 (PN "8-90pf"))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (place Q1 53200 -112760 front 270 (PN 2sc1959))
      (place Q2 58600 -105100 front 270 (PN 2SC1815))
    )
    (component "Inductor_THT:L_Axial_L6.6mm_D2.7mm_P10.16mm_Horizontal_Vishay_IM-2"
      (place FB9 116800 -117000 front 0 (PN Ferrite_Bead_Small))
      (place FB8 129000 -104600 front 0 (PN Ferrite_Bead_Small))
      (place FB7 136200 -109700 front 0 (PN " "))
      (place FB6 151700 -127200 front 0 (PN Ferrite_Bead_Small))
      (place FB5 151800 -115500 front 0 (PN Ferrite_Bead_Small))
      (place FB4 151700 -119700 front 0 (PN Ferrite_Bead_Small))
      (place FB3 66900 -150500 front 90 (PN Ferrite_Bead_Small))
      (place FB2 236900 -181900 front 270 (PN Ferrite_Bead_Small))
      (place FB1 219000 -177100 front 270 (PN Ferrite_Bead_Small))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U19 268000 -120000 front 0 (PN 2764))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad
      (place H7 311404 -203581 front 0 (PN MountingHole))
      (place H6 176530 -93472 front 0 (PN MountingHole))
      (place H5 370205 -203835 front 0 (PN MountingHole))
      (place H4 41529 -93472 front 0 (PN MountingHole))
      (place H3 41529 -203708 front 0 (PN MountingHole))
      (place H2 370332 -116205 front 0 (PN MountingHole))
      (place H1 252603 -102108 front 0 (PN MountingHole))
      (place H14 70500 -136100 front 0 (PN MountingHole))
      (place H13 88000 -204200 front 0 (PN MountingHole))
      (place H12 386500 -203400 front 0 (PN MountingHole))
      (place H11 383300 -98800 front 0 (PN MountingHole))
      (place H10 283700 -98600 front 0 (PN MountingHole))
      (place H8 243967 -203708 front 0 (PN MountingHole))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U3 351400 -114900 front 0 (PN LM555))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place SW3 310100 -112600 front 0 (PN "Expansion Port"))
      (place SW1 331600 -111600 front 0 (PN "RAM ENABLE"))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y1 154300 -176700 front 180 (PN Crystal))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U22 238800 -109200 front 0 (PN W65C22NxP))
      (place U21 204800 -109600 front 0 (PN W65C22NxP))
      (place U20 131200 -114700 front 0 (PN 6560))
      (place U7 46300 -140200 front 0 (PN W65C02SxP))
    )
    (component "Package_DIP:DIP-32_W15.24mm"
      (place U17 172900 -122900 front 0 (PN "AS6C1008-55PCN"))
      (place U12 99400 -150200 front 0 (PN "AS6C1008-55PCN"))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U13 73200 -155900 front 0 (PN 27512))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U10 351200 -131900 front 0 (PN 74LS133))
      (place U6 261000 -174900 front 0 (PN 74LS138))
      (place U5 309800 -132300 front 0 (PN 74LS133))
      (place U2 243900 -175000 front 0 (PN 74LS138))
    )
    (component Varistor:Potentiometer_Trimmer_2x4.kicad_mod
      (place RV1 42100 -112700 front 0 (PN 1K))
    )
    (component Connector:din6
      (place J13 151800 -99000 front 180 (PN "IEC Port"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place J11 334680 -204000 front 90 (PN Conn_02x08_Odd_Even))
    )
    (component "Connector_BarrelJack:BarrelJack_CUI_PJ-063AH_Horizontal"
      (place J10 55900 -99000 front 180 (PN "5v Regulated"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J9 189500 -90800 front 270 (PN LED))
      (place J4 119000 -108600 front 180 (PN "Chroma Disconnect"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (place J8 205994 -94234 front 90 (PN Keyboard))
    )
    (component "Connector:DIN-4TE_5749181-1"
      (place J5 122200 -95100 front 0 (PN "SVIDEO Out"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J3 272900 -113900 front 90 (PN "FONT SELECT"))
      (place J2 82700 -145900 front 270 (PN "A14 Kernel/Basic Select"))
      (place J1 77720 -151300 front 90 (PN "A15 KERNAL/BASIC SELECT"))
    )
  )
  (library
    (image logo:vic20cartridge1
      (outline (path signal 120  85800 2900  85800 -5700))
      (outline (path signal 120  -12600 -5600  94400 -5700))
      (outline (path signal 120  -12600 2900  94400 2900))
      (outline (path signal 120  85800 2900  94400 2900))
      (outline (path signal 120  85800 -5500  85800 2900))
      (outline (path signal 120  85800 -3000  85800 -5500))
      (outline (path signal 120  94400 -3000  94400 2900))
      (outline (path signal 120  94400 -3000  94400 -5700))
      (outline (path signal 120  -4000 -700  -4000 -5600))
      (outline (path signal 120  -4000 -700  -4000 2900))
      (outline (path signal 120  93200 -1350  93121.6 -1945.28  92891.9 -2500  92526.3 -2976.35
            92050 -3341.86  91495.3 -3571.63  90900 -3650  90304.7 -3571.63
            89750 -3341.86  89273.7 -2976.35  88908.1 -2500  88678.4 -1945.28
            88600 -1350  88678.4 -754.716  88908.1 -200  89273.7 276.346
            89750 641.858  90304.7 871.629  90900 950  91495.3 871.629  92050 641.858
            92526.3 276.346  92891.9 -200  93121.6 -754.716  93200 -1350))
      (outline (path signal 120  -6800 -1350  -6878.37 -1945.28  -7108.14 -2500  -7473.65 -2976.35
            -7950 -3341.86  -8504.72 -3571.63  -9100 -3650  -9695.28 -3571.63
            -10250 -3341.86  -10726.3 -2976.35  -11091.9 -2500  -11321.6 -1945.28
            -11400 -1350  -11321.6 -754.716  -11091.9 -200  -10726.3 276.346
            -10250 641.858  -9695.28 871.629  -9100 950  -8504.72 871.629
            -7950 641.858  -7473.65 276.346  -7108.14 -200  -6878.37 -754.716
            -6800 -1350))
      (outline (path signal 120  -12600 -5600  -5600 -5600))
      (outline (path signal 120  -12600 2900  -12600 -5600))
      (outline (path signal 120  -5600 2900  -12600 2900))
      (outline (path signal 120  -12600 -5600  -5600 -5600))
      (outline (path signal 120  -12600 2900  -12600 -5600))
      (outline (path signal 120  -9600 2900  -12600 2900))
      (pin Round[A]Pad_1524_um b1 83160 0)
      (pin Round[A]Pad_1524_um b2 79200 0)
      (pin Round[A]Pad_1524_um b3 75240 0)
      (pin Round[A]Pad_1524_um b4 71280 0)
      (pin Round[A]Pad_1524_um b5 67320 0)
      (pin Round[A]Pad_1524_um b6 63360 0)
      (pin Round[A]Pad_1524_um b7 59400 0)
      (pin Round[A]Pad_1524_um b8 55440 0)
      (pin Round[A]Pad_1524_um b9 51480 0)
      (pin Round[A]Pad_1524_um b10 47520 0)
      (pin Round[A]Pad_1524_um b11 43560 0)
      (pin Round[A]Pad_1524_um b12 39600 0)
      (pin Round[A]Pad_1524_um b13 35640 0)
      (pin Round[A]Pad_1524_um b14 31680 0)
      (pin Round[A]Pad_1524_um b15 27720 0)
      (pin Round[A]Pad_1524_um b16 23760 0)
      (pin Round[A]Pad_1524_um b17 19800 0)
      (pin Round[A]Pad_1524_um b18 15840 0)
      (pin Round[A]Pad_1524_um b19 11880 0)
      (pin Round[A]Pad_1524_um b20 7920 0)
      (pin Round[A]Pad_1524_um b21 3960 0)
      (pin Round[A]Pad_1524_um b22 0 0)
      (pin Rect[A]Pad_1524x1524_um a1 83160 -3300)
      (pin Round[A]Pad_1524_um a2 79200 -3300)
      (pin Round[A]Pad_1524_um a3 75240 -3300)
      (pin Round[A]Pad_1524_um a4 71280 -3300)
      (pin Round[A]Pad_1524_um a5 67320 -3300)
      (pin Round[A]Pad_1524_um a6 63360 -3300)
      (pin Round[A]Pad_1524_um a7 59400 -3300)
      (pin Round[A]Pad_1524_um a8 55440 -3300)
      (pin Round[A]Pad_1524_um a9 51480 -3300)
      (pin Round[A]Pad_1524_um a10 47520 -3300)
      (pin Round[A]Pad_1524_um a11 43560 -3300)
      (pin Round[A]Pad_1524_um a12 39600 -3300)
      (pin Round[A]Pad_1524_um a13 35640 -3300)
      (pin Round[A]Pad_1524_um a14 31680 -3300)
      (pin Round[A]Pad_1524_um a15 27720 -3300)
      (pin Round[A]Pad_1524_um a16 23760 -3300)
      (pin Round[A]Pad_1524_um a17 19800 -3300)
      (pin Round[A]Pad_1524_um a18 15840 -3300)
      (pin Round[A]Pad_1524_um a19 11880 -3300)
      (pin Round[A]Pad_1524_um a20 7920 -3300)
      (pin Round[A]Pad_1524_um a21 3960 -3300)
      (pin Round[A]Pad_1524_um a22 0 -3300)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (outline (path signal 50  6250 1250  -1250 1250))
      (outline (path signal 50  6250 -1250  6250 1250))
      (outline (path signal 50  -1250 -1250  6250 -1250))
      (outline (path signal 50  -1250 1250  -1250 -1250))
      (outline (path signal 120  6120 1120  6120 -1120))
      (outline (path signal 120  -1120 1120  -1120 -1120))
      (outline (path signal 120  -1120 -1120  6120 -1120))
      (outline (path signal 120  -1120 1120  6120 1120))
      (outline (path signal 100  6000 1000  -1000 1000))
      (outline (path signal 100  6000 -1000  6000 1000))
      (outline (path signal 100  -1000 -1000  6000 -1000))
      (outline (path signal 100  -1000 1000  -1000 -1000))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset4.94mm_Housed_MountingHolesOffset7.48mm"
      (outline (path signal 50  21500 3250  -10400 3250))
      (outline (path signal 50  21500 -14700  21500 3250))
      (outline (path signal 50  -10400 -14700  21500 -14700))
      (outline (path signal 50  -10400 3250  -10400 -14700))
      (outline (path signal 120  0 3221.32  -250 3654.34))
      (outline (path signal 120  250 3654.34  0 3221.32))
      (outline (path signal 120  -250 3654.34  250 3654.34))
      (outline (path signal 120  21025 2760  21025 -7720))
      (outline (path signal 120  -9945 2760  21025 2760))
      (outline (path signal 120  -9945 -7720  -9945 2760))
      (outline (path signal 100  19640 -7780  19640 -300))
      (outline (path signal 100  16440 -7780  16440 -300))
      (outline (path signal 100  -5360 -7780  -5360 -300))
      (outline (path signal 100  -8560 -7780  -8560 -300))
      (outline (path signal 100  20540 -8180  15540 -8180))
      (outline (path signal 100  20540 -13180  20540 -8180))
      (outline (path signal 100  15540 -13180  20540 -13180))
      (outline (path signal 100  15540 -8180  15540 -13180))
      (outline (path signal 100  -4460 -8180  -9460 -8180))
      (outline (path signal 100  -4460 -13180  -4460 -8180))
      (outline (path signal 100  -9460 -13180  -4460 -13180))
      (outline (path signal 100  -9460 -8180  -9460 -13180))
      (outline (path signal 100  13690 -8180  -2610 -8180))
      (outline (path signal 100  13690 -14180  13690 -8180))
      (outline (path signal 100  -2610 -14180  13690 -14180))
      (outline (path signal 100  -2610 -8180  -2610 -14180))
      (outline (path signal 100  20965 -7780  -9885 -7780))
      (outline (path signal 100  20965 -8180  20965 -7780))
      (outline (path signal 100  -9885 -8180  20965 -8180))
      (outline (path signal 100  -9885 -7780  -9885 -8180))
      (outline (path signal 100  20965 2700  -9885 2700))
      (outline (path signal 100  20965 -7780  20965 2700))
      (outline (path signal 100  -9885 -7780  20965 -7780))
      (outline (path signal 100  -9885 2700  -9885 -7780))
      (pin Round[A]Pad_4000_um 0 18040 -300)
      (pin Round[A]Pad_4000_um 0@1 -6960 -300)
      (pin Round[A]Pad_1600_um 9 9695 -2840)
      (pin Round[A]Pad_1600_um 8 6925 -2840)
      (pin Round[A]Pad_1600_um 7 4155 -2840)
      (pin Round[A]Pad_1600_um 6 1385 -2840)
      (pin Round[A]Pad_1600_um 5 11080 0)
      (pin Round[A]Pad_1600_um 4 8310 0)
      (pin Round[A]Pad_1600_um 3 5540 0)
      (pin Round[A]Pad_1600_um 2 2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "RCA:CUI_RCJ-041-reversepins"
      (outline (path signal 127  -10000 5000  -1500 5000))
      (outline (path signal 127  -1500 5000  0 5000))
      (outline (path signal 127  0 5000  0 4150))
      (outline (path signal 127  0 4150  0 3500))
      (outline (path signal 127  0 3500  0 -3500))
      (outline (path signal 127  0 -3500  0 -4150))
      (outline (path signal 127  0 -4150  0 -5000))
      (outline (path signal 127  0 -5000  -1500 -5000))
      (outline (path signal 127  -1500 -5000  -10000 -5000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -9600 -2000  -9600 2000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -1500 5000  -1500 3525))
      (outline (path signal 127  -1500 3500  0 3500))
      (outline (path signal 127  -1500 -3500  0 -3500))
      (outline (path signal 127  -1500 -5000  -1500 -3500))
      (outline (path signal 1  -1700 5150  -1700 3350))
      (outline (path signal 1  -1700 3350  0 3350))
      (outline (path signal 1  0 3350  0 5150))
      (outline (path signal 1  0 5150  -1700 5150))
      (outline (path signal 1  -1700 -3350  -1700 -5150))
      (outline (path signal 1  -1700 -5150  0 -5150))
      (outline (path signal 1  0 -5150  0 -3350))
      (outline (path signal 1  0 -3350  -1700 -3350))
      (outline (path signal 127  -10000 -5000  -2000 -5000))
      (outline (path signal 127  0 -3000  0 3000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -10000 5000  -2000 5000))
      (outline (path signal 127  -9600 1000  -9600 2000))
      (outline (path signal 50  -10250 -5250  -1950 -5250))
      (outline (path signal 50  -1950 -5250  -1950 -5400))
      (outline (path signal 50  -1950 -5400  250 -5400))
      (outline (path signal 50  250 -5400  250 -4400))
      (outline (path signal 50  250 -4400  9750 -4400))
      (outline (path signal 50  9750 -4400  9750 4400))
      (outline (path signal 50  9750 4400  250 4400))
      (outline (path signal 50  250 4400  250 5400))
      (outline (path signal 50  250 5400  -1950 5400))
      (outline (path signal 50  -1950 5400  -1950 5250))
      (outline (path signal 50  -1950 5250  -10250 5250))
      (outline (path signal 50  -10250 5250  -10250 -5250))
      (outline (path signal 200  -3890 -5513  -3940 -5599.6  -4040 -5599.6  -4090 -5513
            -4040 -5426.4  -3940 -5426.4  -3890 -5513))
      (outline (path signal 200  -3890 -5513  -3940 -5599.6  -4040 -5599.6  -4090 -5513
            -4040 -5426.4  -3940 -5426.4  -3890 -5513))
      (outline (path signal 127  250 4150  8890 4150))
      (outline (path signal 127  9500 3540  9500 -3760))
      (outline (path signal 127  9110 -4150  250 -4150))
      (outline (path signal 127  0 4150  8910 4150))
      (outline (path signal 127  9500 3560  9500 -3760))
      (outline (path signal 127  9110 -4150  0 -4150))
      (outline (path signal 127  -9600 -2000  -9600 -1000))
      (pin Oval[A]Pad_2100x4200_um 2 -4000 0)
      (pin Oval[A]Pad_3100x1550_um 1 -8500 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Radial_D10.0mm_H12.5mm_P5.00mm
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (outline (path signal 50  6090 -2010  -1010 -2010))
      (outline (path signal 50  6090 -2010  6090 2730))
      (outline (path signal 50  -1010 2730  -1010 -2010))
      (outline (path signal 50  -1010 2730  6090 2730))
      (outline (path signal 100  800 -1750  4300 -1750))
      (outline (path signal 120  740 -1850  4340 -1850))
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
    )
    (image "Inductor_THT:L_Axial_L6.6mm_D2.7mm_P10.16mm_Horizontal_Vishay_IM-2"
      (outline (path signal 50  11210 1600  -1050 1600))
      (outline (path signal 50  11210 -1600  11210 1600))
      (outline (path signal 50  -1050 -1600  11210 -1600))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 120  9120 0  8500 0))
      (outline (path signal 120  1040 0  1660 0))
      (outline (path signal 120  8500 1470  1660 1470))
      (outline (path signal 120  8500 -1470  8500 1470))
      (outline (path signal 120  1660 -1470  8500 -1470))
      (outline (path signal 120  1660 1470  1660 -1470))
      (outline (path signal 100  10160 0  8380 0))
      (outline (path signal 100  0 0  1780 0))
      (outline (path signal 100  8380 1350  1780 1350))
      (outline (path signal 100  8380 -1350  8380 1350))
      (outline (path signal 100  1780 -1350  8380 -1350))
      (outline (path signal 100  1780 1350  1780 -1350))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -39650  16300 1550))
      (outline (path signal 50  -1050 -39650  16300 -39650))
      (outline (path signal 50  -1050 1550  -1050 -39650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Varistor:Potentiometer_Trimmer_2x4.kicad_mod
      (outline (path signal 150  6350 -1905  3810 -1905))
      (outline (path signal 150  3810 -1905  3175 -1270))
      (outline (path signal 150  3175 -1270  3175 635))
      (outline (path signal 150  3175 635  1905 635))
      (outline (path signal 150  1905 635  1905 -1270))
      (outline (path signal 150  1905 -1270  1270 -1905))
      (outline (path signal 150  1270 -1905  -1270 -1905))
      (outline (path signal 150  -1270 -1905  -1905 -1270))
      (outline (path signal 150  -1905 -1270  -1905 7620))
      (outline (path signal 150  6350 -1905  6985 -1270))
      (outline (path signal 150  6985 -1270  6985 7620))
      (outline (path signal 150  1270 10160  635 10160))
      (outline (path signal 150  635 10160  -1905 7620))
      (outline (path signal 150  3810 10160  4445 10160))
      (outline (path signal 150  4445 10160  6985 7620))
      (outline (path signal 150  5080 5080  5000.2 4448.33  4765.82 3856.35  4391.58 3341.25
            3901 2935.41  3324.9 2664.32  2699.49 2545.01  2064.05 2584.99
            1458.52 2781.74  920.943 3122.9  485.097 3587.03  178.368 4144.96
            20.029 4761.65  20.029 5398.35  178.368 6015.04  485.097 6572.98
            920.943 7037.1  1458.52 7378.26  2064.05 7575.01  2699.49 7614.99
            3324.9 7495.68  3901 7224.59  4391.58 6818.75  4765.82 6303.65
            5000.2 5711.67  5080 5080))
      (outline (path signal 150  4445 5080  4367.83 4543.3  4142.59 4050.08  3787.51 3640.3
            3331.37 3347.15  2811.11 3194.39  2268.89 3194.39  1748.63 3347.15
            1292.49 3640.3  937.412 4050.08  712.166 4543.3  635 5080  712.166 5616.7
            937.412 6109.92  1292.49 6519.7  1748.63 6812.85  2268.89 6965.61
            2811.11 6965.61  3331.37 6812.85  3787.51 6519.7  4142.59 6109.92
            4367.83 5616.7  4445 5080))
      (outline (path signal 150  2286 6604  2794 6604))
      (outline (path signal 150  2794 6604  2794 5334))
      (outline (path signal 150  2794 5334  4064 5334))
      (outline (path signal 150  4064 5334  4064 4826))
      (outline (path signal 150  4064 4826  2794 4826))
      (outline (path signal 150  2794 4826  2794 3556))
      (outline (path signal 150  2794 3556  2286 3556))
      (outline (path signal 150  2286 3556  2286 4826))
      (outline (path signal 150  2286 4826  1016 4826))
      (outline (path signal 150  1016 4826  1016 5334))
      (outline (path signal 150  1016 5334  2286 5334))
      (outline (path signal 150  2286 5334  2286 6604))
      (outline (path signal 150  1270 5080  3810 5080))
      (outline (path signal 150  2540 6350  2540 3810))
      (pin Round[A]Pad_2540_um 2 2540 10160)
      (pin Round[A]Pad_2540_um 3 5080 0)
      (pin Round[A]Pad_2540_um 1 0 0)
    )
    (image Connector:din6
      (outline (path signal 127  -10000 700  -10000 -12500))
      (outline (path signal 127  -10000 -12500  10000 -12500))
      (outline (path signal 127  10000 -12500  10000 700))
      (outline (path signal 50  -10250 -12750  -10250 6250))
      (outline (path signal 50  -10250 6250  10250 6250))
      (outline (path signal 50  10250 6250  10250 -12750))
      (outline (path signal 50  10250 -12750  -10250 -12750))
      (outline (path signal 200  11000 400  10950 313.397  10850 313.397  10800 400  10850 486.603
            10950 486.603  11000 400))
      (outline (path signal 200  11000 400  10950 313.397  10850 313.397  10800 400  10850 486.603
            10950 486.603  11000 400))
      (outline (path signal 127  -10000 700  -10000 -12500))
      (outline (path signal 127  -10000 -12500  10000 -12500))
      (outline (path signal 127  10000 -12500  10000 700))
      (outline (path signal 127  10000 700  -10000 700))
      (outline (path signal 127  -10000 700  -8500 700))
      (outline (path signal 127  -6500 700  -1000 700))
      (outline (path signal 127  1000 700  6500 700))
      (outline (path signal 127  10000 700  8500 700))
      (pin Round[A]Pad_1950_um 3 0 0)
      (pin Round[A]Pad_1950_um 2 5000 2500)
      (pin Round[A]Pad_1950_um 1 7500 0)
      (pin Round[A]Pad_1950_um 4 -5000 2500)
      (pin Round[A]Pad_1950_um 5 -7500 0)
      (pin Round[A]Pad_1950_um S1 -2500 -10000)
      (pin Round[A]Pad_1950_um S2 2500 -10000)
      (pin Round[A]Pad_1950_um 6 0 5000)
      (keepout "" (circle F.Cu 2400 -7500 -5000))
      (keepout "" (circle B.Cu 2400 -7500 -5000))
      (keepout "" (circle F.Cu 2400 7500 -5000))
      (keepout "" (circle B.Cu 2400 7500 -5000))
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connector_BarrelJack:BarrelJack_CUI_PJ-063AH_Horizontal"
      (outline (path signal 50  6000 1500  -6000 1500))
      (outline (path signal 50  6000 -12500  6000 1500))
      (outline (path signal 50  -6000 -12500  6000 -12500))
      (outline (path signal 50  -6000 1500  -6000 -12500))
      (outline (path signal 120  -1000 1300  1000 1300))
      (outline (path signal 120  -5110 -12110  -5110 -9050))
      (outline (path signal 120  5110 -12110  -5110 -12110))
      (outline (path signal 120  5110 -9050  5110 -12110))
      (outline (path signal 120  5110 1110  5110 -4950))
      (outline (path signal 120  2300 1110  5110 1110))
      (outline (path signal 120  -5110 1110  -2300 1110))
      (outline (path signal 120  -5110 -4950  -5110 1110))
      (outline (path signal 100  -5000 -12000  -5000 1000))
      (outline (path signal 100  5000 -12000  -5000 -12000))
      (outline (path signal 100  5000 1000  5000 -12000))
      (outline (path signal 100  1000 1000  5000 1000))
      (outline (path signal 100  0 0  1000 1000))
      (outline (path signal 100  -1000 1000  0 0))
      (outline (path signal 100  -5000 1000  -1000 1000))
      (pin Oval[A]Pad_2000x3500_um MP 4500 -7000)
      (pin Oval[A]Pad_2000x3500_um MP@1 -4500 -7000)
      (pin Oval[A]Pad_3300x2000_um 2 0 -6000)
      (pin Rect[A]Pad_4000x2000_um 1 0 0)
      (keepout "" (circle F.Cu 1600 0 -9000))
      (keepout "" (circle B.Cu 1600 0 -9000))
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -50050  1800 1800))
      (outline (path signal 50  -1800 -50050  1800 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  1330 -49590))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -49530  -1270 635))
      (outline (path signal 100  1270 -49530  -1270 -49530))
      (outline (path signal 100  1270 1270  1270 -49530))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connector:DIN-4TE_5749181-1"
      (outline (path signal 127  -7000 8510  7000 8510))
      (outline (path signal 127  7000 8510  7000 -4320))
      (outline (path signal 127  7000 -4320  -7000 -4320))
      (outline (path signal 127  -7000 -4320  -7000 8510))
      (outline (path signal 127  -7000 8510  7000 8510))
      (outline (path signal 127  7000 -4320  -6970 -4320))
      (outline (path signal 127  -6970 -4320  -7000 -4320))
      (outline (path signal 50  -7250 8760  7250 8760))
      (outline (path signal 50  7250 8760  7250 -4570))
      (outline (path signal 50  7250 -4570  -7250 -4570))
      (outline (path signal 50  -7250 -4570  -7250 8760))
      (outline (path signal 127  7000 890  7000 -4320))
      (outline (path signal 127  -6970 890  -6970 -4320))
      (outline (path signal 127  7000 5070  7000 8510))
      (outline (path signal 127  -7000 5070  -7000 8510))
      (outline (path signal 200  -3300 -4800  -3350 -4886.6  -3450 -4886.6  -3500 -4800
            -3450 -4713.4  -3350 -4713.4  -3300 -4800))
      (pin Rect[A]Pad_1398x1398_um 1 -3350 0)
      (pin Round[A]Pad_1398_um 3 -3350 -2490)
      (pin Round[A]Pad_1398_um 2 3350 0)
      (pin Round[A]Pad_1398_um 4 3350 -2490)
      (pin Round[A]Pad_3306_um 5 0 3810)
      (pin Round[A]Pad_3306_um 6 6760 3000)
      (pin Round[A]Pad_3306_um 7 -6760 3000)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1398_um
      (shape (circle F.Cu 1398))
      (shape (circle B.Cu 1398))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1950_um
      (shape (circle F.Cu 1950))
      (shape (circle B.Cu 1950))
      (attach off)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Round[A]Pad_3306_um
      (shape (circle F.Cu 3306))
      (shape (circle B.Cu 3306))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_3100x1550_um
      (shape (path F.Cu 1550  -775 0  775 0))
      (shape (path B.Cu 1550  -775 0  775 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3300x2000_um
      (shape (path F.Cu 2000  -650 0  650 0))
      (shape (path B.Cu 2000  -650 0  650 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x3500_um
      (shape (path F.Cu 2000  0 -750  0 750))
      (shape (path B.Cu 2000  0 -750  0 750))
      (attach off)
    )
    (padstack Oval[A]Pad_2100x4200_um
      (shape (path F.Cu 2100  0 -1050  0 1050))
      (shape (path B.Cu 2100  0 -1050  0 1050))
      (attach off)
    )
    (padstack Rect[A]Pad_4000x2000_um
      (shape (rect F.Cu -2000 -1000 2000 1000))
      (shape (rect B.Cu -2000 -1000 2000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1398x1398_um
      (shape (rect F.Cu -699 -699 699 699))
      (shape (rect B.Cu -699 -699 699 699))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J12-b1 J12-b22 J12-a1 J12-a22 U9-7 J14-8 U24-7 U8-7 R31-1 R30-1 R29-1
        R28-1 J7-2 J6-2 U23-10 U23-1 C38-2 C37-2 C9-2 C6-2 U19-14 U19-1 U3-1 U22-1
        U21-1 U20-20 U18-10 U17-16 U16-10 U16-1 U15-10 U15-1 U14-10 U13-14 U12-16
        U12-2 U11-7 U10-8 U7-21 U6-8 U5-8 U4-7 U2-8 U2-5 U2-4 U1-7 RV1-3 R22-2 R21-2
        R20-2 J13-2 J11-16 J11-2 J11-1 J10-2 J9-1 J8-1 J5-3 J5-2 J3-1 J2-1 J1-1 C36-2
        C35-2 C34-2 C33-2 C32-2 C31-2 C30-2 C29-2 C28-2 C27-2 C26-2 C25-2 C24-2 C23-2
        C22-2 C21-2 C20-2 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2 C10-2 C8-2
        C7-2 C4-2 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins U3-2 R1-2 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C3-2 C2-1 Y1-2)
    )
    (net "Net-(C4-Pad1)"
      (pins U3-7 U3-6 R6-2 C4-1)
    )
    (net "Net-(C5-Pad2)"
      (pins J4-2 C5-2)
    )
    (net VICAUDIO
      (pins U20-19 R18-2 C7-1)
    )
    (net "Net-(C10-Pad1)"
      (pins Q2-3 R18-1 C10-1)
    )
    (net AUDIOOUT
      (pins J6-1 C11-2)
    )
    (net POTY
      (pins J14-5 U20-18 C35-1)
    )
    (net POTX
      (pins J14-9 U20-17 C36-1)
    )
    (net "Net-(J1-Pad2)"
      (pins U13-1 J1-2)
    )
    (net "Net-(J2-Pad2)"
      (pins U13-27 J2-2)
    )
    (net "Net-(J3-Pad2)"
      (pins U19-2 J3-2)
    )
    (net CHROMA
      (pins C40-2 FB9-2 U20-2)
    )
    (net LUMA
      (pins U20-3 R16-2)
    )
    (net VIDEOOUT
      (pins J7-1 Q1-1 R22-1 J5-1)
    )
    (net ROW0
      (pins U22-2 J8-20)
    )
    (net ROW1
      (pins U22-3 J8-19)
    )
    (net ROW2
      (pins U22-4 J8-18)
    )
    (net ROW3
      (pins U22-5 J8-17)
    )
    (net ROW4
      (pins U22-6 J8-16)
    )
    (net ROW5
      (pins U22-7 J8-15)
    )
    (net ROW6
      (pins U22-8 J8-14)
    )
    (net ROW7
      (pins U22-9 J8-13)
    )
    (net COL0
      (pins U22-10 J8-12)
    )
    (net COL1
      (pins U22-11 J8-11)
    )
    (net COL2
      (pins U22-12 J8-10)
    )
    (net COL3
      (pins U22-13 J8-9)
    )
    (net COL4
      (pins U22-14 J8-8)
    )
    (net COL5
      (pins U22-15 J8-7)
    )
    (net COL6
      (pins U22-16 J8-6)
    )
    (net COL7
      (pins J14-4 U22-17 J8-5)
    )
    (net RESTORE
      (pins U21-40 R23-2 J8-3)
    )
    (net "Net-(J9-Pad2)"
      (pins R24-2 J9-2)
    )
    (net RDY
      (pins U7-38 U7-2 R9-1 J11-15 J11-13)
    )
    (net VIA1CB2
      (pins U21-19 J11-14)
    )
    (net VIA1CB1
      (pins U21-18 J11-12)
    )
    (net ML
      (pins U7-5 J11-11)
    )
    (net VIA1CA2
      (pins U21-39 J11-10)
    )
    (net VP
      (pins U7-1 J11-9)
    )
    (net VIA1CA1
      (pins U22-40 J11-8)
    )
    (net SYNC
      (pins U7-7 J11-7)
    )
    (net PB7
      (pins U21-17 J11-6)
    )
    (net PA6
      (pins U21-8 J11-4)
    )
    (net RESET
      (pins J12-b20 U22-34 U21-34 U7-40 U4-2 R7-1 J13-6 J11-3)
    )
    (net A0
      (pins J12-b2 U22-38 U21-38 U15-18 U13-10 U7-9)
    )
    (net A1
      (pins J12-b3 U22-37 U21-37 U15-17 U13-9 U7-10)
    )
    (net A2
      (pins J12-b4 U22-36 U21-36 U15-16 U13-8 U7-11)
    )
    (net A3
      (pins J12-b5 U22-35 U21-35 U15-15 U13-7 U7-12)
    )
    (net A4
      (pins J12-b6 U21-24 U15-14 U13-6 U7-13)
    )
    (net A5
      (pins J12-b7 U22-24 U15-13 U13-5 U7-14)
    )
    (net A6
      (pins J12-b8 U15-12 U13-4 U7-15)
    )
    (net A7
      (pins J12-b9 U15-11 U13-3 U7-16)
    )
    (net A8
      (pins J12-b10 U16-18 U13-25 U7-17)
    )
    (net A9
      (pins J12-b11 U16-17 U13-24 U7-18)
    )
    (net A10
      (pins J12-b12 U16-16 U13-21 U7-19 U6-1)
    )
    (net A11
      (pins J12-b13 U16-15 U13-23 U7-20 U6-2)
    )
    (net A12
      (pins J12-b14 U16-14 U13-2 U7-22 U6-3)
    )
    (net A13
      (pins J12-b15 U23-18 U13-26 U7-23 U6-4 U2-1)
    )
    (net IO2
      (pins J12-b16 U6-9 U5-12)
    )
    (net IO3
      (pins J12-b17 U6-7 U5-13)
    )
    (net SO2
      (pins J12-b18 U24-11 U22-25 U21-25 U5-14 U2-6)
    )
    (net NMI
      (pins J12-b19 U21-21 U7-6 R10-1)
    )
    (net D0
      (pins J12-a2 U18-18 U14-18 U13-11 U7-33)
    )
    (net D1
      (pins J12-a3 U18-17 U14-17 U13-12 U7-32)
    )
    (net D2
      (pins J12-a4 U18-16 U14-16 U13-13 U7-31)
    )
    (net D3
      (pins J12-a5 U18-15 U14-15 U13-15 U7-30)
    )
    (net D4
      (pins J12-a6 U18-14 U14-14 U13-16 U7-29)
    )
    (net D5
      (pins J12-a7 U18-13 U14-13 U13-17 U7-28)
    )
    (net D6
      (pins J12-a8 U18-12 U14-12 U13-18 U7-27)
    )
    (net D7
      (pins J12-a9 U18-11 U14-11 U13-19 U7-26)
    )
    (net RW
      (pins J12-a18 U22-22 U21-22 U18-1 U14-1 U11-2 U7-34)
    )
    (net VRW
      (pins J12-a17 U9-4 U20-4 U17-29 U12-29)
    )
    (net IRQ
      (pins J12-a19 U22-21 U7-4 R8-1)
    )
    (net "Net-(J13-Pad3)"
      (pins U4-12 R25-2 J13-3)
    )
    (net SERSRQ
      (pins U22-18 J13-1)
    )
    (net SERCLKIN
      (pins U21-2 U4-10 R27-2 J13-4)
    )
    (net SERDATAIN
      (pins U21-3 U4-8 R26-2 J13-5)
    )
    (net LPEN
      (pins J14-6 U21-7 U20-37)
    )
    (net JOY2
      (pins J14-3 U21-6)
    )
    (net JOY1
      (pins J14-2 U21-5)
    )
    (net JOY0
      (pins J14-1 U21-4)
    )
    (net "Net-(R2-Pad2)"
      (pins Y1-1 U1-3 U1-2 R2-2)
    )
    (net "Net-(R2-Pad1)"
      (pins U1-6 U1-5 U1-9 U1-8 U1-1 R4-2 R2-1)
    )
    (net VICO1
      (pins FB5-2 U1-10 R3-1)
    )
    (net VICO2
      (pins FB4-2 U1-13 R5-1)
    )
    (net "Net-(R11-Pad1)"
      (pins SW1-8 U10-2 R11-1)
    )
    (net "Net-(R12-Pad2)"
      (pins SW1-7 U10-3 R12-2)
    )
    (net "Net-(R13-Pad2)"
      (pins SW1-6 U10-4 R13-2)
    )
    (net "Net-(R14-Pad2)"
      (pins SW1-5 U10-5 R14-2)
    )
    (net SO0
      (pins U24-1 FB3-1 U7-37 R15-2)
    )
    (net BLK1
      (pins SW3-1 SW1-4 U2-14)
    )
    (net BLK2
      (pins SW3-2 SW1-3 U2-13)
    )
    (net BLK3
      (pins SW3-3 SW1-2 U2-12)
    )
    (net BLK5
      (pins SW3-4 SW1-1 U2-10)
    )
    (net BLK0
      (pins U10-1 U2-15)
    )
    (net BLK7
      (pins U8-2 U5-11 U2-7)
    )
    (net BLK4
      (pins U16-13 U2-11)
    )
    (net A15
      (pins U23-16 U7-25 U6-6 U2-3)
    )
    (net A14
      (pins U23-17 U7-24 U6-5 U2-2)
    )
    (net BLK6
      (pins U8-1 U5-15 U2-9)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U4-1)
    )
    (net SERATNOUT
      (pins U21-9 U4-13)
    )
    (net SERCLKOUT
      (pins U22-39 U4-11)
    )
    (net E
      (pins U24-4 U23-19 FB6-2 U16-19 U15-19 U11-5 U4-3)
    )
    (net SERDATAOUT
      (pins U22-19 U4-9)
    )
    (net DATAE
      (pins U14-19 U5-9)
    )
    (net IO0
      (pins U22-23 U21-23 U6-11)
    )
    (net O1
      (pins U11-3 U7-3)
    )
    (net CSROM
      (pins U8-6 U13-22 U13-20)
    )
    (net VA12
      (pins U24-10 U19-22 U20-33 U16-6 U12-4)
    )
    (net "Net-(U11-Pad6)"
      (pins U9-6 U11-6)
    )
    (net "Net-(U11-Pad1)"
      (pins U9-5 U11-1)
    )
    (net "Net-(U11-Pad4)"
      (pins U9-3 U11-4)
    )
    (net COLOR
      (pins U24-5 U16-12 U6-10 U5-10)
    )
    (net CSRAM
      (pins U8-8 U12-24 U12-22)
    )
    (net BD2
      (pins U19-13 U22-31 U21-31 U20-14 U14-4 U12-15)
    )
    (net BD1
      (pins U19-12 U22-32 U21-32 U20-15 U14-3 U12-14)
    )
    (net BD0
      (pins U19-11 U22-33 U21-33 U20-16 U14-2 U12-13)
    )
    (net VA13
      (pins U24-9 U19-20 U20-34 U16-7)
    )
    (net VA0
      (pins U19-10 U20-21 U17-12 U15-2 U12-12)
    )
    (net VA8
      (pins U19-25 U20-29 U17-27 U16-2 U12-27)
    )
    (net VA1
      (pins U19-9 U20-22 U17-11 U15-3 U12-11)
    )
    (net VA9
      (pins U19-24 U20-30 U17-26 U16-3 U12-26)
    )
    (net VA2
      (pins U19-8 U20-23 U17-10 U15-4 U12-10)
    )
    (net VA11
      (pins U19-23 U20-32 U16-5 U12-25)
    )
    (net VA3
      (pins U19-7 U20-24 U17-9 U15-5 U12-9)
    )
    (net VA4
      (pins U19-6 U20-25 U17-8 U15-6 U12-8)
    )
    (net VA10
      (pins U19-21 U20-31 U16-4 U12-23)
    )
    (net VA5
      (pins U19-5 U20-26 U17-7 U15-7 U12-7)
    )
    (net VA6
      (pins U19-4 U20-27 U17-6 U15-8 U12-6)
    )
    (net BD7
      (pins U19-19 U22-26 U21-26 U20-9 U14-9 U12-21)
    )
    (net VA7
      (pins U19-3 U20-28 U17-5 U15-9 U12-5)
    )
    (net BD6
      (pins U19-18 U22-27 U21-27 U20-10 U14-8 U12-20)
    )
    (net BD5
      (pins U19-17 U22-28 U21-28 U20-11 U14-7 U12-19)
    )
    (net BD4
      (pins U19-16 U22-29 U21-29 U20-12 U14-6 U12-18)
    )
    (net BD3
      (pins U19-15 U22-30 U21-30 U20-13 U14-5 U12-17)
    )
    (net CENB
      (pins R28-2 U17-24 U17-22 U16-8)
    )
    (net PB5
      (pins U21-15 U17-31)
    )
    (net VD10
      (pins U20-6 U18-4 U17-15)
    )
    (net VD9
      (pins U20-7 U18-3 U17-14)
    )
    (net VD8
      (pins U20-8 U18-2 U17-13)
    )
    (net PB3
      (pins U21-13 U17-28)
    )
    (net PB1
      (pins U21-11 U17-25)
    )
    (net PB0
      (pins U21-10 U17-23)
    )
    (net VD15
      (pins U18-9 U17-21)
    )
    (net VD14
      (pins U18-8 U17-20)
    )
    (net PB2
      (pins U21-12 U17-4)
    )
    (net VD13
      (pins U18-7 U17-19)
    )
    (net PB4
      (pins U21-14 U17-3)
    )
    (net VD12
      (pins U18-6 U17-18)
    )
    (net PB6
      (pins U21-16 U17-2)
    )
    (net VD11
      (pins U20-5 U18-5 U17-17)
    )
    (net "Net-(C2-Pad2)"
      (pins C3-1 C2-2 U1-12 U1-11 U1-4 R4-1)
    )
    (net "Net-(C6-Pad1)"
      (pins FB8-2 FB7-2 C6-1 U20-40)
    )
    (net "Net-(C38-Pad1)"
      (pins Q1-2 Q2-2 FB8-1 C38-1 R19-1 R17-1 C8-1)
    )
    (net "Net-(C11-Pad1)"
      (pins Q2-1 R21-1 C11-1)
    )
    (net "Net-(C39-Pad2)"
      (pins C39-2 RV1-2 C5-1)
    )
    (net "Net-(C39-Pad1)"
      (pins Q1-3 C39-1 R20-1 R19-2)
    )
    (net "Net-(FB1-Pad2)"
      (pins FB1-2 U11-10)
    )
    (net "Net-(FB1-Pad1)"
      (pins U9-9 FB1-1)
    )
    (net "Net-(FB2-Pad2)"
      (pins U9-8 FB2-2)
    )
    (net "Net-(FB3-Pad2)"
      (pins FB3-2 U4-4)
    )
    (net "Net-(FB4-Pad1)"
      (pins FB4-1 U20-38)
    )
    (net "Net-(FB5-Pad1)"
      (pins FB5-1 U20-39)
    )
    (net "Net-(FB6-Pad1)"
      (pins FB6-1 U20-35)
    )
    (net "Net-(U8-Pad3)"
      (pins U8-5 U8-4 U8-3)
    )
    (net "Net-(U10-Pad9)"
      (pins U8-10 U8-9 U10-9)
    )
    (net MA15
      (pins R31-2 U23-4 U12-31)
    )
    (net MA13
      (pins R29-2 U23-2 U12-28)
    )
    (net MA14
      (pins R30-2 U23-3 U12-3)
    )
    (net CHRROM
      (pins U9-12 U24-2)
    )
    (net VIDRAM
      (pins U24-3 U10-15)
    )
    (net "Net-(U18-Pad19)"
      (pins U24-6 U18-19)
    )
    (net VCC
      (pins J12-a21 R35-1 R34-1 R33-1 R32-1 U9-14 J14-7 U24-14 U8-14 U23-20 FB7-1
        C37-1 C9-1 U19-28 U19-27 U3-8 U3-4 U22-20 U21-20 U18-20 U17-32 U17-30 U16-20
        U15-20 U14-20 U13-28 U12-32 U12-30 U11-14 U10-16 U10-7 U10-14 U10-6 U10-13
        U10-12 U10-11 U10-10 U7-36 U7-8 U6-16 U5-16 U5-3 U5-2 U5-1 U4-14 U2-16 U1-14
        R27-1 R26-1 R25-1 R24-1 R23-1 R15-1 R14-1 R13-1 R12-1 R11-2 R10-2 R9-2 R8-2
        R7-2 R6-1 R5-2 R3-2 R1-1 J11-5 J10-1 J8-4 J3-3 J2-3 J1-3 C34-1 C33-1 C32-1
        C31-1 C30-1 C29-1 C28-1 C27-1 C26-1 C25-1 C24-1 C23-1 C22-1 C21-1 C20-1 C19-1
        C18-1 C17-1 C16-1 C15-1 C14-1 C13-1 C12-1)
    )
    (net "Net-(U24-Pad8)"
      (pins U9-13 U24-8)
    )
    (net SVIDC
      (pins R36-1 J5-4)
    )
    (net "Net-(FB2-Pad1)"
      (pins U24-13 U24-12 FB2-1)
    )
    (net CPU02
      (pins U11-9 U11-8 U7-39)
    )
    (net "Net-(C40-Pad1)"
      (pins R36-2 C40-1)
    )
    (net "Net-(FB9-Pad1)"
      (pins FB9-1 J4-1)
    )
    (net CBLK1
      (pins J12-a10 R32-2 SW3-8 U5-4)
    )
    (net CBLK2
      (pins J12-a11 R33-2 SW3-7 U5-5)
    )
    (net CBLK3
      (pins J12-a12 R34-2 SW3-6 U5-6)
    )
    (net CBLK5
      (pins J12-a13 R35-2 SW3-5 U5-7)
    )
    (net "Net-(R16-Pad1)"
      (pins RV1-1 R17-2 R16-1)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 AUDIOOUT BD0 BD1 BD2 BD3 BD4 BD5 BD6 BD7 BLK0 BLK1 BLK2 BLK3 BLK4
      BLK5 BLK6 BLK7 CBLK1 CBLK2 CBLK3 CBLK5 CENB CHROMA CHRROM COL0 COL1
      COL2 COL3 COL4 COL5 COL6 COL7 COLOR CPU02 CSRAM CSROM D0 D1 D2 D3 D4
      D5 D6 D7 DATAE E GND IO0 IO2 IO3 IRQ JOY0 JOY1 JOY2 LPEN LUMA MA13 MA14
      MA15 ML NMI "Net-(C1-Pad1)" "Net-(C10-Pad1)" "Net-(C11-Pad1)" "Net-(C2-Pad1)"
      "Net-(C2-Pad2)" "Net-(C38-Pad1)" "Net-(C39-Pad1)" "Net-(C39-Pad2)" "Net-(C4-Pad1)"
      "Net-(C40-Pad1)" "Net-(C5-Pad1)" "Net-(C5-Pad2)" "Net-(C6-Pad1)" "Net-(FB1-Pad1)"
      "Net-(FB1-Pad2)" "Net-(FB2-Pad1)" "Net-(FB2-Pad2)" "Net-(FB3-Pad2)"
      "Net-(FB4-Pad1)" "Net-(FB5-Pad1)" "Net-(FB6-Pad1)" "Net-(FB9-Pad1)"
      "Net-(J1-Pad2)" "Net-(J12-Pada10)" "Net-(J12-Pada11)" "Net-(J12-Pada12)"
      "Net-(J12-Pada13)" "Net-(J12-Pada14)" "Net-(J12-Pada15)" "Net-(J12-Pada16)"
      "Net-(J12-Pada20)" "Net-(J12-Padb21)" "Net-(J13-Pad3)" "Net-(J2-Pad2)"
      "Net-(J3-Pad2)" "Net-(J8-Pad2)" "Net-(J9-Pad2)" "Net-(R11-Pad1)" "Net-(R12-Pad2)"
      "Net-(R13-Pad2)" "Net-(R14-Pad2)" "Net-(R16-Pad1)" "Net-(R2-Pad1)" "Net-(R2-Pad2)"
      "Net-(U10-Pad9)" "Net-(U11-Pad1)" "Net-(U11-Pad4)" "Net-(U11-Pad6)"
      "Net-(U12-Pad1)" "Net-(U16-Pad11)" "Net-(U16-Pad9)" "Net-(U17-Pad1)"
      "Net-(U18-Pad19)" "Net-(U19-Pad26)" "Net-(U20-Pad1)" "Net-(U20-Pad36)"
      "Net-(U23-Pad11)" "Net-(U23-Pad12)" "Net-(U23-Pad13)" "Net-(U23-Pad14)"
      "Net-(U23-Pad15)" "Net-(U23-Pad5)" "Net-(U23-Pad6)" "Net-(U23-Pad7)"
      "Net-(U23-Pad8)" "Net-(U23-Pad9)" "Net-(U24-Pad8)" "Net-(U3-Pad3)" "Net-(U3-Pad5)"
      "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)" "Net-(U6-Pad15)"
      "Net-(U7-Pad35)" "Net-(U8-Pad3)" O1 PA6 PB0 PB1 PB2 PB3 PB4 PB5 PB6
      PB7 POTX POTY RDY RESET RESTORE ROW0 ROW1 ROW2 ROW3 ROW4 ROW5 ROW6 ROW7
      RW SERATNOUT SERCLKIN SERCLKOUT SERDATAIN SERDATAOUT SERSRQ SO0 SO2
      SVIDC SYNC VA0 VA1 VA10 VA11 VA12 VA13 VA2 VA3 VA4 VA5 VA6 VA7 VA8 VA9
      VCC VD10 VD11 VD12 VD13 VD14 VD15 VD8 VD9 VIA1CA1 VIA1CA2 VIA1CB1 VIA1CB2
      VICAUDIO VICO1 VICO2 VIDEOOUT VIDRAM VP VRW
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class GROUND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class POWER
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
