{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "adc_qsys.qsys adc_qsys.BAK.qsys " "Backing up file \"adc_qsys.qsys\" to \"adc_qsys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506633736082 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "adc_qsys/synthesis/adc_qsys.v adc_qsys.BAK.v " "Backing up file \"adc_qsys/synthesis/adc_qsys.v\" to \"adc_qsys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506633736106 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys adc_qsys.qsys " "Started upgrading IP component Qsys with file \"adc_qsys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506633736107 ""}
{ "Info" "" "" "2017.09.28.23:22:26 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.09.28.23:22:26 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1506633746029 ""}
{ "Info" "" "" "2017.09.28.23:22:26 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.09.28.23:22:26 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1506633746040 ""}
{ "Info" "adc_qsys_generation.rpt" "" "2017.09.28.23:22:36 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys" {  } {  } 0 0 "2017.09.28.23:22:36 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys" 0 0 "Shell" 0 -1 1506633756888 ""}
{ "Info" "" "" "2017.09.28.23:22:36 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.09.28.23:22:36 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1506633756889 ""}
{ "Info" "" "" "2017.09.28.23:22:36 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.28.23:22:36 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506633756896 ""}
{ "Info" "adc_qsys.qsys" "" "2017.09.28.23:22:36 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.28.23:22:36 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506633756944 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Reading input file" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Reading input file" 0 0 "Shell" 0 -1 1506633757090 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Adding altpll_sys \[altpll 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Adding altpll_sys \[altpll 17.0\]" 0 0 "Shell" 0 -1 1506633757095 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1506633757096 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Adding clk_50 \[clock_source 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Adding clk_50 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506633757100 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1506633757101 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1506633757102 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Parameterizing module clock_bridge_sys" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Parameterizing module clock_bridge_sys" 0 0 "Shell" 0 -1 1506633757110 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" 0 0 "Shell" 0 -1 1506633757111 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Parameterizing module modular_adc_0" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Parameterizing module modular_adc_0" 0 0 "Shell" 0 -1 1506633757113 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Building connections" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Building connections" 0 0 "Shell" 0 -1 1506633757118 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506633757122 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Validating" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Validating" 0 0 "Shell" 0 -1 1506633757123 ""}
{ "Info" "" "" "2017.09.28.23:22:37 Info: Done reading input file" {  } {  } 0 0 "2017.09.28.23:22:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1506633757472 ""}
{ "Warning" "" "" "2017.09.28.23:22:37 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.09.28.23:22:37 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1506633757962 ""}
{ "Warning" "" "" "2017.09.28.23:22:37 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2017.09.28.23:22:37 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1506633757963 ""}
{ "Info" "" "" "2017.09.28.23:22:38 Info: adc_qsys: Generating adc_qsys \"adc_qsys\" for SIM_VERILOG" {  } {  } 0 0 "2017.09.28.23:22:38 Info: adc_qsys: Generating adc_qsys \"adc_qsys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1506633758240 ""}
{ "Error" "" "" "2017.09.28.23:22:40 Error: altpll_sys: Port phasecounterselect has width 4 in TCL, but 3 in the design file" {  } {  } 0 0 "2017.09.28.23:22:40 Error: altpll_sys: Port phasecounterselect has width 4 in TCL, but 3 in the design file" 0 0 "Shell" 0 -1 1506633760234 ""}
{ "Info" "" "" "2017.09.28.23:22:40 Info: altpll_sys: \"adc_qsys\" instantiated altpll \"altpll_sys\"" {  } {  } 0 0 "2017.09.28.23:22:40 Info: altpll_sys: \"adc_qsys\" instantiated altpll \"altpll_sys\"" 0 0 "Shell" 0 -1 1506633760236 ""}
{ "Error" "" "" "2017.09.28.23:22:40 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2017.09.28.23:22:40 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1506633760238 ""}
{ "Info" "" "" "2017.09.28.23:22:40 Info: adc_qsys: Done \"adc_qsys\" with 4 modules, 1 files" {  } {  } 0 0 "2017.09.28.23:22:40 Info: adc_qsys: Done \"adc_qsys\" with 4 modules, 1 files" 0 0 "Shell" 0 -1 1506633760238 ""}
{ "Error" "" "" "2017.09.28.23:22:40 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" {  } {  } 0 0 "2017.09.28.23:22:40 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" 0 0 "Shell" 0 -1 1506633760289 ""}
{ "Info" "" "" "2017.09.28.23:22:40 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.09.28.23:22:40 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1506633760289 ""}
{ "Info" "" "" "2017.09.28.23:22:40 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.09.28.23:22:40 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1506633760289 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.28.23:22:40 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\adc_qsys.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:40 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\adc_qsys.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633760290 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.28.23:22:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\adc_qsys.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\adc_qsys.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633760297 ""}
{ "Info" " directory:" "" "2017.09.28.23:22:41 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761144 ""}
{ "Info" "msim_setup.tcl" "" "2017.09.28.23:22:41 Info:     mentor" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     mentor" 0 0 "Shell" 0 -1 1506633761164 ""}
{ "Info" " directory:" "" "2017.09.28.23:22:41 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761170 ""}
{ "Info" "vcs_setup.sh" "" "2017.09.28.23:22:41 Info:     synopsys/vcs" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1506633761184 ""}
{ "Info" " directory:" "" "2017.09.28.23:22:41 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761186 ""}
{ "Info" "synopsys_sim.setup" "" "2017.09.28.23:22:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506633761194 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.09.28.23:22:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506633761206 ""}
{ "Info" " directory:" "" "2017.09.28.23:22:41 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761208 ""}
{ "Info" "cds.lib" "" "2017.09.28.23:22:41 Info:     cadence" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     cadence" 0 0 "Shell" 0 -1 1506633761216 ""}
{ "Info" "hdl.var" "" "2017.09.28.23:22:41 Info:     cadence" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     cadence" 0 0 "Shell" 0 -1 1506633761222 ""}
{ "Info" "ncsim_setup.sh" "" "2017.09.28.23:22:41 Info:     cadence" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     cadence" 0 0 "Shell" 0 -1 1506633761236 ""}
{ "Info" " directory:" "" "2017.09.28.23:22:41 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761240 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.09.28.23:22:41 Info:     aldec" {  } {  } 0 0 "2017.09.28.23:22:41 Info:     aldec" 0 0 "Shell" 0 -1 1506633761257 ""}
{ "Info" "." "" "2017.09.28.23:22:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" {  } {  } 0 0 "2017.09.28.23:22:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/simulation" 0 0 "Shell" 0 -1 1506633761257 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.09.28.23:22:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1506633761257 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.09.28.23:22:41 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1506633761258 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506633761258 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.28.23:22:41 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506633761260 ""}
{ "Info" "adc_qsys.qsys" "" "2017.09.28.23:22:41 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506633761267 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Reading input file" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Reading input file" 0 0 "Shell" 0 -1 1506633761379 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Adding altpll_sys \[altpll 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Adding altpll_sys \[altpll 17.0\]" 0 0 "Shell" 0 -1 1506633761381 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1506633761382 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Adding clk_50 \[clock_source 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Adding clk_50 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506633761383 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1506633761383 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1506633761384 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Parameterizing module clock_bridge_sys" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Parameterizing module clock_bridge_sys" 0 0 "Shell" 0 -1 1506633761384 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" 0 0 "Shell" 0 -1 1506633761384 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Parameterizing module modular_adc_0" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Parameterizing module modular_adc_0" 0 0 "Shell" 0 -1 1506633761385 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Building connections" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Building connections" 0 0 "Shell" 0 -1 1506633761387 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506633761389 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Validating" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Validating" 0 0 "Shell" 0 -1 1506633761389 ""}
{ "Info" "" "" "2017.09.28.23:22:41 Info: Done reading input file" {  } {  } 0 0 "2017.09.28.23:22:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1506633761598 ""}
{ "Warning" "" "" "2017.09.28.23:22:42 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.09.28.23:22:42 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1506633762028 ""}
{ "Warning" "" "" "2017.09.28.23:22:42 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2017.09.28.23:22:42 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1506633762028 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.28.23:22:42 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506633762354 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506633762354 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info:" {  } {  } 0 0 "2017.09.28.23:22:42 Info:" 0 0 "Shell" 0 -1 1506633762354 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506633762355 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.28.23:22:42 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\adc_qsys\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506633762355 ""}
{ "Info" "adc_qsys.qsys" "" "2017.09.28.23:22:42 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506633762360 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Reading input file" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Reading input file" 0 0 "Shell" 0 -1 1506633762454 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Adding altpll_sys \[altpll 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Adding altpll_sys \[altpll 17.0\]" 0 0 "Shell" 0 -1 1506633762455 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1506633762456 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Adding clk_50 \[clock_source 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Adding clk_50 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506633762457 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1506633762458 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Adding clock_bridge_sys \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1506633762459 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Parameterizing module clock_bridge_sys" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Parameterizing module clock_bridge_sys" 0 0 "Shell" 0 -1 1506633762461 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Adding modular_adc_0 \[altera_modular_adc 17.0\]" 0 0 "Shell" 0 -1 1506633762461 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Parameterizing module modular_adc_0" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Parameterizing module modular_adc_0" 0 0 "Shell" 0 -1 1506633762462 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Building connections" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Building connections" 0 0 "Shell" 0 -1 1506633762464 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506633762466 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Validating" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Validating" 0 0 "Shell" 0 -1 1506633762466 ""}
{ "Info" "" "" "2017.09.28.23:22:42 Info: Done reading input file" {  } {  } 0 0 "2017.09.28.23:22:42 Info: Done reading input file" 0 0 "Shell" 0 -1 1506633762669 ""}
{ "Warning" "" "" "2017.09.28.23:22:43 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.09.28.23:22:43 Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1506633763100 ""}
{ "Warning" "" "" "2017.09.28.23:22:43 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2017.09.28.23:22:43 Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1506633763101 ""}
{ "Info" "" "" "2017.09.28.23:22:43 Info: adc_qsys: Generating adc_qsys \"adc_qsys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.09.28.23:22:43 Info: adc_qsys: Generating adc_qsys \"adc_qsys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1506633763228 ""}
{ "Error" "" "" "2017.09.28.23:22:44 Error: altpll_sys: Port phasecounterselect has width 4 in TCL, but 3 in the design file" {  } {  } 0 0 "2017.09.28.23:22:44 Error: altpll_sys: Port phasecounterselect has width 4 in TCL, but 3 in the design file" 0 0 "Shell" 0 -1 1506633764896 ""}
{ "Info" "" "" "2017.09.28.23:22:44 Info: altpll_sys: \"adc_qsys\" instantiated altpll \"altpll_sys\"" {  } {  } 0 0 "2017.09.28.23:22:44 Info: altpll_sys: \"adc_qsys\" instantiated altpll \"altpll_sys\"" 0 0 "Shell" 0 -1 1506633764898 ""}
{ "Error" "" "" "2017.09.28.23:22:44 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2017.09.28.23:22:44 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1506633764908 ""}
{ "Info" "" "" "2017.09.28.23:22:44 Info: adc_qsys: Done \"adc_qsys\" with 4 modules, 2 files" {  } {  } 0 0 "2017.09.28.23:22:44 Info: adc_qsys: Done \"adc_qsys\" with 4 modules, 2 files" 0 0 "Shell" 0 -1 1506633764908 ""}
{ "Error" "" "" "2017.09.28.23:22:45 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" {  } {  } 0 0 "2017.09.28.23:22:45 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" 0 0 "Shell" 0 -1 1506633765035 ""}
{ "Info" "" "" "2017.09.28.23:22:45 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.28.23:22:45 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506633765035 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "adc_qsys.BAK.qsys adc_qsys.qsys " "Restoring file \"adc_qsys.BAK.qsys\" to \"adc_qsys.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506633765181 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "adc_qsys.qsys " "Error upgrading Qsys file \"adc_qsys.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1506633765181 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "adc_qsys.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"adc_qsys.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1506633765182 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1506633765451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 9 s 6 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506633765452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 23:22:45 2017 " "Processing ended: Thu Sep 28 23:22:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506633765452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506633765452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506633765452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1506633765452 ""}
