$date
	Wed Apr 11 23:42:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 32 # c [31:0] $end
$var reg 1 $ clk $end
$var reg 7 % ct [6:0] $end
$var reg 1 & rst_n $end
$upscope $end
$scope module test $end
$var wire 32 ' a [31:0] $end
$var wire 32 ( b [31:0] $end
$var wire 32 ) c [31:0] $end
$var reg 1 * clk $end
$var reg 7 + ct [6:0] $end
$var reg 1 , rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
b0 +
0*
b10 )
b10 (
b10 '
1&
b0 %
0$
b10 #
b10 "
b10 !
$end
#100000
b100 )
b100 #
1*
b1 +
1$
b1 %
#200000
0*
b10 +
0$
b10 %
#300000
b100 (
b100 "
1*
b11 +
1$
b11 %
#400000
b100 '
b100 !
0*
b100 +
0$
b100 %
#500000
b110 (
b110 "
b1000 )
b1000 #
1*
b101 +
1$
b101 %
#600000
b110 '
b110 !
0*
b110 +
0$
b110 %
#700000
b1010 (
b1010 "
b1100 )
b1100 #
1*
b111 +
1$
b111 %
#800000
b1010 '
b1010 !
0*
b1000 +
0$
b1000 %
#900000
b10000 (
b10000 "
b10100 )
b10100 #
1*
b1001 +
1$
b1001 %
#1000000
b10000 '
b10000 !
0*
b1010 +
0$
b1010 %
#1100000
b11010 (
b11010 "
b100000 )
b100000 #
1*
b1011 +
1$
b1011 %
#1200000
b11010 '
b11010 !
0*
b1100 +
0$
b1100 %
#1300000
b101010 (
b101010 "
b110100 )
b110100 #
1*
b1101 +
1$
b1101 %
#1400000
b101010 '
b101010 !
0*
b1110 +
0$
b1110 %
#1500000
b1000100 (
b1000100 "
b1010100 )
b1010100 #
1*
b1111 +
1$
b1111 %
#1600000
b1000100 '
b1000100 !
0*
b10000 +
0$
b10000 %
#1700000
b1101110 (
b1101110 "
b10001000 )
b10001000 #
1*
b10001 +
1$
b10001 %
#1800000
b1101110 '
b1101110 !
0*
b10010 +
0$
b10010 %
#1900000
b10110010 (
b10110010 "
b11011100 )
b11011100 #
1*
b10011 +
1$
b10011 %
#2000000
b10110010 '
b10110010 !
0*
b10100 +
0$
b10100 %
#2100000
