============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  01:11:36 pm
  Module:                 cas4
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           5   11.732    gscl45nm 
AOI21X1          5   14.079    gscl45nm 
BUFX2           20   46.930    gscl45nm 
INVX1           55   77.434    gscl45nm 
MUX2X1          40  150.176    gscl45nm 
NAND2X1         15   28.158    gscl45nm 
OAI21X1         15   42.237    gscl45nm 
----------------------------------------
total          155  370.747             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        55  77.434   20.9 
buffer          20  46.930   12.7 
logic           80 246.382   66.5 
----------------------------------
total          155 370.747  100.0 

