{"vcs1":{"timestamp_begin":1764156262.057363138, "rt":7.17, "ut":6.40, "st":0.14}}
{"vcselab":{"timestamp_begin":1764156269.283411716, "rt":0.38, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1764156269.710745527, "rt":0.82, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764156261.755745663}
{"VCS_COMP_START_TIME": 1764156261.755745663}
{"VCS_COMP_END_TIME": 1764156270.588845249}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 211201}}
{"stitch_vcselab": {"peak_mem": 211279}}
