# Generated by Yosys 0.7+613 (git sha1 db45149, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model app
.inputs clk rst_hw PCLK Href VSYNC in_pixel[0] in_pixel[1] in_pixel[2] in_pixel[3] in_pixel[4] in_pixel[5] in_pixel[6] in_pixel[7]
.outputs clk_ext tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$15900$n10 I1=$abc$15900$n1020 I2=$abc$15900$n654_1 I3=$false O=$abc$15900$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n12 I1=$abc$15900$n10 I2=Href I3=RAMs.Href_ant O=$abc$15900$n654_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$15900$n12 I1=$abc$15900$n10 I2=$abc$15900$n654_1 I3=$abc$15900$n1020 O=$abc$15900$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=control_uart.VSYNC_ant I1=VSYNC I2=$abc$15900$n1020 I3=$false O=$abc$15900$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$15900$n1020 I1=Href I2=$false I3=$false O=$abc$15900$n75
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=control_RAM.state[0] I1=$abc$15900$n75 I2=control_RAM.state[1] I3=$abc$15900$n659_1 O=$abc$15900$n31
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=control_RAM.fila[0] I1=$abc$15900$n660_1 I2=control_RAM.fila[1] I3=$false O=$abc$15900$n659_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.fila[2] I1=$abc$15900$n36 I2=$false I3=$false O=$abc$15900$n660_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.PCLK_ant2 I1=Href I2=control_RAM.getting_img I3=pixel_luminancia O=$abc$15900$n36
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$15900$n659_1 I1=$abc$15900$n75 I2=$abc$15900$n325 I3=$false O=$abc$15900$n41
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=control_RAM.state[1] I1=control_RAM.state[0] I2=$false I3=$false O=$abc$15900$n325
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_RAM.state[0] I1=$abc$15900$n75 I2=control_RAM.state[1] I3=$abc$15900$n665_1 O=$abc$15900$n45
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=control_RAM.fila[2] I1=control_RAM.fila[1] I2=control_RAM.fila[0] I3=$abc$15900$n36 O=$abc$15900$n665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$15900$n665_1 I1=$abc$15900$n75 I2=$abc$15900$n325 I3=$false O=$abc$15900$n53
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$15900$n665_1 I1=$abc$15900$n75 I2=$abc$15900$n323 I3=$false O=$abc$15900$n58
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=control_RAM.state[1] I1=control_RAM.state[0] I2=$false I3=$false O=$abc$15900$n323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n660_1 I1=$abc$15900$n75 I2=$false I3=$false O=$abc$15900$n64
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=$abc$15900$n660_1 I2=$abc$15900$n75 I3=$false O=$abc$15900$n71
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=$abc$15900$n672_1 I2=$false I3=$false O=$abc$15900$n78
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n36 I1=$abc$15900$n673_1 I2=$false I3=$false O=$abc$15900$n672_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=control_RAM.fila[1] I1=control_RAM.fila[0] I2=control_RAM.fila[2] I3=$abc$15900$n1020 O=$abc$15900$n673_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=$abc$15900$n672_1 I3=$false O=$abc$15900$n84
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=$abc$15900$n672_1 I2=$false I3=$false O=$abc$15900$n92
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=$abc$15900$n677_1 I2=$abc$15900$n660_1 I3=$false O=$abc$15900$n96
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.fila[1] I1=control_RAM.fila[0] I2=$abc$15900$n75 I3=$false O=$abc$15900$n677_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=$abc$15900$n677_1 I2=$abc$15900$n660_1 I3=$false O=$abc$15900$n106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=$abc$15900$n36 I2=$abc$15900$n680_1 I3=$false O=$abc$15900$n111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.fila[1] I1=control_RAM.fila[0] I2=control_RAM.fila[2] I3=$abc$15900$n75 O=$abc$15900$n680_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$15900$n682_1 I1=$abc$15900$n680_1 I2=$false I3=$false O=$abc$15900$n118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=$abc$15900$n36 I3=$false O=$abc$15900$n682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=$abc$15900$n36 I2=$abc$15900$n680_1 I3=$false O=$abc$15900$n123
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n654_1 I1=$abc$15900$n685_1 I2=$false I3=$false O=$abc$15900$n127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_uart.VSYNC_ant I1=VSYNC I2=$abc$15900$n1020 I3=$false O=$abc$15900$n685_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=mask_control.count_width_row[0] I1=$abc$15900$n687_1 I2=$false I3=$false O=$abc$15900$n132
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$15900$n131 I1=RAMs.reg_mask_flag I2=$false I3=$false O=$abc$15900$n687_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n14 I1=$abc$15900$n689_1 I2=control_uart.cena I3=$abc$15900$n685_1 O=$abc$15900$n135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$15900$n690_1 I1=control_uart.car_count[0] I2=control_uart.car_count[1] I3=$false O=$abc$15900$n689_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=control_uart.car_count[4] I1=control_uart.car_count[2] I2=control_uart.car_count[3] I3=$false O=$abc$15900$n690_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$15900$n692_1 I1=$abc$15900$n693_1 I2=$abc$15900$n1020 I3=$false O=$abc$15900$n138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$15900$n689_1 I1=$abc$15900$n14 I2=control_uart.cena I3=$abc$15900$n916 O=$abc$15900$n692_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$15900$n689_1 I1=$abc$15900$n14 I2=$false I3=$false O=$abc$15900$n693_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n693_1 I1=control_uart.car_count[0] I2=$abc$15900$n692_1 I3=$abc$15900$n1020 O=$abc$15900$n143
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=control_uart.ready I1=control_uart.start I2=$abc$15900$n1020 I3=$false O=$abc$15900$n146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$15900$n155 I1=$abc$15900$n1020 I2=$false I3=$false O=$abc$15900$n149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_uart.uart_tx.load I1=control_uart.ready I2=$false I3=$false O=$abc$15900$n155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_uart.ready I1=control_uart.uart_tx.bitc[0] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=control_uart.cena I1=control_uart.uart_flag I2=control_uart.state[1] I3=$abc$15900$n700_1 O=$abc$15900$n211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=control_uart.state[0] I1=control_uart.transmit I2=$abc$15900$n1020 I3=$false O=$abc$15900$n700_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=control_uart.ready I1=control_uart.state[3] I2=$abc$15900$n702_1 I3=$abc$15900$n1020 O=$abc$15900$n214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=control_uart.transmit I1=control_uart.state[0] I2=$false I3=$false O=$abc$15900$n702_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n704_1 I1=control_uart.uart_tx.state[1] I2=control_uart.uart_tx.load I3=$abc$15900$n1020 O=$abc$15900$n266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=control_uart.uart_tx.bitc[2] I1=control_uart.uart_tx.bitc[0] I2=control_uart.uart_tx.bitc[1] I3=control_uart.uart_tx.bitc[3] O=$abc$15900$n704_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$15900$n704_1 I1=control_uart.uart_tx.state[1] I2=$abc$15900$n706_1 I3=$false O=$abc$15900$n270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=control_uart.uart_tx.start_r I1=control_uart.ready I2=$abc$15900$n1020 I3=$false O=$abc$15900$n706_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=control_uart.ready I1=$abc$15900$n1020 I2=control_uart.state[4] I3=$abc$15900$n708_1 O=$abc$15900$n277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=control_uart.cena I1=control_uart.uart_flag I2=$abc$15900$n1020 I3=control_uart.state[1] O=$abc$15900$n708_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=$false I3=$false O=$abc$15900$n319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$15900$n1029 I1=control_RAM.state_sobel[0] I2=control_RAM.state_sobel[1] I3=$false O=$abc$15900$n321
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$15900$n1339 I1=Href I2=$false I3=$false O=$abc$15900$n327
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=VSYNC I1=$abc$15900$n1020 I2=$false I3=$false O=$abc$15900$n1339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=PCLK_ant I1=PCLK I2=$abc$15900$n327 I3=$false O=$abc$15900$n329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$15900$n715_1 I1=$abc$15900$n717_1 I2=$abc$15900$n1339 I3=$false O=$abc$15900$n342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=control_RAM.fila[2] I1=$abc$15900$n716_1 I2=$false I3=$false O=$abc$15900$n715_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.Href_ant I1=Href I2=control_RAM.getting_img I3=$false O=$abc$15900$n716_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.fila[0] I1=control_RAM.fila[1] I2=$abc$15900$n716_1 I3=$false O=$abc$15900$n717_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=control_RAM.VSYNC_ant I1=$abc$15900$n1339 I2=$false I3=$false O=$abc$15900$n344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_RAM.state[1] I1=control_RAM.state[0] I2=$abc$15900$n660_1 I3=$abc$15900$n75 O=$abc$15900$n348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=Href I1=control_RAM.addr[0] I2=$abc$15900$n721_1 I3=$abc$15900$n1020 O=$abc$15900$n356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=control_RAM.state[0] I1=control_RAM.state[1] I2=$abc$15900$n660_1 I3=$false O=$abc$15900$n721_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n721_1 I1=$abc$15900$n75 I2=$false I3=$false O=$abc$15900$n358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=control_RAM.state[0] I1=$abc$15900$n75 I2=control_RAM.state[1] I3=$abc$15900$n724_1 O=$abc$15900$n362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=control_RAM.fila[2] I1=$abc$15900$n36 I2=control_RAM.fila[0] I3=control_RAM.fila[1] O=$abc$15900$n724_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$15900$n724_1 I1=$abc$15900$n75 I2=$abc$15900$n323 I3=$false O=$abc$15900$n365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$15900$n724_1 I1=$abc$15900$n75 I2=$abc$15900$n325 I3=$false O=$abc$15900$n367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=control_RAM.addru_read1[0] I1=control_RAM.addru_write1[0] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=control_RAM.addru_write1[1] I1=control_RAM.addru_read1[1] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write1[2] I1=control_RAM.addru_read1[2] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write1[3] I1=control_RAM.addru_read1[3] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write1[4] I1=control_RAM.addru_read1[4] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write1[5] I1=control_RAM.addru_read1[5] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write1[6] I1=control_RAM.addru_read1[6] I2=RAMs.RAM1.rw I3=$false O=$abc$15900$n451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_read0[0] I1=control_RAM.addru_write0[0] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=control_RAM.addru_write0[1] I1=control_RAM.addru_read0[1] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write0[2] I1=control_RAM.addru_read0[2] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write0[3] I1=control_RAM.addru_read0[3] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write0[4] I1=control_RAM.addru_read0[4] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write0[5] I1=control_RAM.addru_read0[5] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write0[6] I1=control_RAM.addru_read0[6] I2=RAMs.RAM0.rw I3=$false O=$abc$15900$n475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM0.rw I2=$abc$15900$n715_1 I3=$abc$15900$n717_1 O=$abc$15900$n478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=VSYNC I1=control_RAM.VSYNC_ant I2=$false I3=$false O=$abc$15900$n742_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM1.rw I2=$abc$15900$n715_1 I3=$abc$15900$n717_1 O=$abc$15900$n481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM2.rw I2=$abc$15900$n715_1 I3=$abc$15900$n717_1 O=$abc$15900$n484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM3.rw I2=$abc$15900$n746_1 I3=$abc$15900$n747_1 O=$abc$15900$n487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=control_RAM.fila[2] I1=$abc$15900$n716_1 I2=$false I3=$false O=$abc$15900$n746_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.fila[1] I1=control_RAM.fila[2] I2=control_RAM.fila[0] I3=$abc$15900$n716_1 O=$abc$15900$n747_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM5.rw I2=$abc$15900$n746_1 I3=$abc$15900$n747_1 O=$abc$15900$n490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM6.rw I2=$abc$15900$n715_1 I3=$abc$15900$n750_1 O=$abc$15900$n493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=control_RAM.fila[0] I1=control_RAM.fila[2] I2=control_RAM.fila[1] I3=$abc$15900$n716_1 O=$abc$15900$n750_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM7.rw I2=$abc$15900$n715_1 I3=$abc$15900$n750_1 O=$abc$15900$n496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$15900$n742_1 I1=RAMs.RAM8.rw I2=$abc$15900$n715_1 I3=$abc$15900$n750_1 O=$abc$15900$n499
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=control_RAM.fila[1] I1=control_RAM.fila[2] I2=control_RAM.fila[0] I3=$false O=$abc$15900$n542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=control_RAM.fila[2] I1=control_RAM.fila[0] I2=control_RAM.fila[1] I3=$false O=$abc$15900$n544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=control_RAM.addru_write2[0] I1=control_RAM.addru_read2[0] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[1] I1=control_RAM.addru_read2[1] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[2] I1=control_RAM.addru_read2[2] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[3] I1=control_RAM.addru_read2[3] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[4] I1=control_RAM.addru_read2[4] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[5] I1=control_RAM.addru_read2[5] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write2[6] I1=control_RAM.addru_read2[6] I2=RAMs.RAM2.rw I3=$false O=$abc$15900$n567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$15900$n10 I1=$abc$15900$n12 I2=$abc$15900$n654_1 I3=control_RAM.RAM_flag_reg O=$abc$15900$n574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$15900$n764_1 I1=$abc$15900$n1020 I2=mask_control.reg_sobel_pulse I3=$abc$15900$n687_1 O=$abc$15900$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=control_RAM.VSYNC_ant I1=VSYNC I2=mask_control.Href_ant I3=Href O=$abc$15900$n764_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$15900$n687_1 I1=$abc$15900$n609 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[0] O=$abc$15900$n584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n687_1 I1=$abc$15900$n767_1 I2=$abc$15900$n1020 I3=$false O=$abc$15900$n766_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=control_RAM.VSYNC_ant I1=VSYNC I2=mask_control.Href_ant I3=Href O=$abc$15900$n767_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$15900$n687_1 I1=$abc$15900$n766_1 I2=mask_control.count_width_row[1] I3=$false O=$abc$15900$n587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$15900$n611 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[2] O=$abc$15900$n590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n612 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[3] O=$abc$15900$n593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n613 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[4] O=$abc$15900$n596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n614 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[5] O=$abc$15900$n599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n615 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[6] O=$abc$15900$n602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n616 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[7] O=$abc$15900$n605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$15900$n617 I1=$abc$15900$n687_1 I2=$abc$15900$n766_1 I3=mask_control.count_width_row[8] O=$abc$15900$n608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=control_RAM.addru_write5[0] I1=control_RAM.addru_read5[0] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[1] I1=control_RAM.addru_read5[1] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[2] I1=control_RAM.addru_read5[2] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[3] I1=control_RAM.addru_read5[3] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[4] I1=control_RAM.addru_read5[4] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[5] I1=control_RAM.addru_read5[5] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write5[6] I1=control_RAM.addru_read5[6] I2=RAMs.RAM5.rw I3=$false O=$abc$15900$n664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[0] I1=control_RAM.addru_read6[0] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[1] I1=control_RAM.addru_read6[1] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[2] I1=control_RAM.addru_read6[2] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[3] I1=control_RAM.addru_read6[3] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[4] I1=control_RAM.addru_read6[4] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[5] I1=control_RAM.addru_read6[5] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write6[6] I1=control_RAM.addru_read6[6] I2=RAMs.RAM6.rw I3=$false O=$abc$15900$n685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[0] I1=control_RAM.addru_read7[0] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[1] I1=control_RAM.addru_read7[1] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[2] I1=control_RAM.addru_read7[2] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n694
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[3] I1=control_RAM.addru_read7[3] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[4] I1=control_RAM.addru_read7[4] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[5] I1=control_RAM.addru_read7[5] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write7[6] I1=control_RAM.addru_read7[6] I2=RAMs.RAM7.rw I3=$false O=$abc$15900$n706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[0] I1=control_RAM.addru_read8[0] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[1] I1=control_RAM.addru_read8[1] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[2] I1=control_RAM.addru_read8[2] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[3] I1=control_RAM.addru_read8[3] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[4] I1=control_RAM.addru_read8[4] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[5] I1=control_RAM.addru_read8[5] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write8[6] I1=control_RAM.addru_read8[6] I2=RAMs.RAM8.rw I3=$false O=$abc$15900$n727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.sum[10] I1=sobel.sum[9] I2=sobel.sum[8] I3=sobel.sum[7] O=control_uart.data[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$15900$n745 I1=sobel.gy[0] I2=sobel.gy[10] I3=$false O=sobel.abs_gy[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=sobel.gy[0] I1=sobel.gy[10] I2=$abc$15900$n908 I3=$false O=sobel.abs_gy[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=$abc$15900$n914 I1=$abc$15900$n810 I2=$abc$15900$n811_1 I3=$abc$15900$n1130 O=$abc$15900$n908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$15900$n809_1 I1=pixel_order.ou0[0] I2=pixel_order.ou2[0] I3=pixel_order.ou2[1] O=$abc$15900$n914
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=pixel_order.ou8[0] I1=pixel_order.ou6[0] I2=$false I3=$false O=$abc$15900$n809_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou0[0] I1=pixel_order.ou2[1] I2=$abc$15900$n809_1 I3=pixel_order.ou2[0] O=$abc$15900$n810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110001
.gate SB_LUT4 I0=$abc$15900$n812 I1=pixel_order.ou8[1] I2=pixel_order.ou0[1] I3=pixel_order.ou6[1] O=$abc$15900$n811_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pixel_order.ou8[0] I1=pixel_order.ou2[0] I2=pixel_order.ou6[0] I3=$false O=$abc$15900$n812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=sobel.gy[2] I1=$abc$15900$n752 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[3] I1=$abc$15900$n755 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[4] I1=$abc$15900$n758 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[5] I1=$abc$15900$n761 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[6] I1=$abc$15900$n764 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[7] I1=$abc$15900$n767 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[8] I1=$abc$15900$n770 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[9] I1=$abc$15900$n773 I2=sobel.gy[10] I3=$false O=sobel.abs_gy[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gy[10] I1=$abc$15900$n775 I2=$false I3=$false O=sobel.abs_gy[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n778 I1=sobel.gx[0] I2=sobel.gx[10] I3=$false O=sobel.abs_gx[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=sobel.gx[0] I1=sobel.gx[10] I2=$abc$15900$n907 I3=$false O=sobel.abs_gx[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=$abc$15900$n911 I1=$abc$15900$n826_1 I2=$abc$15900$n827 I3=$abc$15900$n1191 O=$abc$15900$n907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$15900$n809_1 I1=pixel_order.ou0[0] I2=pixel_order.ou2[0] I3=pixel_order.ou8[1] O=$abc$15900$n911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=pixel_order.ou8[1] I1=pixel_order.ou2[0] I2=$abc$15900$n809_1 I3=pixel_order.ou0[0] O=$abc$15900$n826_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110001
.gate SB_LUT4 I0=$abc$15900$n828_1 I1=pixel_order.ou0[1] I2=pixel_order.ou6[1] I3=pixel_order.ou2[1] O=$abc$15900$n827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pixel_order.ou8[0] I1=pixel_order.ou0[0] I2=pixel_order.ou6[0] I3=$false O=$abc$15900$n828_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=sobel.gx[2] I1=$abc$15900$n785 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[3] I1=$abc$15900$n788 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[4] I1=$abc$15900$n791 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[5] I1=$abc$15900$n794 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[6] I1=$abc$15900$n797 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[7] I1=$abc$15900$n800 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[8] I1=$abc$15900$n803 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[9] I1=$abc$15900$n806 I2=sobel.gx[10] I3=$false O=sobel.abs_gx[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sobel.gx[10] I1=$abc$15900$n808 I2=$false I3=$false O=sobel.abs_gx[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=control_uart.VSYNC_ant I1=VSYNC I2=$abc$15900$n839_1 I3=$false O=$abc$15900$n811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=control_uart.cena I1=$abc$15900$n689_1 I2=mask_control.reg_sobel_pulse I3=$abc$15900$n14 O=$abc$15900$n839_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$15900$n14 I1=control_uart.ready I2=$false I3=$false O=$abc$15900$n813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n14 I1=control_uart.ready I2=$false I3=$false O=$abc$15900$n814
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sobel.sum[0] I1=$abc$15900$n850_1 I2=$abc$15900$n843_1 I3=$false O=$abc$15900$n816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$15900$n844_1 I1=$abc$15900$n847_1 I2=$abc$15900$n849_1 I3=$false O=$abc$15900$n843_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$15900$n846_1 I1=$abc$15900$n845_1 I2=$abc$15900$n14 I3=$false O=$abc$15900$n844_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=control_uart.car_count[0] I1=control_uart.car_count[1] I2=$false I3=$false O=$abc$15900$n845_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_uart.car_count[4] I1=control_uart.car_count[3] I2=control_uart.car_count[2] I3=$false O=$abc$15900$n846_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$15900$n848_1 I1=$abc$15900$n846_1 I2=control_uart.car_count[0] I3=control_uart.car_count[1] O=$abc$15900$n847_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=control_uart.car_count[4] I1=control_uart.car_count[2] I2=control_uart.car_count[3] I3=$false O=$abc$15900$n848_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$15900$n690_1 I1=$abc$15900$n846_1 I2=control_uart.car_count[1] I3=$false O=$abc$15900$n849_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111101
.gate SB_LUT4 I0=sobel.sum[10] I1=sobel.sum[9] I2=sobel.sum[8] I3=$abc$15900$n14 O=$abc$15900$n850_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$15900$n1075_1 I1=$abc$15900$n852_1 I2=$abc$15900$n859_1 I3=$abc$15900$n861_1 O=$abc$15900$n818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$15900$n845_1 I1=$abc$15900$n690_1 I2=$abc$15900$n853_1 I3=$false O=$abc$15900$n852_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=control_uart.car_count[0] I1=$abc$15900$n848_1 I2=$abc$15900$n846_1 I3=control_uart.car_count[1] O=$abc$15900$n853_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011100001111
.gate SB_LUT4 I0=control_uart.car_count[0] I1=$abc$15900$n848_1 I2=$false I3=$false O=$abc$15900$n857_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n848_1 I1=$abc$15900$n690_1 I2=control_uart.car_count[1] I3=$false O=$abc$15900$n858_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$15900$n857_1 I1=$abc$15900$n858_1 I2=$abc$15900$n860_1 I3=$false O=$abc$15900$n859_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n690_1 I1=$abc$15900$n846_1 I2=$abc$15900$n845_1 I3=$abc$15900$n14 O=$abc$15900$n860_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=sobel.sum[1] I1=$abc$15900$n850_1 I2=$false I3=$false O=$abc$15900$n861_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n1075_1 I1=$abc$15900$n852_1 I2=$abc$15900$n863_1 I3=$abc$15900$n866_1 O=$abc$15900$n820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$15900$n860_1 I1=$abc$15900$n864_1 I2=$abc$15900$n865_1 I3=$false O=$abc$15900$n863_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$15900$n848_1 I1=$abc$15900$n846_1 I2=control_uart.car_count[0] I3=control_uart.car_count[1] O=$abc$15900$n864_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$15900$n690_1 I1=control_uart.car_count[1] I2=control_uart.car_count[0] I3=$false O=$abc$15900$n865_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10011111
.gate SB_LUT4 I0=sobel.sum[2] I1=$abc$15900$n850_1 I2=$false I3=$false O=$abc$15900$n866_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sobel.sum[3] I1=$abc$15900$n850_1 I2=$abc$15900$n852_1 I3=$abc$15900$n868_1 O=$abc$15900$n822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$15900$n14 I1=$abc$15900$n864_1 I2=$false I3=$false O=$abc$15900$n868_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sobel.sum[4] I1=$abc$15900$n850_1 I2=$abc$15900$n844_1 I3=$false O=$abc$15900$n824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=sobel.sum[5] I1=$abc$15900$n850_1 I2=$abc$15900$n1075_1 I3=$abc$15900$n14 O=$abc$15900$n826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=sobel.sum[6] I1=$abc$15900$n850_1 I2=$abc$15900$n872_1 I3=$false O=$abc$15900$n828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$15900$n847_1 I1=$abc$15900$n860_1 I2=$abc$15900$n864_1 I3=$false O=$abc$15900$n872_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$15900$n692_1 I1=$abc$15900$n829 I2=$false I3=$false O=$abc$15900$n830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n14 I1=control_uart.car_count[1] I2=control_uart.cena I3=$abc$15900$n916 O=$abc$15900$n832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$15900$n692_1 I1=$abc$15900$n833 I2=$false I3=$false O=$abc$15900$n834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n692_1 I1=$abc$15900$n835 I2=$false I3=$false O=$abc$15900$n836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$15900$n692_1 I1=$abc$15900$n837 I2=$false I3=$false O=$abc$15900$n838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=control_RAM.addru_write3[0] I1=control_RAM.addru_read3[0] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[1] I1=control_RAM.addru_read3[1] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[2] I1=control_RAM.addru_read3[2] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[3] I1=control_RAM.addru_read3[3] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[4] I1=control_RAM.addru_read3[4] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[5] I1=control_RAM.addru_read3[5] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_RAM.addru_write3[6] I1=control_RAM.addru_read3[6] I2=RAMs.RAM3.rw I3=$false O=$abc$15900$n862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.load I1=control_uart.uart_tx.shifter[1] I2=$false I3=$false O=$abc$15900$n869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=control_uart.uart_tx.load I1=control_uart.uart_tx.shifter[2] I2=$false I3=$false O=$abc$15900$n871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[3] I1=control_uart.uart_tx.data_r[0] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[4] I1=control_uart.uart_tx.data_r[1] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[5] I1=control_uart.uart_tx.data_r[2] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[6] I1=control_uart.uart_tx.data_r[3] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[7] I1=control_uart.uart_tx.data_r[4] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[8] I1=control_uart.uart_tx.data_r[5] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.shifter[9] I1=control_uart.uart_tx.data_r[6] I2=control_uart.uart_tx.load I3=$false O=$abc$15900$n892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_uart.uart_tx.data_r[7] I1=control_uart.uart_tx.load I2=$false I3=$false O=$abc$15900$n894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$15900$n826_1 I1=$abc$15900$n827 I2=$abc$15900$n1191 I3=$false O=$abc$15900$n909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$15900$n810 I1=$abc$15900$n811_1 I2=$abc$15900$n1130 I3=$false O=$abc$15900$n912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=control_uart.state[3] I1=control_uart.state[2] I2=$abc$15900$n1020 I3=control_uart.ready O=$abc$15900$n1022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$15900$n1020 I1=control_uart.ready I2=control_uart.uart_tx.start_r I3=$false O=$abc$15900$n1024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=control_uart.state[2] I1=control_uart.state[4] I2=control_uart.ready I3=$abc$15900$n1020 O=$abc$15900$n1026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.addr_sobel[1] I2=control_RAM.addr_sobel[0] I3=control_RAM.state_sobel[0] O=$abc$15900$n1030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=$abc$15900$n1031 I3=$false O=$abc$15900$n1032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=$abc$15900$n1033 I3=$false O=$abc$15900$n1034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=$abc$15900$n1035 I3=$false O=$abc$15900$n1036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=$abc$15900$n1037 I3=$false O=$abc$15900$n1038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=$abc$15900$n1039 I3=$false O=$abc$15900$n1040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[0] I3=$false O=$abc$15900$n1041
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[2] I3=$false O=$abc$15900$n1043
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[4] I3=$false O=$abc$15900$n1045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[5] I3=$false O=$abc$15900$n1047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[6] I3=$false O=$abc$15900$n1049
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[3] I2=$false I3=$false O=$abc$15900$n1051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[5] I2=$false I3=$false O=$abc$15900$n1052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[6] I2=$false I3=$false O=$abc$15900$n1053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[0] I3=$false O=$abc$15900$n1054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[2] I3=$false O=$abc$15900$n1055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[4] I3=$false O=$abc$15900$n1056
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[5] I3=$false O=$abc$15900$n1057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[6] I3=$false O=$abc$15900$n1058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[1] I3=$false O=$abc$15900$n1059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[1] I1=control_RAM.state_sobel[0] I2=control_RAM.addr_sobel[3] I3=$false O=$abc$15900$n1060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[1] I3=$false O=$abc$15900$n1061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_RAM.state_sobel[0] I1=control_RAM.state_sobel[1] I2=control_RAM.addr_sobel[3] I3=$false O=$abc$15900$n1062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[0] I2=$false I3=$false O=$abc$15900$n1063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[1] I2=$false I3=$false O=$abc$15900$n1064
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[2] I2=$false I3=$false O=$abc$15900$n1065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n319 I1=control_RAM.addr_sobel[4] I2=$false I3=$false O=$abc$15900$n1066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n826_1 I1=$abc$15900$n827 I2=$abc$15900$n1191 I3=$false O=$abc$15900$n1069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=$abc$15900$n929_1 I1=$abc$15900$n1192 I2=$abc$15900$n930_1 I3=pixel_order.ou2[2] O=$abc$15900$n1072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n828_1 I1=pixel_order.ou2[1] I2=pixel_order.ou0[1] I3=pixel_order.ou6[1] O=$abc$15900$n929_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101110110010
.gate SB_LUT4 I0=pixel_order.ou0[1] I1=pixel_order.ou6[1] I2=$abc$15900$n931_1 I3=$false O=$abc$15900$n930_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=pixel_order.ou8[2] I1=pixel_order.ou6[2] I2=pixel_order.ou0[2] I3=$false O=$abc$15900$n931_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n933_1 I1=$abc$15900$n1193 I2=$abc$15900$n934_1 I3=pixel_order.ou2[3] O=$abc$15900$n1075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n931_1 I1=pixel_order.ou2[2] I2=pixel_order.ou6[1] I3=pixel_order.ou0[1] O=$abc$15900$n933_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100010001
.gate SB_LUT4 I0=$abc$15900$n935_1 I1=$abc$15900$n936_1 I2=$false I3=$false O=$abc$15900$n934_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[2] I1=pixel_order.ou6[2] I2=pixel_order.ou0[2] I3=$false O=$abc$15900$n935_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=pixel_order.ou8[3] I1=pixel_order.ou6[3] I2=pixel_order.ou0[3] I3=$false O=$abc$15900$n936_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n938_1 I1=$abc$15900$n1194 I2=$abc$15900$n939 I3=pixel_order.ou2[4] O=$abc$15900$n1078
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n935_1 I1=$abc$15900$n936_1 I2=pixel_order.ou2[3] I3=$false O=$abc$15900$n938_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n940_1 I1=$abc$15900$n941 I2=$false I3=$false O=$abc$15900$n939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[3] I1=pixel_order.ou6[3] I2=pixel_order.ou0[3] I3=$false O=$abc$15900$n940_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=pixel_order.ou8[4] I1=pixel_order.ou6[4] I2=pixel_order.ou0[4] I3=$false O=$abc$15900$n941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n943 I1=$abc$15900$n1195 I2=$abc$15900$n944_1 I3=pixel_order.ou2[5] O=$abc$15900$n1081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n940_1 I1=$abc$15900$n941 I2=pixel_order.ou2[4] I3=$false O=$abc$15900$n943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n945 I1=$abc$15900$n946_1 I2=$false I3=$false O=$abc$15900$n944_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[4] I1=pixel_order.ou6[4] I2=pixel_order.ou0[4] I3=$false O=$abc$15900$n945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=pixel_order.ou8[5] I1=pixel_order.ou6[5] I2=pixel_order.ou0[5] I3=$false O=$abc$15900$n946_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n948_1 I1=$abc$15900$n1196 I2=$abc$15900$n949 I3=pixel_order.ou2[6] O=$abc$15900$n1084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n945 I1=$abc$15900$n946_1 I2=pixel_order.ou2[5] I3=$false O=$abc$15900$n948_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n950_1 I1=$abc$15900$n951 I2=$false I3=$false O=$abc$15900$n949
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[5] I1=pixel_order.ou6[5] I2=pixel_order.ou0[5] I3=$false O=$abc$15900$n950_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=pixel_order.ou8[6] I1=pixel_order.ou6[6] I2=pixel_order.ou0[6] I3=$false O=$abc$15900$n951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n953 I1=$abc$15900$n1197 I2=$abc$15900$n954_1 I3=pixel_order.ou2[7] O=$abc$15900$n1087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n950_1 I1=$abc$15900$n951 I2=pixel_order.ou2[6] I3=$false O=$abc$15900$n953
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n955 I1=$abc$15900$n956_1 I2=$false I3=$false O=$abc$15900$n954_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[6] I1=pixel_order.ou6[6] I2=pixel_order.ou0[6] I3=$false O=$abc$15900$n955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou0[7] I3=$false O=$abc$15900$n956_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n809_1 I1=pixel_order.ou0[0] I2=pixel_order.ou2[0] I3=$false O=$abc$15900$n1090
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$15900$n959 I1=$abc$15900$n960_1 I2=pixel_order.ou0[7] I3=$abc$15900$n961 O=$abc$15900$n1114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101111010100
.gate SB_LUT4 I0=pixel_order.ou8[6] I1=pixel_order.ou2[6] I2=pixel_order.ou6[6] I3=$false O=$abc$15900$n959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou2[7] I3=$false O=$abc$15900$n960_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou2[7] I3=$abc$15900$n1275 O=$abc$15900$n961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111001110001
.gate SB_LUT4 I0=$abc$15900$n963 I1=$abc$15900$n1119 I2=$false I3=$false O=$abc$15900$n1117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou2[7] I3=$abc$15900$n1275 O=$abc$15900$n963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100000000
.gate SB_LUT4 I0=$abc$15900$n905 I1=$abc$15900$n1119 I2=$false I3=$false O=$abc$15900$n1120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$15900$n959 I1=$abc$15900$n960_1 I2=pixel_order.ou0[7] I3=$abc$15900$n961 O=$abc$15900$n1128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010000000000
.gate SB_LUT4 I0=$abc$15900$n1119 I1=$abc$15900$n963 I2=$false I3=$false O=$abc$15900$n1129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n968_1 I1=$abc$15900$n969 I2=pixel_order.ou0[2] I3=$abc$15900$n1132 O=$abc$15900$n1144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n812 I1=pixel_order.ou0[1] I2=pixel_order.ou8[1] I3=pixel_order.ou6[1] O=$abc$15900$n968_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101110110010
.gate SB_LUT4 I0=pixel_order.ou8[1] I1=pixel_order.ou6[1] I2=$abc$15900$n970_1 I3=$false O=$abc$15900$n969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=pixel_order.ou8[2] I1=pixel_order.ou6[2] I2=pixel_order.ou2[2] I3=$false O=$abc$15900$n970_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n972_1 I1=$abc$15900$n973 I2=pixel_order.ou0[3] I3=$abc$15900$n1134 O=$abc$15900$n1145
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n970_1 I1=pixel_order.ou0[2] I2=pixel_order.ou8[1] I3=pixel_order.ou6[1] O=$abc$15900$n972_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100010001
.gate SB_LUT4 I0=$abc$15900$n974_1 I1=$abc$15900$n975 I2=$false I3=$false O=$abc$15900$n973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[2] I1=pixel_order.ou2[2] I2=pixel_order.ou6[2] I3=$false O=$abc$15900$n974_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=pixel_order.ou8[3] I1=pixel_order.ou6[3] I2=pixel_order.ou2[3] I3=$false O=$abc$15900$n975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n977 I1=$abc$15900$n978_1 I2=pixel_order.ou0[4] I3=$abc$15900$n1136 O=$abc$15900$n1146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n974_1 I1=$abc$15900$n975 I2=pixel_order.ou0[3] I3=$false O=$abc$15900$n977
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n979 I1=$abc$15900$n980_1 I2=$false I3=$false O=$abc$15900$n978_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[3] I1=pixel_order.ou2[3] I2=pixel_order.ou6[3] I3=$false O=$abc$15900$n979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=pixel_order.ou8[4] I1=pixel_order.ou6[4] I2=pixel_order.ou2[4] I3=$false O=$abc$15900$n980_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n982_1 I1=$abc$15900$n983 I2=pixel_order.ou0[5] I3=$abc$15900$n1138 O=$abc$15900$n1147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n979 I1=$abc$15900$n980_1 I2=pixel_order.ou0[4] I3=$false O=$abc$15900$n982_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n984_1 I1=$abc$15900$n985 I2=$false I3=$false O=$abc$15900$n983
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[4] I1=pixel_order.ou2[4] I2=pixel_order.ou6[4] I3=$false O=$abc$15900$n984_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=pixel_order.ou8[5] I1=pixel_order.ou6[5] I2=pixel_order.ou2[5] I3=$false O=$abc$15900$n985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n987 I1=$abc$15900$n988_1 I2=pixel_order.ou0[6] I3=$abc$15900$n1140 O=$abc$15900$n1148
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n984_1 I1=$abc$15900$n985 I2=pixel_order.ou0[5] I3=$false O=$abc$15900$n987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n989_1 I1=$abc$15900$n990_1 I2=$false I3=$false O=$abc$15900$n988_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[5] I1=pixel_order.ou2[5] I2=pixel_order.ou6[5] I3=$false O=$abc$15900$n989_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110010
.gate SB_LUT4 I0=pixel_order.ou8[6] I1=pixel_order.ou6[6] I2=pixel_order.ou2[6] I3=$false O=$abc$15900$n990_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$15900$n992_1 I1=$abc$15900$n993_1 I2=pixel_order.ou0[7] I3=$abc$15900$n1142 O=$abc$15900$n1149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n959 I1=$abc$15900$n960_1 I2=$false I3=$false O=$abc$15900$n992_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$15900$n989_1 I1=$abc$15900$n990_1 I2=pixel_order.ou0[6] I3=$false O=$abc$15900$n993_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=$abc$15900$n810 I1=$abc$15900$n811_1 I2=$abc$15900$n1130 I3=$false O=$abc$15900$n1150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=$abc$15900$n968_1 I1=$abc$15900$n1132 I2=$abc$15900$n969 I3=pixel_order.ou0[2] O=$abc$15900$n1151
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n972_1 I1=$abc$15900$n1134 I2=$abc$15900$n973 I3=pixel_order.ou0[3] O=$abc$15900$n1152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n977 I1=$abc$15900$n1136 I2=$abc$15900$n978_1 I3=pixel_order.ou0[4] O=$abc$15900$n1153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n982_1 I1=$abc$15900$n1138 I2=$abc$15900$n983 I3=pixel_order.ou0[5] O=$abc$15900$n1154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n987 I1=$abc$15900$n1140 I2=$abc$15900$n988_1 I3=pixel_order.ou0[6] O=$abc$15900$n1155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n993_1 I1=$abc$15900$n1142 I2=$abc$15900$n992_1 I3=pixel_order.ou0[7] O=$abc$15900$n1156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$15900$n955 I1=$abc$15900$n956_1 I2=pixel_order.ou2[7] I3=$abc$15900$n1002_1 O=$abc$15900$n1182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101111010100
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou0[7] I3=$abc$15900$n1227 O=$abc$15900$n1002_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=$abc$15900$n1004_1 I1=$abc$15900$n1187 I2=$false I3=$false O=$abc$15900$n1185
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=pixel_order.ou8[7] I1=pixel_order.ou6[7] I2=pixel_order.ou0[7] I3=$abc$15900$n1227 O=$abc$15900$n1004_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101100000000
.gate SB_LUT4 I0=$abc$15900$n903 I1=$abc$15900$n1187 I2=$false I3=$false O=$abc$15900$n1188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$15900$n955 I1=$abc$15900$n956_1 I2=pixel_order.ou2[7] I3=$abc$15900$n1002_1 O=$abc$15900$n1189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010000000000
.gate SB_LUT4 I0=$abc$15900$n1187 I1=$abc$15900$n1004_1 I2=$false I3=$false O=$abc$15900$n1190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$15900$n929_1 I1=$abc$15900$n930_1 I2=$abc$15900$n1192 I3=pixel_order.ou2[2] O=$abc$15900$n1198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n933_1 I1=$abc$15900$n934_1 I2=$abc$15900$n1193 I3=pixel_order.ou2[3] O=$abc$15900$n1199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n938_1 I1=$abc$15900$n939 I2=$abc$15900$n1194 I3=pixel_order.ou2[4] O=$abc$15900$n1200
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n943 I1=$abc$15900$n944_1 I2=$abc$15900$n1195 I3=pixel_order.ou2[5] O=$abc$15900$n1201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n948_1 I1=$abc$15900$n949 I2=$abc$15900$n1196 I3=pixel_order.ou2[6] O=$abc$15900$n1202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$15900$n953 I1=$abc$15900$n954_1 I2=$abc$15900$n1197 I3=pixel_order.ou2[7] O=$abc$15900$n1203
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=rst_hw I1=$false I2=$false I3=$false O=$abc$15900$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$15900$n1020 I1=$false I2=$false I3=$false O=rst
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$15900$n14 I1=$false I2=$false I3=$false O=control_uart.new_img
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.state[4] I1=$false I2=$false I3=$false O=$abc$15900$n17
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$15900$n75 I1=$false I2=$false I3=$false O=$abc$15900$n24
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.car_count[4] I1=$false I2=$false I3=$false O=$abc$15900$n194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.car_count[2] I1=$false I2=$false I3=$false O=$abc$15900$n197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$15900$n1339 I1=$false I2=$false I3=$false O=$abc$15900$n330
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=par I1=$false I2=$false I3=$false O=$abc$15900$n453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM8.rw I1=$false I2=$false I3=$false O=$abc$15900$n839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM7.rw I1=$false I2=$false I3=$false O=$abc$15900$n840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM6.rw I1=$false I2=$false I3=$false O=$abc$15900$n841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM5.rw I1=$false I2=$false I3=$false O=$abc$15900$n863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM3.rw I1=$false I2=$false I3=$false O=$abc$15900$n864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM2.rw I1=$false I2=$false I3=$false O=$abc$15900$n865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM1.rw I1=$false I2=$false I3=$false O=$abc$15900$n866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RAMs.RAM0.rw I1=$false I2=$false I3=$false O=$abc$15900$n867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_RAM.addr[1] I1=$false I2=$false I3=$false O=$abc$15900$n896
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.uart_tx.bitc[1] I1=$false I2=$false I3=$false O=$abc$15900$n902
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[0] I1=$false I2=$false I3=$false O=$abc$15900$n918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[2] I1=$false I2=$false I3=$false O=$abc$15900$n919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[3] I1=$false I2=$false I3=$false O=$abc$15900$n920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[4] I1=$false I2=$false I3=$false O=$abc$15900$n921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[5] I1=$false I2=$false I3=$false O=$abc$15900$n922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[6] I1=$false I2=$false I3=$false O=$abc$15900$n923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[7] I1=$false I2=$false I3=$false O=$abc$15900$n924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[8] I1=$false I2=$false I3=$false O=$abc$15900$n925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[9] I1=$false I2=$false I3=$false O=$abc$15900$n926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gy[10] I1=$false I2=$false I3=$false O=$abc$15900$n927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[0] I1=$false I2=$false I3=$false O=$abc$15900$n928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[2] I1=$false I2=$false I3=$false O=$abc$15900$n929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[3] I1=$false I2=$false I3=$false O=$abc$15900$n930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[4] I1=$false I2=$false I3=$false O=$abc$15900$n931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[5] I1=$false I2=$false I3=$false O=$abc$15900$n932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[6] I1=$false I2=$false I3=$false O=$abc$15900$n933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[7] I1=$false I2=$false I3=$false O=$abc$15900$n934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[8] I1=$false I2=$false I3=$false O=$abc$15900$n935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[9] I1=$false I2=$false I3=$false O=$abc$15900$n936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sobel.gx[10] I1=$false I2=$false I3=$false O=$abc$15900$n937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.car_count[3] I1=$false I2=$false I3=$false O=$abc$15900$n967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[0] I1=$false I2=$false I3=$false O=$abc$15900$n989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[1] I1=$false I2=$false I3=$false O=$abc$15900$n991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[2] I1=$false I2=$false I3=$false O=$abc$15900$n993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[3] I1=$false I2=$false I3=$false O=$abc$15900$n995
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[4] I1=$false I2=$false I3=$false O=$abc$15900$n997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[5] I1=$false I2=$false I3=$false O=$abc$15900$n999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[6] I1=$false I2=$false I3=$false O=$abc$15900$n1001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou3[7] I1=$false I2=$false I3=$false O=$abc$15900$n1003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[0] I1=$false I2=$false I3=$false O=$abc$15900$n1005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[1] I1=$false I2=$false I3=$false O=$abc$15900$n1007
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[2] I1=$false I2=$false I3=$false O=$abc$15900$n1009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[3] I1=$false I2=$false I3=$false O=$abc$15900$n1011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[4] I1=$false I2=$false I3=$false O=$abc$15900$n1013
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[5] I1=$false I2=$false I3=$false O=$abc$15900$n1015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[6] I1=$false I2=$false I3=$false O=$abc$15900$n1017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pixel_order.ou7[7] I1=$false I2=$false I3=$false O=$abc$15900$n1019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_uart.car_count[1] I1=$abc$15900$n846_1 I2=$abc$15900$n690_1 I3=control_uart.car_count[0] O=$abc$15900$n1074
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$15900$n857_1 I1=$abc$15900$n1074 I2=$abc$15900$n858_1 I3=$false O=$abc$15900$n1075_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_CARRY CI=mask_control.count_width_row[1] CO=$auto$alumacc.cc:474:replace_alu$1832.C[3] I0=mask_control.count_width_row[2] I1=$false
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[3] CO=$auto$alumacc.cc:474:replace_alu$1832.C[4] I0=mask_control.count_width_row[3] I1=$false
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[4] CO=$auto$alumacc.cc:474:replace_alu$1832.C[5] I0=mask_control.count_width_row[4] I1=$false
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[5] CO=$auto$alumacc.cc:474:replace_alu$1832.C[6] I0=mask_control.count_width_row[5] I1=$false
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[6] CO=$auto$alumacc.cc:474:replace_alu$1832.C[7] I0=mask_control.count_width_row[6] I1=$true
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[7] CO=$auto$alumacc.cc:474:replace_alu$1832.C[8] I0=mask_control.count_width_row[7] I1=$true
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1832.C[8] CO=$abc$15900$n131 I0=mask_control.count_width_row[8] I1=$false
.attr src "app.v:169|mask_control.v:60|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$15900$n197 CO=$auto$alumacc.cc:474:replace_alu$1837.C[4] I0=$true I1=$abc$15900$n967
.attr src "app.v:215|control_uart.v:217|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1837.C[4] CO=$abc$15900$n916 I0=$false I1=$abc$15900$n194
.attr src "app.v:215|control_uart.v:217|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=control_RAM.addr[0] I3=$false O=$auto$wreduce.cc:347:run$1822[0]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=control_RAM.addr[0] CO=$auto$alumacc.cc:474:replace_alu$1851.C[2] I0=$false I1=control_RAM.addr[1]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr[2] I3=$auto$alumacc.cc:474:replace_alu$1851.C[2] O=$auto$wreduce.cc:347:run$1822[2]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1851.C[2] CO=$auto$alumacc.cc:474:replace_alu$1851.C[3] I0=$false I1=control_RAM.addr[2]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr[3] I3=$auto$alumacc.cc:474:replace_alu$1851.C[3] O=$auto$wreduce.cc:347:run$1822[3]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1851.C[3] CO=$auto$alumacc.cc:474:replace_alu$1851.C[4] I0=$false I1=control_RAM.addr[3]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr[4] I3=$auto$alumacc.cc:474:replace_alu$1851.C[4] O=$auto$wreduce.cc:347:run$1822[4]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1851.C[4] CO=$auto$alumacc.cc:474:replace_alu$1851.C[5] I0=$false I1=control_RAM.addr[4]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr[5] I3=$auto$alumacc.cc:474:replace_alu$1851.C[5] O=$auto$wreduce.cc:347:run$1822[5]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1851.C[5] CO=$auto$alumacc.cc:474:replace_alu$1851.C[6] I0=$false I1=control_RAM.addr[5]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr[6] I3=$auto$alumacc.cc:474:replace_alu$1851.C[6] O=$auto$wreduce.cc:347:run$1822[6]
.attr src "app.v:95|control_RAM.v:203|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=control_RAM.addr_sobel[0] I3=$false O=$abc$15900$n1029
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=control_RAM.addr_sobel[0] CO=$auto$alumacc.cc:474:replace_alu$1854.C[2] I0=$false I1=control_RAM.addr_sobel[1]
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr_sobel[2] I3=$auto$alumacc.cc:474:replace_alu$1854.C[2] O=$abc$15900$n1031
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1854.C[2] CO=$auto$alumacc.cc:474:replace_alu$1854.C[3] I0=$false I1=control_RAM.addr_sobel[2]
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr_sobel[3] I3=$auto$alumacc.cc:474:replace_alu$1854.C[3] O=$abc$15900$n1033
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1854.C[3] CO=$auto$alumacc.cc:474:replace_alu$1854.C[4] I0=$false I1=control_RAM.addr_sobel[3]
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr_sobel[4] I3=$auto$alumacc.cc:474:replace_alu$1854.C[4] O=$abc$15900$n1035
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1854.C[4] CO=$auto$alumacc.cc:474:replace_alu$1854.C[5] I0=$false I1=control_RAM.addr_sobel[4]
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr_sobel[5] I3=$auto$alumacc.cc:474:replace_alu$1854.C[5] O=$abc$15900$n1037
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1854.C[5] CO=$auto$alumacc.cc:474:replace_alu$1854.C[6] I0=$false I1=control_RAM.addr_sobel[5]
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_RAM.addr_sobel[6] I3=$auto$alumacc.cc:474:replace_alu$1854.C[6] O=$abc$15900$n1039
.attr src "app.v:95|control_RAM.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=control_uart.car_count[0] I3=$false O=$abc$15900$n829
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=control_uart.car_count[0] CO=$auto$alumacc.cc:474:replace_alu$1857.C[2] I0=$false I1=control_uart.car_count[1]
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_uart.car_count[2] I3=$auto$alumacc.cc:474:replace_alu$1857.C[2] O=$abc$15900$n833
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1857.C[2] CO=$auto$alumacc.cc:474:replace_alu$1857.C[3] I0=$false I1=control_uart.car_count[2]
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_uart.car_count[3] I3=$auto$alumacc.cc:474:replace_alu$1857.C[3] O=$abc$15900$n835
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1857.C[3] CO=$auto$alumacc.cc:474:replace_alu$1857.C[4] I0=$false I1=control_uart.car_count[3]
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_uart.car_count[4] I3=$auto$alumacc.cc:474:replace_alu$1857.C[4] O=$abc$15900$n837
.attr src "app.v:215|control_uart.v:218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=control_uart.uart_tx.bitc[0] I3=$false O=$auto$wreduce.cc:347:run$1825[0]
.attr src "app.v:215|control_uart.v:42|uart_tx.v:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=control_uart.uart_tx.bitc[0] CO=$auto$alumacc.cc:474:replace_alu$1860.C[2] I0=$false I1=control_uart.uart_tx.bitc[1]
.attr src "app.v:215|control_uart.v:42|uart_tx.v:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_uart.uart_tx.bitc[2] I3=$auto$alumacc.cc:474:replace_alu$1860.C[2] O=$auto$wreduce.cc:347:run$1825[2]
.attr src "app.v:215|control_uart.v:42|uart_tx.v:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1860.C[2] CO=$auto$alumacc.cc:474:replace_alu$1860.C[3] I0=$false I1=control_uart.uart_tx.bitc[2]
.attr src "app.v:215|control_uart.v:42|uart_tx.v:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=control_uart.uart_tx.bitc[3] I3=$auto$alumacc.cc:474:replace_alu$1860.C[3] O=$auto$wreduce.cc:347:run$1825[3]
.attr src "app.v:215|control_uart.v:42|uart_tx.v:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mask_control.count_width_row[0] I3=$false O=$abc$15900$n609
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mask_control.count_width_row[0] CO=$auto$alumacc.cc:474:replace_alu$1863.C[2] I0=$false I1=mask_control.count_width_row[1]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[2] I3=$auto$alumacc.cc:474:replace_alu$1863.C[2] O=$abc$15900$n611
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[2] CO=$auto$alumacc.cc:474:replace_alu$1863.C[3] I0=$false I1=mask_control.count_width_row[2]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[3] I3=$auto$alumacc.cc:474:replace_alu$1863.C[3] O=$abc$15900$n612
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[3] CO=$auto$alumacc.cc:474:replace_alu$1863.C[4] I0=$false I1=mask_control.count_width_row[3]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[4] I3=$auto$alumacc.cc:474:replace_alu$1863.C[4] O=$abc$15900$n613
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[4] CO=$auto$alumacc.cc:474:replace_alu$1863.C[5] I0=$false I1=mask_control.count_width_row[4]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[5] I3=$auto$alumacc.cc:474:replace_alu$1863.C[5] O=$abc$15900$n614
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[5] CO=$auto$alumacc.cc:474:replace_alu$1863.C[6] I0=$false I1=mask_control.count_width_row[5]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[6] I3=$auto$alumacc.cc:474:replace_alu$1863.C[6] O=$abc$15900$n615
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[6] CO=$auto$alumacc.cc:474:replace_alu$1863.C[7] I0=$false I1=mask_control.count_width_row[6]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[7] I3=$auto$alumacc.cc:474:replace_alu$1863.C[7] O=$abc$15900$n616
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1863.C[7] CO=$auto$alumacc.cc:474:replace_alu$1863.C[8] I0=$false I1=mask_control.count_width_row[7]
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mask_control.count_width_row[8] I3=$auto$alumacc.cc:474:replace_alu$1863.C[8] O=$abc$15900$n617
.attr src "app.v:169|mask_control.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[0] I2=$abc$15900$n989 I3=$true O=$abc$15900$n1191
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1866.C[1] I0=pixel_order.ou5[0] I1=$abc$15900$n989
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[1] I2=$abc$15900$n991 I3=$auto$alumacc.cc:474:replace_alu$1866.C[1] O=$abc$15900$n1192
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[1] CO=$auto$alumacc.cc:474:replace_alu$1866.C[2] I0=pixel_order.ou5[1] I1=$abc$15900$n991
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[2] I2=$abc$15900$n993 I3=$auto$alumacc.cc:474:replace_alu$1866.C[2] O=$abc$15900$n1193
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[2] CO=$auto$alumacc.cc:474:replace_alu$1866.C[3] I0=pixel_order.ou5[2] I1=$abc$15900$n993
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[3] I2=$abc$15900$n995 I3=$auto$alumacc.cc:474:replace_alu$1866.C[3] O=$abc$15900$n1194
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[3] CO=$auto$alumacc.cc:474:replace_alu$1866.C[4] I0=pixel_order.ou5[3] I1=$abc$15900$n995
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[4] I2=$abc$15900$n997 I3=$auto$alumacc.cc:474:replace_alu$1866.C[4] O=$abc$15900$n1195
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[4] CO=$auto$alumacc.cc:474:replace_alu$1866.C[5] I0=pixel_order.ou5[4] I1=$abc$15900$n997
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[5] I2=$abc$15900$n999 I3=$auto$alumacc.cc:474:replace_alu$1866.C[5] O=$abc$15900$n1196
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[5] CO=$auto$alumacc.cc:474:replace_alu$1866.C[6] I0=pixel_order.ou5[5] I1=$abc$15900$n999
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[6] I2=$abc$15900$n1001 I3=$auto$alumacc.cc:474:replace_alu$1866.C[6] O=$abc$15900$n1197
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[6] CO=$auto$alumacc.cc:474:replace_alu$1866.C[7] I0=pixel_order.ou5[6] I1=$abc$15900$n1001
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou5[7] I2=$abc$15900$n1003 I3=$auto$alumacc.cc:474:replace_alu$1866.C[7] O=$abc$15900$n1227
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1866.C[7] CO=$abc$15900$n903 I0=pixel_order.ou5[7] I1=$abc$15900$n1003
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$15900$n903 O=$abc$15900$n1187
.attr src "app.v:205|sobel.v:11|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[0] I2=$abc$15900$n1005 I3=$true O=$abc$15900$n1130
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1869.C[1] I0=pixel_order.ou1[0] I1=$abc$15900$n1005
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[1] I2=$abc$15900$n1007 I3=$auto$alumacc.cc:474:replace_alu$1869.C[1] O=$abc$15900$n1132
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[1] CO=$auto$alumacc.cc:474:replace_alu$1869.C[2] I0=pixel_order.ou1[1] I1=$abc$15900$n1007
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[2] I2=$abc$15900$n1009 I3=$auto$alumacc.cc:474:replace_alu$1869.C[2] O=$abc$15900$n1134
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[2] CO=$auto$alumacc.cc:474:replace_alu$1869.C[3] I0=pixel_order.ou1[2] I1=$abc$15900$n1009
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[3] I2=$abc$15900$n1011 I3=$auto$alumacc.cc:474:replace_alu$1869.C[3] O=$abc$15900$n1136
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[3] CO=$auto$alumacc.cc:474:replace_alu$1869.C[4] I0=pixel_order.ou1[3] I1=$abc$15900$n1011
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[4] I2=$abc$15900$n1013 I3=$auto$alumacc.cc:474:replace_alu$1869.C[4] O=$abc$15900$n1138
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[4] CO=$auto$alumacc.cc:474:replace_alu$1869.C[5] I0=pixel_order.ou1[4] I1=$abc$15900$n1013
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[5] I2=$abc$15900$n1015 I3=$auto$alumacc.cc:474:replace_alu$1869.C[5] O=$abc$15900$n1140
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[5] CO=$auto$alumacc.cc:474:replace_alu$1869.C[6] I0=pixel_order.ou1[5] I1=$abc$15900$n1015
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[6] I2=$abc$15900$n1017 I3=$auto$alumacc.cc:474:replace_alu$1869.C[6] O=$abc$15900$n1142
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[6] CO=$auto$alumacc.cc:474:replace_alu$1869.C[7] I0=pixel_order.ou1[6] I1=$abc$15900$n1017
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_order.ou1[7] I2=$abc$15900$n1019 I3=$auto$alumacc.cc:474:replace_alu$1869.C[7] O=$abc$15900$n1275
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1869.C[7] CO=$abc$15900$n905 I0=pixel_order.ou1[7] I1=$abc$15900$n1019
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$15900$n905 O=$abc$15900$n1119
.attr src "app.v:205|sobel.v:12|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$abc$15900$n928 I3=$false O=$abc$15900$n778
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n937 I3=$auto$alumacc.cc:474:replace_alu$1872.C[10] O=$abc$15900$n808
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$15900$n928 CO=$auto$alumacc.cc:474:replace_alu$1872.C[2] I0=$false I1=$abc$15900$n907
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n929 I3=$auto$alumacc.cc:474:replace_alu$1872.C[2] O=$abc$15900$n785
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[2] CO=$auto$alumacc.cc:474:replace_alu$1872.C[3] I0=$false I1=$abc$15900$n929
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n930 I3=$auto$alumacc.cc:474:replace_alu$1872.C[3] O=$abc$15900$n788
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[3] CO=$auto$alumacc.cc:474:replace_alu$1872.C[4] I0=$false I1=$abc$15900$n930
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n931 I3=$auto$alumacc.cc:474:replace_alu$1872.C[4] O=$abc$15900$n791
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[4] CO=$auto$alumacc.cc:474:replace_alu$1872.C[5] I0=$false I1=$abc$15900$n931
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n932 I3=$auto$alumacc.cc:474:replace_alu$1872.C[5] O=$abc$15900$n794
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[5] CO=$auto$alumacc.cc:474:replace_alu$1872.C[6] I0=$false I1=$abc$15900$n932
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n933 I3=$auto$alumacc.cc:474:replace_alu$1872.C[6] O=$abc$15900$n797
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[6] CO=$auto$alumacc.cc:474:replace_alu$1872.C[7] I0=$false I1=$abc$15900$n933
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n934 I3=$auto$alumacc.cc:474:replace_alu$1872.C[7] O=$abc$15900$n800
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[7] CO=$auto$alumacc.cc:474:replace_alu$1872.C[8] I0=$false I1=$abc$15900$n934
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n935 I3=$auto$alumacc.cc:474:replace_alu$1872.C[8] O=$abc$15900$n803
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[8] CO=$auto$alumacc.cc:474:replace_alu$1872.C[9] I0=$false I1=$abc$15900$n935
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n936 I3=$auto$alumacc.cc:474:replace_alu$1872.C[9] O=$abc$15900$n806
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1872.C[9] CO=$auto$alumacc.cc:474:replace_alu$1872.C[10] I0=$false I1=$abc$15900$n936
.attr src "app.v:205|sobel.v:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$15900$n918 I3=$false O=$abc$15900$n745
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n927 I3=$auto$alumacc.cc:474:replace_alu$1875.C[10] O=$abc$15900$n775
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$15900$n918 CO=$auto$alumacc.cc:474:replace_alu$1875.C[2] I0=$false I1=$abc$15900$n908
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n919 I3=$auto$alumacc.cc:474:replace_alu$1875.C[2] O=$abc$15900$n752
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[2] CO=$auto$alumacc.cc:474:replace_alu$1875.C[3] I0=$false I1=$abc$15900$n919
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n920 I3=$auto$alumacc.cc:474:replace_alu$1875.C[3] O=$abc$15900$n755
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[3] CO=$auto$alumacc.cc:474:replace_alu$1875.C[4] I0=$false I1=$abc$15900$n920
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n921 I3=$auto$alumacc.cc:474:replace_alu$1875.C[4] O=$abc$15900$n758
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[4] CO=$auto$alumacc.cc:474:replace_alu$1875.C[5] I0=$false I1=$abc$15900$n921
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n922 I3=$auto$alumacc.cc:474:replace_alu$1875.C[5] O=$abc$15900$n761
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[5] CO=$auto$alumacc.cc:474:replace_alu$1875.C[6] I0=$false I1=$abc$15900$n922
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n923 I3=$auto$alumacc.cc:474:replace_alu$1875.C[6] O=$abc$15900$n764
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[6] CO=$auto$alumacc.cc:474:replace_alu$1875.C[7] I0=$false I1=$abc$15900$n923
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n924 I3=$auto$alumacc.cc:474:replace_alu$1875.C[7] O=$abc$15900$n767
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[7] CO=$auto$alumacc.cc:474:replace_alu$1875.C[8] I0=$false I1=$abc$15900$n924
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n925 I3=$auto$alumacc.cc:474:replace_alu$1875.C[8] O=$abc$15900$n770
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[8] CO=$auto$alumacc.cc:474:replace_alu$1875.C[9] I0=$false I1=$abc$15900$n925
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$15900$n926 I3=$auto$alumacc.cc:474:replace_alu$1875.C[9] O=$abc$15900$n773
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1875.C[9] CO=$auto$alumacc.cc:474:replace_alu$1875.C[10] I0=$false I1=$abc$15900$n926
.attr src "app.v:205|sobel.v:15|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[0] I2=sobel.abs_gy[0] I3=$false O=sobel.sum[0]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1878.C[1] I0=sobel.abs_gx[0] I1=sobel.abs_gy[0]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[10] I2=sobel.abs_gy[10] I3=$auto$alumacc.cc:474:replace_alu$1878.C[10] O=sobel.sum[10]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[1] I2=sobel.abs_gy[1] I3=$auto$alumacc.cc:474:replace_alu$1878.C[1] O=sobel.sum[1]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[1] CO=$auto$alumacc.cc:474:replace_alu$1878.C[2] I0=sobel.abs_gx[1] I1=sobel.abs_gy[1]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[2] I2=sobel.abs_gy[2] I3=$auto$alumacc.cc:474:replace_alu$1878.C[2] O=sobel.sum[2]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[2] CO=$auto$alumacc.cc:474:replace_alu$1878.C[3] I0=sobel.abs_gx[2] I1=sobel.abs_gy[2]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[3] I2=sobel.abs_gy[3] I3=$auto$alumacc.cc:474:replace_alu$1878.C[3] O=sobel.sum[3]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[3] CO=$auto$alumacc.cc:474:replace_alu$1878.C[4] I0=sobel.abs_gx[3] I1=sobel.abs_gy[3]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[4] I2=sobel.abs_gy[4] I3=$auto$alumacc.cc:474:replace_alu$1878.C[4] O=sobel.sum[4]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[4] CO=$auto$alumacc.cc:474:replace_alu$1878.C[5] I0=sobel.abs_gx[4] I1=sobel.abs_gy[4]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[5] I2=sobel.abs_gy[5] I3=$auto$alumacc.cc:474:replace_alu$1878.C[5] O=sobel.sum[5]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[5] CO=$auto$alumacc.cc:474:replace_alu$1878.C[6] I0=sobel.abs_gx[5] I1=sobel.abs_gy[5]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[6] I2=sobel.abs_gy[6] I3=$auto$alumacc.cc:474:replace_alu$1878.C[6] O=sobel.sum[6]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[6] CO=$auto$alumacc.cc:474:replace_alu$1878.C[7] I0=sobel.abs_gx[6] I1=sobel.abs_gy[6]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[7] I2=sobel.abs_gy[7] I3=$auto$alumacc.cc:474:replace_alu$1878.C[7] O=sobel.sum[7]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[7] CO=$auto$alumacc.cc:474:replace_alu$1878.C[8] I0=sobel.abs_gx[7] I1=sobel.abs_gy[7]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[8] I2=sobel.abs_gy[8] I3=$auto$alumacc.cc:474:replace_alu$1878.C[8] O=sobel.sum[8]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[8] CO=$auto$alumacc.cc:474:replace_alu$1878.C[9] I0=sobel.abs_gx[8] I1=sobel.abs_gy[8]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sobel.abs_gx[9] I2=sobel.abs_gy[9] I3=$auto$alumacc.cc:474:replace_alu$1878.C[9] O=sobel.sum[9]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1878.C[9] CO=$auto$alumacc.cc:474:replace_alu$1878.C[10] I0=sobel.abs_gx[9] I1=sobel.abs_gy[9]
.attr src "app.v:205|sobel.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1090 I2=$false I3=$false O=sobel.gx[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$15900$n1188 I2=$abc$15900$n1190 I3=$auto$maccmap.cc:240:synth$3288.C[10] O=sobel.gx[10]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$3288.C[2] I0=$abc$15900$n909 I1=$abc$15900$n911
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1198 I2=$abc$15900$n1069 I3=$auto$maccmap.cc:240:synth$3288.C[2] O=sobel.gx[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[2] CO=$auto$maccmap.cc:240:synth$3288.C[3] I0=$abc$15900$n1198 I1=$abc$15900$n1069
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1199 I2=$abc$15900$n1072 I3=$auto$maccmap.cc:240:synth$3288.C[3] O=sobel.gx[3]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[3] CO=$auto$maccmap.cc:240:synth$3288.C[4] I0=$abc$15900$n1199 I1=$abc$15900$n1072
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1200 I2=$abc$15900$n1075 I3=$auto$maccmap.cc:240:synth$3288.C[4] O=sobel.gx[4]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[4] CO=$auto$maccmap.cc:240:synth$3288.C[5] I0=$abc$15900$n1200 I1=$abc$15900$n1075
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1201 I2=$abc$15900$n1078 I3=$auto$maccmap.cc:240:synth$3288.C[5] O=sobel.gx[5]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[5] CO=$auto$maccmap.cc:240:synth$3288.C[6] I0=$abc$15900$n1201 I1=$abc$15900$n1078
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1202 I2=$abc$15900$n1081 I3=$auto$maccmap.cc:240:synth$3288.C[6] O=sobel.gx[6]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[6] CO=$auto$maccmap.cc:240:synth$3288.C[7] I0=$abc$15900$n1202 I1=$abc$15900$n1081
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1203 I2=$abc$15900$n1084 I3=$auto$maccmap.cc:240:synth$3288.C[7] O=sobel.gx[7]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[7] CO=$auto$maccmap.cc:240:synth$3288.C[8] I0=$abc$15900$n1203 I1=$abc$15900$n1084
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1182 I2=$abc$15900$n1087 I3=$auto$maccmap.cc:240:synth$3288.C[8] O=sobel.gx[8]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[8] CO=$auto$maccmap.cc:240:synth$3288.C[9] I0=$abc$15900$n1182 I1=$abc$15900$n1087
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1185 I2=$abc$15900$n1189 I3=$auto$maccmap.cc:240:synth$3288.C[9] O=sobel.gx[9]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3288.C[9] CO=$auto$maccmap.cc:240:synth$3288.C[10] I0=$abc$15900$n1185 I1=$abc$15900$n1189
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1090 I2=$false I3=$false O=sobel.gy[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$15900$n1120 I2=$abc$15900$n1129 I3=$auto$maccmap.cc:240:synth$3646.C[10] O=sobel.gy[10]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$3646.C[2] I0=$abc$15900$n912 I1=$abc$15900$n914
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1144 I2=$abc$15900$n1150 I3=$auto$maccmap.cc:240:synth$3646.C[2] O=sobel.gy[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[2] CO=$auto$maccmap.cc:240:synth$3646.C[3] I0=$abc$15900$n1144 I1=$abc$15900$n1150
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1145 I2=$abc$15900$n1151 I3=$auto$maccmap.cc:240:synth$3646.C[3] O=sobel.gy[3]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[3] CO=$auto$maccmap.cc:240:synth$3646.C[4] I0=$abc$15900$n1145 I1=$abc$15900$n1151
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1146 I2=$abc$15900$n1152 I3=$auto$maccmap.cc:240:synth$3646.C[4] O=sobel.gy[4]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[4] CO=$auto$maccmap.cc:240:synth$3646.C[5] I0=$abc$15900$n1146 I1=$abc$15900$n1152
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1147 I2=$abc$15900$n1153 I3=$auto$maccmap.cc:240:synth$3646.C[5] O=sobel.gy[5]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[5] CO=$auto$maccmap.cc:240:synth$3646.C[6] I0=$abc$15900$n1147 I1=$abc$15900$n1153
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1148 I2=$abc$15900$n1154 I3=$auto$maccmap.cc:240:synth$3646.C[6] O=sobel.gy[6]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[6] CO=$auto$maccmap.cc:240:synth$3646.C[7] I0=$abc$15900$n1148 I1=$abc$15900$n1154
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1149 I2=$abc$15900$n1155 I3=$auto$maccmap.cc:240:synth$3646.C[7] O=sobel.gy[7]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[7] CO=$auto$maccmap.cc:240:synth$3646.C[8] I0=$abc$15900$n1149 I1=$abc$15900$n1155
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1114 I2=$abc$15900$n1156 I3=$auto$maccmap.cc:240:synth$3646.C[8] O=sobel.gy[8]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[8] CO=$auto$maccmap.cc:240:synth$3646.C[9] I0=$abc$15900$n1114 I1=$abc$15900$n1156
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$15900$n1117 I2=$abc$15900$n1128 I3=$auto$maccmap.cc:240:synth$3646.C[9] O=sobel.gy[9]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3646.C[9] CO=$auto$maccmap.cc:240:synth$3646.C[10] I0=$abc$15900$n1117 I1=$abc$15900$n1128
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk D=$abc$15900$n453 E=$abc$15900$n329 Q=pixel_luminancia R=$abc$15900$n327
.attr src "app.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=PCLK Q=PCLK_ant
.attr src "app.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$15900$n453 E=$abc$15900$n329 Q=par R=$abc$15900$n327
.attr src "app.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$15900$n1 Q=$abc$15900$n1020
.attr src "app.v:45|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=Href E=$abc$15900$n1339 Q=control_RAM.Href_ant
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n542 E=$abc$15900$n342 Q=control_RAM.fila[0] R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n544 E=$abc$15900$n342 Q=control_RAM.fila[1] R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n330 E=$abc$15900$n342 Q=control_RAM.fila[2]
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=VSYNC Q=control_RAM.VSYNC_ant
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$15900$n1339 E=$abc$15900$n344 Q=control_RAM.getting_img
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk D=$abc$15900$n478 Q=RAMs.RAM0.rw S=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n481 Q=RAMs.RAM1.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$15900$n484 Q=RAMs.RAM2.rw S=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n487 Q=RAMs.RAM3.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n490 Q=RAMs.RAM5.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n493 Q=RAMs.RAM6.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n496 Q=RAMs.RAM7.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n499 Q=RAMs.RAM8.rw R=$abc$15900$n330
.attr src "app.v:95|control_RAM.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$15900$n325 E=$abc$15900$n348 Q=control_RAM.state[0] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n323 E=$abc$15900$n348 Q=control_RAM.state[1] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$15900$n36 Q=control_RAM.RAM_flag_reg R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[0] E=$abc$15900$n358 Q=control_RAM.addr[0] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n896 E=$abc$15900$n356 Q=control_RAM.addr[1] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[2] E=$abc$15900$n358 Q=control_RAM.addr[2] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[3] E=$abc$15900$n358 Q=control_RAM.addr[3] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[4] E=$abc$15900$n358 Q=control_RAM.addr[4] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[5] E=$abc$15900$n358 Q=control_RAM.addr[5] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1822[6] E=$abc$15900$n358 Q=control_RAM.addr[6] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n362 Q=control_RAM.addru_write8[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n362 Q=control_RAM.addru_write8[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n362 Q=control_RAM.addru_write8[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n362 Q=control_RAM.addru_write8[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n362 Q=control_RAM.addru_write8[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n362 Q=control_RAM.addru_write8[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n362 Q=control_RAM.addru_write8[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n365 Q=control_RAM.addru_write7[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n365 Q=control_RAM.addru_write7[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n365 Q=control_RAM.addru_write7[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n365 Q=control_RAM.addru_write7[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n365 Q=control_RAM.addru_write7[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n365 Q=control_RAM.addru_write7[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n365 Q=control_RAM.addru_write7[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n367 Q=control_RAM.addru_write6[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n367 Q=control_RAM.addru_write6[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n367 Q=control_RAM.addru_write6[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n367 Q=control_RAM.addru_write6[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n367 Q=control_RAM.addru_write6[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n367 Q=control_RAM.addru_write6[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n367 Q=control_RAM.addru_write6[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n31 Q=control_RAM.addru_write5[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n31 Q=control_RAM.addru_write5[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n31 Q=control_RAM.addru_write5[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n31 Q=control_RAM.addru_write5[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n31 Q=control_RAM.addru_write5[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n31 Q=control_RAM.addru_write5[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n31 Q=control_RAM.addru_write5[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n41 Q=control_RAM.addru_write3[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n41 Q=control_RAM.addru_write3[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n41 Q=control_RAM.addru_write3[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n41 Q=control_RAM.addru_write3[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n41 Q=control_RAM.addru_write3[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n41 Q=control_RAM.addru_write3[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n41 Q=control_RAM.addru_write3[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n45 Q=control_RAM.addru_write2[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n45 Q=control_RAM.addru_write2[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n45 Q=control_RAM.addru_write2[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n45 Q=control_RAM.addru_write2[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n45 Q=control_RAM.addru_write2[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n45 Q=control_RAM.addru_write2[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n45 Q=control_RAM.addru_write2[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n58 Q=control_RAM.addru_write1[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n58 Q=control_RAM.addru_write1[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n58 Q=control_RAM.addru_write1[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n58 Q=control_RAM.addru_write1[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n58 Q=control_RAM.addru_write1[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n58 Q=control_RAM.addru_write1[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n58 Q=control_RAM.addru_write1[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[0] E=$abc$15900$n53 Q=control_RAM.addru_write0[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[1] E=$abc$15900$n53 Q=control_RAM.addru_write0[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[2] E=$abc$15900$n53 Q=control_RAM.addru_write0[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[3] E=$abc$15900$n53 Q=control_RAM.addru_write0[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[4] E=$abc$15900$n53 Q=control_RAM.addru_write0[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[5] E=$abc$15900$n53 Q=control_RAM.addru_write0[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=control_RAM.addr[6] E=$abc$15900$n53 Q=control_RAM.addru_write0[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n362 Q=control_RAM.ru8[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n362 Q=control_RAM.ru8[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n362 Q=control_RAM.ru8[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n362 Q=control_RAM.ru8[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n362 Q=control_RAM.ru8[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n362 Q=control_RAM.ru8[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n362 Q=control_RAM.ru8[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n362 Q=control_RAM.ru8[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n365 Q=control_RAM.ru7[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n365 Q=control_RAM.ru7[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n365 Q=control_RAM.ru7[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n365 Q=control_RAM.ru7[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n365 Q=control_RAM.ru7[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n365 Q=control_RAM.ru7[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n365 Q=control_RAM.ru7[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n365 Q=control_RAM.ru7[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n367 Q=control_RAM.ru6[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n367 Q=control_RAM.ru6[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n367 Q=control_RAM.ru6[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n367 Q=control_RAM.ru6[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n367 Q=control_RAM.ru6[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n367 Q=control_RAM.ru6[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n367 Q=control_RAM.ru6[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n367 Q=control_RAM.ru6[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n31 Q=control_RAM.ru5[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n31 Q=control_RAM.ru5[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n31 Q=control_RAM.ru5[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n31 Q=control_RAM.ru5[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n31 Q=control_RAM.ru5[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n31 Q=control_RAM.ru5[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n31 Q=control_RAM.ru5[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n31 Q=control_RAM.ru5[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n41 Q=control_RAM.ru3[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n41 Q=control_RAM.ru3[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n41 Q=control_RAM.ru3[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n41 Q=control_RAM.ru3[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n41 Q=control_RAM.ru3[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n41 Q=control_RAM.ru3[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n41 Q=control_RAM.ru3[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n41 Q=control_RAM.ru3[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n45 Q=control_RAM.ru2[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n45 Q=control_RAM.ru2[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n45 Q=control_RAM.ru2[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n45 Q=control_RAM.ru2[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n45 Q=control_RAM.ru2[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n45 Q=control_RAM.ru2[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n45 Q=control_RAM.ru2[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n45 Q=control_RAM.ru2[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n53 Q=control_RAM.ru0[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n53 Q=control_RAM.ru0[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n53 Q=control_RAM.ru0[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n53 Q=control_RAM.ru0[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n53 Q=control_RAM.ru0[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n53 Q=control_RAM.ru0[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n53 Q=control_RAM.ru0[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n53 Q=control_RAM.ru0[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[0] E=$abc$15900$n58 Q=control_RAM.ru1[0]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[1] E=$abc$15900$n58 Q=control_RAM.ru1[1]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[2] E=$abc$15900$n58 Q=control_RAM.ru1[2]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[3] E=$abc$15900$n58 Q=control_RAM.ru1[3]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[4] E=$abc$15900$n58 Q=control_RAM.ru1[4]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[5] E=$abc$15900$n58 Q=control_RAM.ru1[5]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[6] E=$abc$15900$n58 Q=control_RAM.ru1[6]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=in_pixel[7] E=$abc$15900$n58 Q=control_RAM.ru1[7]
.attr src "app.v:95|control_RAM.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_RAM.state_sobel[1] E=$abc$15900$n64 Q=control_RAM.state_sobel[0] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n319 E=$abc$15900$n64 Q=control_RAM.state_sobel[1] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=pixel_luminancia E=$abc$15900$n75 Q=control_RAM.PCLK_ant2
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n321 E=$abc$15900$n71 Q=control_RAM.addr_sobel[0] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1030 E=$abc$15900$n71 Q=control_RAM.addr_sobel[1] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1032 E=$abc$15900$n71 Q=control_RAM.addr_sobel[2] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1034 E=$abc$15900$n71 Q=control_RAM.addr_sobel[3] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1036 E=$abc$15900$n71 Q=control_RAM.addr_sobel[4] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1038 E=$abc$15900$n71 Q=control_RAM.addr_sobel[5] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n1040 E=$abc$15900$n71 Q=control_RAM.addr_sobel[6] R=$abc$15900$n24
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1041 E=$abc$15900$n78 Q=control_RAM.addru_read8[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1059 E=$abc$15900$n78 Q=control_RAM.addru_read8[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1043 E=$abc$15900$n78 Q=control_RAM.addru_read8[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1060 E=$abc$15900$n78 Q=control_RAM.addru_read8[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1045 E=$abc$15900$n78 Q=control_RAM.addru_read8[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1047 E=$abc$15900$n78 Q=control_RAM.addru_read8[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1049 E=$abc$15900$n78 Q=control_RAM.addru_read8[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1063 E=$abc$15900$n84 Q=control_RAM.addru_read7[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1064 E=$abc$15900$n84 Q=control_RAM.addru_read7[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1065 E=$abc$15900$n84 Q=control_RAM.addru_read7[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1051 E=$abc$15900$n84 Q=control_RAM.addru_read7[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1066 E=$abc$15900$n84 Q=control_RAM.addru_read7[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1052 E=$abc$15900$n84 Q=control_RAM.addru_read7[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1053 E=$abc$15900$n84 Q=control_RAM.addru_read7[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1054 E=$abc$15900$n92 Q=control_RAM.addru_read6[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1061 E=$abc$15900$n92 Q=control_RAM.addru_read6[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1055 E=$abc$15900$n92 Q=control_RAM.addru_read6[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1062 E=$abc$15900$n92 Q=control_RAM.addru_read6[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1056 E=$abc$15900$n92 Q=control_RAM.addru_read6[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1057 E=$abc$15900$n92 Q=control_RAM.addru_read6[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1058 E=$abc$15900$n92 Q=control_RAM.addru_read6[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1041 E=$abc$15900$n96 Q=control_RAM.addru_read5[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1059 E=$abc$15900$n96 Q=control_RAM.addru_read5[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1043 E=$abc$15900$n96 Q=control_RAM.addru_read5[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1060 E=$abc$15900$n96 Q=control_RAM.addru_read5[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1045 E=$abc$15900$n96 Q=control_RAM.addru_read5[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1047 E=$abc$15900$n96 Q=control_RAM.addru_read5[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1049 E=$abc$15900$n96 Q=control_RAM.addru_read5[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1054 E=$abc$15900$n106 Q=control_RAM.addru_read3[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1061 E=$abc$15900$n106 Q=control_RAM.addru_read3[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1055 E=$abc$15900$n106 Q=control_RAM.addru_read3[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1062 E=$abc$15900$n106 Q=control_RAM.addru_read3[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1056 E=$abc$15900$n106 Q=control_RAM.addru_read3[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1057 E=$abc$15900$n106 Q=control_RAM.addru_read3[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1058 E=$abc$15900$n106 Q=control_RAM.addru_read3[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1041 E=$abc$15900$n111 Q=control_RAM.addru_read2[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1059 E=$abc$15900$n111 Q=control_RAM.addru_read2[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1043 E=$abc$15900$n111 Q=control_RAM.addru_read2[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1060 E=$abc$15900$n111 Q=control_RAM.addru_read2[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1045 E=$abc$15900$n111 Q=control_RAM.addru_read2[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1047 E=$abc$15900$n111 Q=control_RAM.addru_read2[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1049 E=$abc$15900$n111 Q=control_RAM.addru_read2[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1063 E=$abc$15900$n118 Q=control_RAM.addru_read1[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1064 E=$abc$15900$n118 Q=control_RAM.addru_read1[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1065 E=$abc$15900$n118 Q=control_RAM.addru_read1[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1051 E=$abc$15900$n118 Q=control_RAM.addru_read1[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1066 E=$abc$15900$n118 Q=control_RAM.addru_read1[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1052 E=$abc$15900$n118 Q=control_RAM.addru_read1[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1053 E=$abc$15900$n118 Q=control_RAM.addru_read1[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1054 E=$abc$15900$n123 Q=control_RAM.addru_read0[0]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1061 E=$abc$15900$n123 Q=control_RAM.addru_read0[1]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1055 E=$abc$15900$n123 Q=control_RAM.addru_read0[2]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1062 E=$abc$15900$n123 Q=control_RAM.addru_read0[3]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1056 E=$abc$15900$n123 Q=control_RAM.addru_read0[4]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1057 E=$abc$15900$n123 Q=control_RAM.addru_read0[5]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n1058 E=$abc$15900$n123 Q=control_RAM.addru_read0[6]
.attr src "app.v:95|control_RAM.v:287|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n3 E=$abc$15900$n127 Q=$abc$15900$n10
.attr src "app.v:128|RAMs.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$15900$n5 E=$abc$15900$n127 Q=$abc$15900$n12
.attr src "app.v:128|RAMs.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$15900$n574 Q=RAMs.reg_mask_flag R=rst
.attr src "app.v:128|RAMs.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=Href E=$abc$15900$n1020 Q=RAMs.Href_ant
.attr src "app.v:128|RAMs.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$15900$n578 Q=mask_control.reg_sobel_pulse
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n584 Q=mask_control.count_width_row[0]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$15900$n587 E=$abc$15900$n132 Q=mask_control.count_width_row[1]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$15900$n590 Q=mask_control.count_width_row[2]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n593 Q=mask_control.count_width_row[3]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n596 Q=mask_control.count_width_row[4]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n599 Q=mask_control.count_width_row[5]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n602 Q=mask_control.count_width_row[6]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n605 Q=mask_control.count_width_row[7]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n608 Q=mask_control.count_width_row[8]
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=Href Q=mask_control.Href_ant
.attr src "app.v:169|mask_control.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[0] Q=pixel_order.ou7[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[1] Q=pixel_order.ou7[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[2] Q=pixel_order.ou7[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[3] Q=pixel_order.ou7[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[4] Q=pixel_order.ou7[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[5] Q=pixel_order.ou7[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[6] Q=pixel_order.ou7[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM7.data_out[7] Q=pixel_order.ou7[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[0] Q=pixel_order.ou8[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[1] Q=pixel_order.ou8[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[2] Q=pixel_order.ou8[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[3] Q=pixel_order.ou8[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[4] Q=pixel_order.ou8[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[5] Q=pixel_order.ou8[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[6] Q=pixel_order.ou8[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM8.data_out[7] Q=pixel_order.ou8[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[0] Q=pixel_order.ou6[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[1] Q=pixel_order.ou6[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[2] Q=pixel_order.ou6[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[3] Q=pixel_order.ou6[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[4] Q=pixel_order.ou6[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[5] Q=pixel_order.ou6[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[6] Q=pixel_order.ou6[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM6.data_out[7] Q=pixel_order.ou6[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[0] Q=pixel_order.ou5[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[1] Q=pixel_order.ou5[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[2] Q=pixel_order.ou5[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[3] Q=pixel_order.ou5[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[4] Q=pixel_order.ou5[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[5] Q=pixel_order.ou5[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[6] Q=pixel_order.ou5[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM5.data_out[7] Q=pixel_order.ou5[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[0] Q=pixel_order.ou3[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[1] Q=pixel_order.ou3[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[2] Q=pixel_order.ou3[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[3] Q=pixel_order.ou3[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[4] Q=pixel_order.ou3[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[5] Q=pixel_order.ou3[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[6] Q=pixel_order.ou3[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM3.data_out[7] Q=pixel_order.ou3[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[0] Q=pixel_order.ou2[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[1] Q=pixel_order.ou2[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[2] Q=pixel_order.ou2[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[3] Q=pixel_order.ou2[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[4] Q=pixel_order.ou2[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[5] Q=pixel_order.ou2[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[6] Q=pixel_order.ou2[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM2.data_out[7] Q=pixel_order.ou2[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[0] Q=pixel_order.ou0[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[1] Q=pixel_order.ou0[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[2] Q=pixel_order.ou0[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[3] Q=pixel_order.ou0[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[4] Q=pixel_order.ou0[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[5] Q=pixel_order.ou0[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[6] Q=pixel_order.ou0[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM0.data_out[7] Q=pixel_order.ou0[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[0] Q=pixel_order.ou1[0]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[1] Q=pixel_order.ou1[1]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[2] Q=pixel_order.ou1[2]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[3] Q=pixel_order.ou1[3]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[4] Q=pixel_order.ou1[4]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[5] Q=pixel_order.ou1[5]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[6] Q=pixel_order.ou1[6]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=RAMs.RAM1.data_out[7] Q=pixel_order.ou1[7]
.attr src "app.v:188|pixel_order.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n211 Q=control_uart.state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n277 Q=control_uart.state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n1022 Q=control_uart.state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n214 Q=control_uart.state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n1026 Q=control_uart.state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$15900$n811 Q=control_uart.transmit R=rst
.attr src "app.v:215|control_uart.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$15900$n7 E=$abc$15900$n135 Q=$abc$15900$n14
.attr src "app.v:215|control_uart.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=VSYNC Q=control_uart.VSYNC_ant R=rst
.attr src "app.v:215|control_uart.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$15900$n814 E=$abc$15900$n1020 Q=control_uart.cena R=$abc$15900$n17
.attr src "app.v:215|control_uart.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n813 E=$abc$15900$n1020 Q=control_uart.uart_flag R=$abc$15900$n17
.attr src "app.v:215|control_uart.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=control_uart.state[3] Q=control_uart.start
.attr src "app.v:215|control_uart.v:157|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n816 Q=control_uart.data_r[0]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n818 Q=control_uart.data_r[1]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n820 Q=control_uart.data_r[2]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n822 Q=control_uart.data_r[3]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n824 Q=control_uart.data_r[4]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n826 Q=control_uart.data_r[5]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n828 Q=control_uart.data_r[6]
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=control_uart.data[7] Q=control_uart.data_r[7] R=control_uart.new_img
.attr src "app.v:215|control_uart.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$15900$n830 E=$abc$15900$n138 Q=control_uart.car_count[0] R=rst
.attr src "app.v:215|control_uart.v:214|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n832 E=$abc$15900$n143 Q=control_uart.car_count[1] R=rst
.attr src "app.v:215|control_uart.v:214|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n834 E=$abc$15900$n138 Q=control_uart.car_count[2] R=rst
.attr src "app.v:215|control_uart.v:214|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n836 E=$abc$15900$n138 Q=control_uart.car_count[3] R=rst
.attr src "app.v:215|control_uart.v:214|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n838 E=$abc$15900$n138 Q=control_uart.car_count[4] R=rst
.attr src "app.v:215|control_uart.v:214|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$15900$n270 Q=control_uart.ready
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n266 Q=control_uart.uart_tx.state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$15900$n1024 Q=control_uart.uart_tx.load
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=control_uart.data_r[0] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[0] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[1] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[1] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[2] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[2] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[3] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[3] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[4] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[4] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[5] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[5] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[6] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[6] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=control_uart.data_r[7] E=$abc$15900$n146 Q=control_uart.uart_tx.data_r[7] R=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=control_uart.start Q=control_uart.uart_tx.start_r
.attr src "app.v:215|control_uart.v:42|uart_tx.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$15900$n869 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[0] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n871 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[1] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n874 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[2] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n877 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[3] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n880 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[4] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n883 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[5] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n886 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[6] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n889 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[7] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n892 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[8] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$15900$n894 E=$abc$15900$n149 Q=control_uart.uart_tx.shifter[9] S=rst
.attr src "app.v:215|control_uart.v:42|uart_tx.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1825[0] E=$abc$15900$n155 Q=control_uart.uart_tx.bitc[0] R=control_uart.uart_tx.load
.attr src "app.v:215|control_uart.v:42|uart_tx.v:92|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$15900$n902 E=$abc$15900$n156 Q=control_uart.uart_tx.bitc[1] R=control_uart.uart_tx.load
.attr src "app.v:215|control_uart.v:42|uart_tx.v:92|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1825[2] E=$abc$15900$n155 Q=control_uart.uart_tx.bitc[2] R=control_uart.uart_tx.load
.attr src "app.v:215|control_uart.v:42|uart_tx.v:92|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:347:run$1825[3] E=$abc$15900$n155 Q=control_uart.uart_tx.bitc[3] R=control_uart.uart_tx.load
.attr src "app.v:215|control_uart.v:42|uart_tx.v:92|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=control_uart.uart_tx.shifter[0] Q=control_uart.uart_tx.tx
.attr src "app.v:215|control_uart.v:42|uart_tx.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n457 RADDR[1]=$abc$15900$n460 RADDR[2]=$abc$15900$n463 RADDR[3]=$abc$15900$n466 RADDR[4]=$abc$15900$n469 RADDR[5]=$abc$15900$n472 RADDR[6]=$abc$15900$n475 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM0.data_out[0] RDATA[1]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM0.data_out[1] RDATA[3]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM0.data_out[2] RDATA[5]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM0.data_out[3] RDATA[7]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM0.data_out[4] RDATA[9]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM0.data_out[5] RDATA[11]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM0.data_out[6] RDATA[13]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM0.data_out[7] RDATA[15]=$techmap2053\RAMs.RAM0.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write0[0] WADDR[1]=control_RAM.addru_write0[1] WADDR[2]=control_RAM.addru_write0[2] WADDR[3]=control_RAM.addru_write0[3] WADDR[4]=control_RAM.addru_write0[4] WADDR[5]=control_RAM.addru_write0[5] WADDR[6]=control_RAM.addru_write0[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n867 WDATA[0]=control_RAM.ru0[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru0[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru0[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru0[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru0[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru0[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru0[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru0[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n433 RADDR[1]=$abc$15900$n436 RADDR[2]=$abc$15900$n439 RADDR[3]=$abc$15900$n442 RADDR[4]=$abc$15900$n445 RADDR[5]=$abc$15900$n448 RADDR[6]=$abc$15900$n451 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM1.data_out[0] RDATA[1]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM1.data_out[1] RDATA[3]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM1.data_out[2] RDATA[5]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM1.data_out[3] RDATA[7]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM1.data_out[4] RDATA[9]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM1.data_out[5] RDATA[11]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM1.data_out[6] RDATA[13]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM1.data_out[7] RDATA[15]=$techmap2052\RAMs.RAM1.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write1[0] WADDR[1]=control_RAM.addru_write1[1] WADDR[2]=control_RAM.addru_write1[2] WADDR[3]=control_RAM.addru_write1[3] WADDR[4]=control_RAM.addru_write1[4] WADDR[5]=control_RAM.addru_write1[5] WADDR[6]=control_RAM.addru_write1[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n866 WDATA[0]=control_RAM.ru1[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru1[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru1[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru1[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru1[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru1[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru1[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru1[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n549 RADDR[1]=$abc$15900$n552 RADDR[2]=$abc$15900$n555 RADDR[3]=$abc$15900$n558 RADDR[4]=$abc$15900$n561 RADDR[5]=$abc$15900$n564 RADDR[6]=$abc$15900$n567 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM2.data_out[0] RDATA[1]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM2.data_out[1] RDATA[3]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM2.data_out[2] RDATA[5]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM2.data_out[3] RDATA[7]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM2.data_out[4] RDATA[9]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM2.data_out[5] RDATA[11]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM2.data_out[6] RDATA[13]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM2.data_out[7] RDATA[15]=$techmap2051\RAMs.RAM2.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write2[0] WADDR[1]=control_RAM.addru_write2[1] WADDR[2]=control_RAM.addru_write2[2] WADDR[3]=control_RAM.addru_write2[3] WADDR[4]=control_RAM.addru_write2[4] WADDR[5]=control_RAM.addru_write2[5] WADDR[6]=control_RAM.addru_write2[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n865 WDATA[0]=control_RAM.ru2[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru2[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru2[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru2[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru2[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru2[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru2[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru2[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n844 RADDR[1]=$abc$15900$n847 RADDR[2]=$abc$15900$n850 RADDR[3]=$abc$15900$n853 RADDR[4]=$abc$15900$n856 RADDR[5]=$abc$15900$n859 RADDR[6]=$abc$15900$n862 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM3.data_out[0] RDATA[1]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM3.data_out[1] RDATA[3]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM3.data_out[2] RDATA[5]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM3.data_out[3] RDATA[7]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM3.data_out[4] RDATA[9]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM3.data_out[5] RDATA[11]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM3.data_out[6] RDATA[13]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM3.data_out[7] RDATA[15]=$techmap2050\RAMs.RAM3.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write3[0] WADDR[1]=control_RAM.addru_write3[1] WADDR[2]=control_RAM.addru_write3[2] WADDR[3]=control_RAM.addru_write3[3] WADDR[4]=control_RAM.addru_write3[4] WADDR[5]=control_RAM.addru_write3[5] WADDR[6]=control_RAM.addru_write3[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n864 WDATA[0]=control_RAM.ru3[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru3[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru3[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru3[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru3[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru3[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru3[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru3[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n646 RADDR[1]=$abc$15900$n649 RADDR[2]=$abc$15900$n652 RADDR[3]=$abc$15900$n655 RADDR[4]=$abc$15900$n658 RADDR[5]=$abc$15900$n661 RADDR[6]=$abc$15900$n664 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM5.data_out[0] RDATA[1]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM5.data_out[1] RDATA[3]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM5.data_out[2] RDATA[5]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM5.data_out[3] RDATA[7]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM5.data_out[4] RDATA[9]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM5.data_out[5] RDATA[11]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM5.data_out[6] RDATA[13]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM5.data_out[7] RDATA[15]=$techmap2049\RAMs.RAM5.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write5[0] WADDR[1]=control_RAM.addru_write5[1] WADDR[2]=control_RAM.addru_write5[2] WADDR[3]=control_RAM.addru_write5[3] WADDR[4]=control_RAM.addru_write5[4] WADDR[5]=control_RAM.addru_write5[5] WADDR[6]=control_RAM.addru_write5[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n863 WDATA[0]=control_RAM.ru5[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru5[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru5[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru5[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru5[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru5[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru5[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru5[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n667 RADDR[1]=$abc$15900$n670 RADDR[2]=$abc$15900$n673 RADDR[3]=$abc$15900$n676 RADDR[4]=$abc$15900$n679 RADDR[5]=$abc$15900$n682 RADDR[6]=$abc$15900$n685 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM6.data_out[0] RDATA[1]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM6.data_out[1] RDATA[3]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM6.data_out[2] RDATA[5]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM6.data_out[3] RDATA[7]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM6.data_out[4] RDATA[9]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM6.data_out[5] RDATA[11]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM6.data_out[6] RDATA[13]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM6.data_out[7] RDATA[15]=$techmap2048\RAMs.RAM6.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write6[0] WADDR[1]=control_RAM.addru_write6[1] WADDR[2]=control_RAM.addru_write6[2] WADDR[3]=control_RAM.addru_write6[3] WADDR[4]=control_RAM.addru_write6[4] WADDR[5]=control_RAM.addru_write6[5] WADDR[6]=control_RAM.addru_write6[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n841 WDATA[0]=control_RAM.ru6[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru6[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru6[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru6[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru6[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru6[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru6[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru6[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n688 RADDR[1]=$abc$15900$n691 RADDR[2]=$abc$15900$n694 RADDR[3]=$abc$15900$n697 RADDR[4]=$abc$15900$n700 RADDR[5]=$abc$15900$n703 RADDR[6]=$abc$15900$n706 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM7.data_out[0] RDATA[1]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM7.data_out[1] RDATA[3]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM7.data_out[2] RDATA[5]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM7.data_out[3] RDATA[7]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM7.data_out[4] RDATA[9]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM7.data_out[5] RDATA[11]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM7.data_out[6] RDATA[13]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM7.data_out[7] RDATA[15]=$techmap2047\RAMs.RAM7.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write7[0] WADDR[1]=control_RAM.addru_write7[1] WADDR[2]=control_RAM.addru_write7[2] WADDR[3]=control_RAM.addru_write7[3] WADDR[4]=control_RAM.addru_write7[4] WADDR[5]=control_RAM.addru_write7[5] WADDR[6]=control_RAM.addru_write7[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n840 WDATA[0]=control_RAM.ru7[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru7[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru7[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru7[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru7[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru7[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru7[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru7[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$15900$n709 RADDR[1]=$abc$15900$n712 RADDR[2]=$abc$15900$n715 RADDR[3]=$abc$15900$n718 RADDR[4]=$abc$15900$n721 RADDR[5]=$abc$15900$n724 RADDR[6]=$abc$15900$n727 RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=RAMs.RAM8.data_out[0] RDATA[1]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[1] RDATA[2]=RAMs.RAM8.data_out[1] RDATA[3]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[3] RDATA[4]=RAMs.RAM8.data_out[2] RDATA[5]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[5] RDATA[6]=RAMs.RAM8.data_out[3] RDATA[7]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[7] RDATA[8]=RAMs.RAM8.data_out[4] RDATA[9]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[9] RDATA[10]=RAMs.RAM8.data_out[5] RDATA[11]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[11] RDATA[12]=RAMs.RAM8.data_out[6] RDATA[13]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[13] RDATA[14]=RAMs.RAM8.data_out[7] RDATA[15]=$techmap2046\RAMs.RAM8.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=control_RAM.addru_write8[0] WADDR[1]=control_RAM.addru_write8[1] WADDR[2]=control_RAM.addru_write8[2] WADDR[3]=control_RAM.addru_write8[3] WADDR[4]=control_RAM.addru_write8[4] WADDR[5]=control_RAM.addru_write8[5] WADDR[6]=control_RAM.addru_write8[6] WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$15900$n839 WDATA[0]=control_RAM.ru8[0] WDATA[1]=$undef WDATA[2]=control_RAM.ru8[1] WDATA[3]=$undef WDATA[4]=control_RAM.ru8[2] WDATA[5]=$undef WDATA[6]=control_RAM.ru8[3] WDATA[7]=$undef WDATA[8]=control_RAM.ru8[4] WDATA[9]=$undef WDATA[10]=control_RAM.ru8[5] WDATA[11]=$undef WDATA[12]=control_RAM.ru8[6] WDATA[13]=$undef WDATA[14]=control_RAM.ru8[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_2 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_4 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_5 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_6 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_7 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.names control_RAM.RAM_flag_reg RAM_flag
1 1
.names Href RAMs.Href
1 1
.names control_RAM.addru_read0[0] RAMs.RAM0.addr_read[0]
1 1
.names control_RAM.addru_read0[1] RAMs.RAM0.addr_read[1]
1 1
.names control_RAM.addru_read0[2] RAMs.RAM0.addr_read[2]
1 1
.names control_RAM.addru_read0[3] RAMs.RAM0.addr_read[3]
1 1
.names control_RAM.addru_read0[4] RAMs.RAM0.addr_read[4]
1 1
.names control_RAM.addru_read0[5] RAMs.RAM0.addr_read[5]
1 1
.names control_RAM.addru_read0[6] RAMs.RAM0.addr_read[6]
1 1
.names control_RAM.addru_write0[0] RAMs.RAM0.addr_write[0]
1 1
.names control_RAM.addru_write0[1] RAMs.RAM0.addr_write[1]
1 1
.names control_RAM.addru_write0[2] RAMs.RAM0.addr_write[2]
1 1
.names control_RAM.addru_write0[3] RAMs.RAM0.addr_write[3]
1 1
.names control_RAM.addru_write0[4] RAMs.RAM0.addr_write[4]
1 1
.names control_RAM.addru_write0[5] RAMs.RAM0.addr_write[5]
1 1
.names control_RAM.addru_write0[6] RAMs.RAM0.addr_write[6]
1 1
.names clk RAMs.RAM0.clk
1 1
.names control_RAM.ru0[0] RAMs.RAM0.data_in[0]
1 1
.names control_RAM.ru0[1] RAMs.RAM0.data_in[1]
1 1
.names control_RAM.ru0[2] RAMs.RAM0.data_in[2]
1 1
.names control_RAM.ru0[3] RAMs.RAM0.data_in[3]
1 1
.names control_RAM.ru0[4] RAMs.RAM0.data_in[4]
1 1
.names control_RAM.ru0[5] RAMs.RAM0.data_in[5]
1 1
.names control_RAM.ru0[6] RAMs.RAM0.data_in[6]
1 1
.names control_RAM.ru0[7] RAMs.RAM0.data_in[7]
1 1
.names control_RAM.addru_read1[0] RAMs.RAM1.addr_read[0]
1 1
.names control_RAM.addru_read1[1] RAMs.RAM1.addr_read[1]
1 1
.names control_RAM.addru_read1[2] RAMs.RAM1.addr_read[2]
1 1
.names control_RAM.addru_read1[3] RAMs.RAM1.addr_read[3]
1 1
.names control_RAM.addru_read1[4] RAMs.RAM1.addr_read[4]
1 1
.names control_RAM.addru_read1[5] RAMs.RAM1.addr_read[5]
1 1
.names control_RAM.addru_read1[6] RAMs.RAM1.addr_read[6]
1 1
.names control_RAM.addru_write1[0] RAMs.RAM1.addr_write[0]
1 1
.names control_RAM.addru_write1[1] RAMs.RAM1.addr_write[1]
1 1
.names control_RAM.addru_write1[2] RAMs.RAM1.addr_write[2]
1 1
.names control_RAM.addru_write1[3] RAMs.RAM1.addr_write[3]
1 1
.names control_RAM.addru_write1[4] RAMs.RAM1.addr_write[4]
1 1
.names control_RAM.addru_write1[5] RAMs.RAM1.addr_write[5]
1 1
.names control_RAM.addru_write1[6] RAMs.RAM1.addr_write[6]
1 1
.names clk RAMs.RAM1.clk
1 1
.names control_RAM.ru1[0] RAMs.RAM1.data_in[0]
1 1
.names control_RAM.ru1[1] RAMs.RAM1.data_in[1]
1 1
.names control_RAM.ru1[2] RAMs.RAM1.data_in[2]
1 1
.names control_RAM.ru1[3] RAMs.RAM1.data_in[3]
1 1
.names control_RAM.ru1[4] RAMs.RAM1.data_in[4]
1 1
.names control_RAM.ru1[5] RAMs.RAM1.data_in[5]
1 1
.names control_RAM.ru1[6] RAMs.RAM1.data_in[6]
1 1
.names control_RAM.ru1[7] RAMs.RAM1.data_in[7]
1 1
.names clk RAMs.RAM10.clk
1 1
.names clk RAMs.RAM11.clk
1 1
.names control_RAM.addru_read2[0] RAMs.RAM2.addr_read[0]
1 1
.names control_RAM.addru_read2[1] RAMs.RAM2.addr_read[1]
1 1
.names control_RAM.addru_read2[2] RAMs.RAM2.addr_read[2]
1 1
.names control_RAM.addru_read2[3] RAMs.RAM2.addr_read[3]
1 1
.names control_RAM.addru_read2[4] RAMs.RAM2.addr_read[4]
1 1
.names control_RAM.addru_read2[5] RAMs.RAM2.addr_read[5]
1 1
.names control_RAM.addru_read2[6] RAMs.RAM2.addr_read[6]
1 1
.names control_RAM.addru_write2[0] RAMs.RAM2.addr_write[0]
1 1
.names control_RAM.addru_write2[1] RAMs.RAM2.addr_write[1]
1 1
.names control_RAM.addru_write2[2] RAMs.RAM2.addr_write[2]
1 1
.names control_RAM.addru_write2[3] RAMs.RAM2.addr_write[3]
1 1
.names control_RAM.addru_write2[4] RAMs.RAM2.addr_write[4]
1 1
.names control_RAM.addru_write2[5] RAMs.RAM2.addr_write[5]
1 1
.names control_RAM.addru_write2[6] RAMs.RAM2.addr_write[6]
1 1
.names clk RAMs.RAM2.clk
1 1
.names control_RAM.ru2[0] RAMs.RAM2.data_in[0]
1 1
.names control_RAM.ru2[1] RAMs.RAM2.data_in[1]
1 1
.names control_RAM.ru2[2] RAMs.RAM2.data_in[2]
1 1
.names control_RAM.ru2[3] RAMs.RAM2.data_in[3]
1 1
.names control_RAM.ru2[4] RAMs.RAM2.data_in[4]
1 1
.names control_RAM.ru2[5] RAMs.RAM2.data_in[5]
1 1
.names control_RAM.ru2[6] RAMs.RAM2.data_in[6]
1 1
.names control_RAM.ru2[7] RAMs.RAM2.data_in[7]
1 1
.names control_RAM.addru_read3[0] RAMs.RAM3.addr_read[0]
1 1
.names control_RAM.addru_read3[1] RAMs.RAM3.addr_read[1]
1 1
.names control_RAM.addru_read3[2] RAMs.RAM3.addr_read[2]
1 1
.names control_RAM.addru_read3[3] RAMs.RAM3.addr_read[3]
1 1
.names control_RAM.addru_read3[4] RAMs.RAM3.addr_read[4]
1 1
.names control_RAM.addru_read3[5] RAMs.RAM3.addr_read[5]
1 1
.names control_RAM.addru_read3[6] RAMs.RAM3.addr_read[6]
1 1
.names control_RAM.addru_write3[0] RAMs.RAM3.addr_write[0]
1 1
.names control_RAM.addru_write3[1] RAMs.RAM3.addr_write[1]
1 1
.names control_RAM.addru_write3[2] RAMs.RAM3.addr_write[2]
1 1
.names control_RAM.addru_write3[3] RAMs.RAM3.addr_write[3]
1 1
.names control_RAM.addru_write3[4] RAMs.RAM3.addr_write[4]
1 1
.names control_RAM.addru_write3[5] RAMs.RAM3.addr_write[5]
1 1
.names control_RAM.addru_write3[6] RAMs.RAM3.addr_write[6]
1 1
.names clk RAMs.RAM3.clk
1 1
.names control_RAM.ru3[0] RAMs.RAM3.data_in[0]
1 1
.names control_RAM.ru3[1] RAMs.RAM3.data_in[1]
1 1
.names control_RAM.ru3[2] RAMs.RAM3.data_in[2]
1 1
.names control_RAM.ru3[3] RAMs.RAM3.data_in[3]
1 1
.names control_RAM.ru3[4] RAMs.RAM3.data_in[4]
1 1
.names control_RAM.ru3[5] RAMs.RAM3.data_in[5]
1 1
.names control_RAM.ru3[6] RAMs.RAM3.data_in[6]
1 1
.names control_RAM.ru3[7] RAMs.RAM3.data_in[7]
1 1
.names clk RAMs.RAM4.clk
1 1
.names control_RAM.addru_read5[0] RAMs.RAM5.addr_read[0]
1 1
.names control_RAM.addru_read5[1] RAMs.RAM5.addr_read[1]
1 1
.names control_RAM.addru_read5[2] RAMs.RAM5.addr_read[2]
1 1
.names control_RAM.addru_read5[3] RAMs.RAM5.addr_read[3]
1 1
.names control_RAM.addru_read5[4] RAMs.RAM5.addr_read[4]
1 1
.names control_RAM.addru_read5[5] RAMs.RAM5.addr_read[5]
1 1
.names control_RAM.addru_read5[6] RAMs.RAM5.addr_read[6]
1 1
.names control_RAM.addru_write5[0] RAMs.RAM5.addr_write[0]
1 1
.names control_RAM.addru_write5[1] RAMs.RAM5.addr_write[1]
1 1
.names control_RAM.addru_write5[2] RAMs.RAM5.addr_write[2]
1 1
.names control_RAM.addru_write5[3] RAMs.RAM5.addr_write[3]
1 1
.names control_RAM.addru_write5[4] RAMs.RAM5.addr_write[4]
1 1
.names control_RAM.addru_write5[5] RAMs.RAM5.addr_write[5]
1 1
.names control_RAM.addru_write5[6] RAMs.RAM5.addr_write[6]
1 1
.names clk RAMs.RAM5.clk
1 1
.names control_RAM.ru5[0] RAMs.RAM5.data_in[0]
1 1
.names control_RAM.ru5[1] RAMs.RAM5.data_in[1]
1 1
.names control_RAM.ru5[2] RAMs.RAM5.data_in[2]
1 1
.names control_RAM.ru5[3] RAMs.RAM5.data_in[3]
1 1
.names control_RAM.ru5[4] RAMs.RAM5.data_in[4]
1 1
.names control_RAM.ru5[5] RAMs.RAM5.data_in[5]
1 1
.names control_RAM.ru5[6] RAMs.RAM5.data_in[6]
1 1
.names control_RAM.ru5[7] RAMs.RAM5.data_in[7]
1 1
.names control_RAM.addru_read6[0] RAMs.RAM6.addr_read[0]
1 1
.names control_RAM.addru_read6[1] RAMs.RAM6.addr_read[1]
1 1
.names control_RAM.addru_read6[2] RAMs.RAM6.addr_read[2]
1 1
.names control_RAM.addru_read6[3] RAMs.RAM6.addr_read[3]
1 1
.names control_RAM.addru_read6[4] RAMs.RAM6.addr_read[4]
1 1
.names control_RAM.addru_read6[5] RAMs.RAM6.addr_read[5]
1 1
.names control_RAM.addru_read6[6] RAMs.RAM6.addr_read[6]
1 1
.names control_RAM.addru_write6[0] RAMs.RAM6.addr_write[0]
1 1
.names control_RAM.addru_write6[1] RAMs.RAM6.addr_write[1]
1 1
.names control_RAM.addru_write6[2] RAMs.RAM6.addr_write[2]
1 1
.names control_RAM.addru_write6[3] RAMs.RAM6.addr_write[3]
1 1
.names control_RAM.addru_write6[4] RAMs.RAM6.addr_write[4]
1 1
.names control_RAM.addru_write6[5] RAMs.RAM6.addr_write[5]
1 1
.names control_RAM.addru_write6[6] RAMs.RAM6.addr_write[6]
1 1
.names clk RAMs.RAM6.clk
1 1
.names control_RAM.ru6[0] RAMs.RAM6.data_in[0]
1 1
.names control_RAM.ru6[1] RAMs.RAM6.data_in[1]
1 1
.names control_RAM.ru6[2] RAMs.RAM6.data_in[2]
1 1
.names control_RAM.ru6[3] RAMs.RAM6.data_in[3]
1 1
.names control_RAM.ru6[4] RAMs.RAM6.data_in[4]
1 1
.names control_RAM.ru6[5] RAMs.RAM6.data_in[5]
1 1
.names control_RAM.ru6[6] RAMs.RAM6.data_in[6]
1 1
.names control_RAM.ru6[7] RAMs.RAM6.data_in[7]
1 1
.names control_RAM.addru_read7[0] RAMs.RAM7.addr_read[0]
1 1
.names control_RAM.addru_read7[1] RAMs.RAM7.addr_read[1]
1 1
.names control_RAM.addru_read7[2] RAMs.RAM7.addr_read[2]
1 1
.names control_RAM.addru_read7[3] RAMs.RAM7.addr_read[3]
1 1
.names control_RAM.addru_read7[4] RAMs.RAM7.addr_read[4]
1 1
.names control_RAM.addru_read7[5] RAMs.RAM7.addr_read[5]
1 1
.names control_RAM.addru_read7[6] RAMs.RAM7.addr_read[6]
1 1
.names control_RAM.addru_write7[0] RAMs.RAM7.addr_write[0]
1 1
.names control_RAM.addru_write7[1] RAMs.RAM7.addr_write[1]
1 1
.names control_RAM.addru_write7[2] RAMs.RAM7.addr_write[2]
1 1
.names control_RAM.addru_write7[3] RAMs.RAM7.addr_write[3]
1 1
.names control_RAM.addru_write7[4] RAMs.RAM7.addr_write[4]
1 1
.names control_RAM.addru_write7[5] RAMs.RAM7.addr_write[5]
1 1
.names control_RAM.addru_write7[6] RAMs.RAM7.addr_write[6]
1 1
.names clk RAMs.RAM7.clk
1 1
.names control_RAM.ru7[0] RAMs.RAM7.data_in[0]
1 1
.names control_RAM.ru7[1] RAMs.RAM7.data_in[1]
1 1
.names control_RAM.ru7[2] RAMs.RAM7.data_in[2]
1 1
.names control_RAM.ru7[3] RAMs.RAM7.data_in[3]
1 1
.names control_RAM.ru7[4] RAMs.RAM7.data_in[4]
1 1
.names control_RAM.ru7[5] RAMs.RAM7.data_in[5]
1 1
.names control_RAM.ru7[6] RAMs.RAM7.data_in[6]
1 1
.names control_RAM.ru7[7] RAMs.RAM7.data_in[7]
1 1
.names control_RAM.addru_read8[0] RAMs.RAM8.addr_read[0]
1 1
.names control_RAM.addru_read8[1] RAMs.RAM8.addr_read[1]
1 1
.names control_RAM.addru_read8[2] RAMs.RAM8.addr_read[2]
1 1
.names control_RAM.addru_read8[3] RAMs.RAM8.addr_read[3]
1 1
.names control_RAM.addru_read8[4] RAMs.RAM8.addr_read[4]
1 1
.names control_RAM.addru_read8[5] RAMs.RAM8.addr_read[5]
1 1
.names control_RAM.addru_read8[6] RAMs.RAM8.addr_read[6]
1 1
.names control_RAM.addru_write8[0] RAMs.RAM8.addr_write[0]
1 1
.names control_RAM.addru_write8[1] RAMs.RAM8.addr_write[1]
1 1
.names control_RAM.addru_write8[2] RAMs.RAM8.addr_write[2]
1 1
.names control_RAM.addru_write8[3] RAMs.RAM8.addr_write[3]
1 1
.names control_RAM.addru_write8[4] RAMs.RAM8.addr_write[4]
1 1
.names control_RAM.addru_write8[5] RAMs.RAM8.addr_write[5]
1 1
.names control_RAM.addru_write8[6] RAMs.RAM8.addr_write[6]
1 1
.names clk RAMs.RAM8.clk
1 1
.names control_RAM.ru8[0] RAMs.RAM8.data_in[0]
1 1
.names control_RAM.ru8[1] RAMs.RAM8.data_in[1]
1 1
.names control_RAM.ru8[2] RAMs.RAM8.data_in[2]
1 1
.names control_RAM.ru8[3] RAMs.RAM8.data_in[3]
1 1
.names control_RAM.ru8[4] RAMs.RAM8.data_in[4]
1 1
.names control_RAM.ru8[5] RAMs.RAM8.data_in[5]
1 1
.names control_RAM.ru8[6] RAMs.RAM8.data_in[6]
1 1
.names control_RAM.ru8[7] RAMs.RAM8.data_in[7]
1 1
.names clk RAMs.RAM9.clk
1 1
.names control_RAM.RAM_flag_reg RAMs.RAM_flag
1 1
.names VSYNC RAMs.VSYNC
1 1
.names control_uart.VSYNC_ant RAMs.VSYNC_ant
1 1
.names control_RAM.addru_read0[0] RAMs.addr_read0[0]
1 1
.names control_RAM.addru_read0[1] RAMs.addr_read0[1]
1 1
.names control_RAM.addru_read0[2] RAMs.addr_read0[2]
1 1
.names control_RAM.addru_read0[3] RAMs.addr_read0[3]
1 1
.names control_RAM.addru_read0[4] RAMs.addr_read0[4]
1 1
.names control_RAM.addru_read0[5] RAMs.addr_read0[5]
1 1
.names control_RAM.addru_read0[6] RAMs.addr_read0[6]
1 1
.names control_RAM.addru_read1[0] RAMs.addr_read1[0]
1 1
.names control_RAM.addru_read1[1] RAMs.addr_read1[1]
1 1
.names control_RAM.addru_read1[2] RAMs.addr_read1[2]
1 1
.names control_RAM.addru_read1[3] RAMs.addr_read1[3]
1 1
.names control_RAM.addru_read1[4] RAMs.addr_read1[4]
1 1
.names control_RAM.addru_read1[5] RAMs.addr_read1[5]
1 1
.names control_RAM.addru_read1[6] RAMs.addr_read1[6]
1 1
.names control_RAM.addru_read2[0] RAMs.addr_read2[0]
1 1
.names control_RAM.addru_read2[1] RAMs.addr_read2[1]
1 1
.names control_RAM.addru_read2[2] RAMs.addr_read2[2]
1 1
.names control_RAM.addru_read2[3] RAMs.addr_read2[3]
1 1
.names control_RAM.addru_read2[4] RAMs.addr_read2[4]
1 1
.names control_RAM.addru_read2[5] RAMs.addr_read2[5]
1 1
.names control_RAM.addru_read2[6] RAMs.addr_read2[6]
1 1
.names control_RAM.addru_read3[0] RAMs.addr_read3[0]
1 1
.names control_RAM.addru_read3[1] RAMs.addr_read3[1]
1 1
.names control_RAM.addru_read3[2] RAMs.addr_read3[2]
1 1
.names control_RAM.addru_read3[3] RAMs.addr_read3[3]
1 1
.names control_RAM.addru_read3[4] RAMs.addr_read3[4]
1 1
.names control_RAM.addru_read3[5] RAMs.addr_read3[5]
1 1
.names control_RAM.addru_read3[6] RAMs.addr_read3[6]
1 1
.names control_RAM.addru_read5[0] RAMs.addr_read5[0]
1 1
.names control_RAM.addru_read5[1] RAMs.addr_read5[1]
1 1
.names control_RAM.addru_read5[2] RAMs.addr_read5[2]
1 1
.names control_RAM.addru_read5[3] RAMs.addr_read5[3]
1 1
.names control_RAM.addru_read5[4] RAMs.addr_read5[4]
1 1
.names control_RAM.addru_read5[5] RAMs.addr_read5[5]
1 1
.names control_RAM.addru_read5[6] RAMs.addr_read5[6]
1 1
.names control_RAM.addru_read6[0] RAMs.addr_read6[0]
1 1
.names control_RAM.addru_read6[1] RAMs.addr_read6[1]
1 1
.names control_RAM.addru_read6[2] RAMs.addr_read6[2]
1 1
.names control_RAM.addru_read6[3] RAMs.addr_read6[3]
1 1
.names control_RAM.addru_read6[4] RAMs.addr_read6[4]
1 1
.names control_RAM.addru_read6[5] RAMs.addr_read6[5]
1 1
.names control_RAM.addru_read6[6] RAMs.addr_read6[6]
1 1
.names control_RAM.addru_read7[0] RAMs.addr_read7[0]
1 1
.names control_RAM.addru_read7[1] RAMs.addr_read7[1]
1 1
.names control_RAM.addru_read7[2] RAMs.addr_read7[2]
1 1
.names control_RAM.addru_read7[3] RAMs.addr_read7[3]
1 1
.names control_RAM.addru_read7[4] RAMs.addr_read7[4]
1 1
.names control_RAM.addru_read7[5] RAMs.addr_read7[5]
1 1
.names control_RAM.addru_read7[6] RAMs.addr_read7[6]
1 1
.names control_RAM.addru_read8[0] RAMs.addr_read8[0]
1 1
.names control_RAM.addru_read8[1] RAMs.addr_read8[1]
1 1
.names control_RAM.addru_read8[2] RAMs.addr_read8[2]
1 1
.names control_RAM.addru_read8[3] RAMs.addr_read8[3]
1 1
.names control_RAM.addru_read8[4] RAMs.addr_read8[4]
1 1
.names control_RAM.addru_read8[5] RAMs.addr_read8[5]
1 1
.names control_RAM.addru_read8[6] RAMs.addr_read8[6]
1 1
.names control_RAM.addru_write0[0] RAMs.addr_write0[0]
1 1
.names control_RAM.addru_write0[1] RAMs.addr_write0[1]
1 1
.names control_RAM.addru_write0[2] RAMs.addr_write0[2]
1 1
.names control_RAM.addru_write0[3] RAMs.addr_write0[3]
1 1
.names control_RAM.addru_write0[4] RAMs.addr_write0[4]
1 1
.names control_RAM.addru_write0[5] RAMs.addr_write0[5]
1 1
.names control_RAM.addru_write0[6] RAMs.addr_write0[6]
1 1
.names control_RAM.addru_write1[0] RAMs.addr_write1[0]
1 1
.names control_RAM.addru_write1[1] RAMs.addr_write1[1]
1 1
.names control_RAM.addru_write1[2] RAMs.addr_write1[2]
1 1
.names control_RAM.addru_write1[3] RAMs.addr_write1[3]
1 1
.names control_RAM.addru_write1[4] RAMs.addr_write1[4]
1 1
.names control_RAM.addru_write1[5] RAMs.addr_write1[5]
1 1
.names control_RAM.addru_write1[6] RAMs.addr_write1[6]
1 1
.names control_RAM.addru_write2[0] RAMs.addr_write2[0]
1 1
.names control_RAM.addru_write2[1] RAMs.addr_write2[1]
1 1
.names control_RAM.addru_write2[2] RAMs.addr_write2[2]
1 1
.names control_RAM.addru_write2[3] RAMs.addr_write2[3]
1 1
.names control_RAM.addru_write2[4] RAMs.addr_write2[4]
1 1
.names control_RAM.addru_write2[5] RAMs.addr_write2[5]
1 1
.names control_RAM.addru_write2[6] RAMs.addr_write2[6]
1 1
.names control_RAM.addru_write3[0] RAMs.addr_write3[0]
1 1
.names control_RAM.addru_write3[1] RAMs.addr_write3[1]
1 1
.names control_RAM.addru_write3[2] RAMs.addr_write3[2]
1 1
.names control_RAM.addru_write3[3] RAMs.addr_write3[3]
1 1
.names control_RAM.addru_write3[4] RAMs.addr_write3[4]
1 1
.names control_RAM.addru_write3[5] RAMs.addr_write3[5]
1 1
.names control_RAM.addru_write3[6] RAMs.addr_write3[6]
1 1
.names control_RAM.addru_write5[0] RAMs.addr_write5[0]
1 1
.names control_RAM.addru_write5[1] RAMs.addr_write5[1]
1 1
.names control_RAM.addru_write5[2] RAMs.addr_write5[2]
1 1
.names control_RAM.addru_write5[3] RAMs.addr_write5[3]
1 1
.names control_RAM.addru_write5[4] RAMs.addr_write5[4]
1 1
.names control_RAM.addru_write5[5] RAMs.addr_write5[5]
1 1
.names control_RAM.addru_write5[6] RAMs.addr_write5[6]
1 1
.names control_RAM.addru_write6[0] RAMs.addr_write6[0]
1 1
.names control_RAM.addru_write6[1] RAMs.addr_write6[1]
1 1
.names control_RAM.addru_write6[2] RAMs.addr_write6[2]
1 1
.names control_RAM.addru_write6[3] RAMs.addr_write6[3]
1 1
.names control_RAM.addru_write6[4] RAMs.addr_write6[4]
1 1
.names control_RAM.addru_write6[5] RAMs.addr_write6[5]
1 1
.names control_RAM.addru_write6[6] RAMs.addr_write6[6]
1 1
.names control_RAM.addru_write7[0] RAMs.addr_write7[0]
1 1
.names control_RAM.addru_write7[1] RAMs.addr_write7[1]
1 1
.names control_RAM.addru_write7[2] RAMs.addr_write7[2]
1 1
.names control_RAM.addru_write7[3] RAMs.addr_write7[3]
1 1
.names control_RAM.addru_write7[4] RAMs.addr_write7[4]
1 1
.names control_RAM.addru_write7[5] RAMs.addr_write7[5]
1 1
.names control_RAM.addru_write7[6] RAMs.addr_write7[6]
1 1
.names control_RAM.addru_write8[0] RAMs.addr_write8[0]
1 1
.names control_RAM.addru_write8[1] RAMs.addr_write8[1]
1 1
.names control_RAM.addru_write8[2] RAMs.addr_write8[2]
1 1
.names control_RAM.addru_write8[3] RAMs.addr_write8[3]
1 1
.names control_RAM.addru_write8[4] RAMs.addr_write8[4]
1 1
.names control_RAM.addru_write8[5] RAMs.addr_write8[5]
1 1
.names control_RAM.addru_write8[6] RAMs.addr_write8[6]
1 1
.names clk RAMs.clk
1 1
.names RAMs.RAM0.rw RAMs.in_rw[0]
1 1
.names RAMs.RAM1.rw RAMs.in_rw[1]
1 1
.names RAMs.RAM2.rw RAMs.in_rw[2]
1 1
.names RAMs.RAM3.rw RAMs.in_rw[3]
1 1
.names $undef RAMs.in_rw[4]
1 1
.names RAMs.RAM5.rw RAMs.in_rw[5]
1 1
.names RAMs.RAM6.rw RAMs.in_rw[6]
1 1
.names RAMs.RAM7.rw RAMs.in_rw[7]
1 1
.names RAMs.RAM8.rw RAMs.in_rw[8]
1 1
.names $undef RAMs.in_rw[9]
1 1
.names $undef RAMs.in_rw[10]
1 1
.names $undef RAMs.in_rw[11]
1 1
.names RAMs.reg_mask_flag RAMs.mask_flag
1 1
.names control_RAM.ru0[0] RAMs.r0[0]
1 1
.names control_RAM.ru0[1] RAMs.r0[1]
1 1
.names control_RAM.ru0[2] RAMs.r0[2]
1 1
.names control_RAM.ru0[3] RAMs.r0[3]
1 1
.names control_RAM.ru0[4] RAMs.r0[4]
1 1
.names control_RAM.ru0[5] RAMs.r0[5]
1 1
.names control_RAM.ru0[6] RAMs.r0[6]
1 1
.names control_RAM.ru0[7] RAMs.r0[7]
1 1
.names control_RAM.ru1[0] RAMs.r1[0]
1 1
.names control_RAM.ru1[1] RAMs.r1[1]
1 1
.names control_RAM.ru1[2] RAMs.r1[2]
1 1
.names control_RAM.ru1[3] RAMs.r1[3]
1 1
.names control_RAM.ru1[4] RAMs.r1[4]
1 1
.names control_RAM.ru1[5] RAMs.r1[5]
1 1
.names control_RAM.ru1[6] RAMs.r1[6]
1 1
.names control_RAM.ru1[7] RAMs.r1[7]
1 1
.names control_RAM.ru2[0] RAMs.r2[0]
1 1
.names control_RAM.ru2[1] RAMs.r2[1]
1 1
.names control_RAM.ru2[2] RAMs.r2[2]
1 1
.names control_RAM.ru2[3] RAMs.r2[3]
1 1
.names control_RAM.ru2[4] RAMs.r2[4]
1 1
.names control_RAM.ru2[5] RAMs.r2[5]
1 1
.names control_RAM.ru2[6] RAMs.r2[6]
1 1
.names control_RAM.ru2[7] RAMs.r2[7]
1 1
.names control_RAM.ru3[0] RAMs.r3[0]
1 1
.names control_RAM.ru3[1] RAMs.r3[1]
1 1
.names control_RAM.ru3[2] RAMs.r3[2]
1 1
.names control_RAM.ru3[3] RAMs.r3[3]
1 1
.names control_RAM.ru3[4] RAMs.r3[4]
1 1
.names control_RAM.ru3[5] RAMs.r3[5]
1 1
.names control_RAM.ru3[6] RAMs.r3[6]
1 1
.names control_RAM.ru3[7] RAMs.r3[7]
1 1
.names control_RAM.ru5[0] RAMs.r5[0]
1 1
.names control_RAM.ru5[1] RAMs.r5[1]
1 1
.names control_RAM.ru5[2] RAMs.r5[2]
1 1
.names control_RAM.ru5[3] RAMs.r5[3]
1 1
.names control_RAM.ru5[4] RAMs.r5[4]
1 1
.names control_RAM.ru5[5] RAMs.r5[5]
1 1
.names control_RAM.ru5[6] RAMs.r5[6]
1 1
.names control_RAM.ru5[7] RAMs.r5[7]
1 1
.names control_RAM.ru6[0] RAMs.r6[0]
1 1
.names control_RAM.ru6[1] RAMs.r6[1]
1 1
.names control_RAM.ru6[2] RAMs.r6[2]
1 1
.names control_RAM.ru6[3] RAMs.r6[3]
1 1
.names control_RAM.ru6[4] RAMs.r6[4]
1 1
.names control_RAM.ru6[5] RAMs.r6[5]
1 1
.names control_RAM.ru6[6] RAMs.r6[6]
1 1
.names control_RAM.ru6[7] RAMs.r6[7]
1 1
.names control_RAM.ru7[0] RAMs.r7[0]
1 1
.names control_RAM.ru7[1] RAMs.r7[1]
1 1
.names control_RAM.ru7[2] RAMs.r7[2]
1 1
.names control_RAM.ru7[3] RAMs.r7[3]
1 1
.names control_RAM.ru7[4] RAMs.r7[4]
1 1
.names control_RAM.ru7[5] RAMs.r7[5]
1 1
.names control_RAM.ru7[6] RAMs.r7[6]
1 1
.names control_RAM.ru7[7] RAMs.r7[7]
1 1
.names control_RAM.ru8[0] RAMs.r8[0]
1 1
.names control_RAM.ru8[1] RAMs.r8[1]
1 1
.names control_RAM.ru8[2] RAMs.r8[2]
1 1
.names control_RAM.ru8[3] RAMs.r8[3]
1 1
.names control_RAM.ru8[4] RAMs.r8[4]
1 1
.names control_RAM.ru8[5] RAMs.r8[5]
1 1
.names control_RAM.ru8[6] RAMs.r8[6]
1 1
.names control_RAM.ru8[7] RAMs.r8[7]
1 1
.names RAMs.RAM0.data_out[0] RAMs.ro0[0]
1 1
.names RAMs.RAM0.data_out[1] RAMs.ro0[1]
1 1
.names RAMs.RAM0.data_out[2] RAMs.ro0[2]
1 1
.names RAMs.RAM0.data_out[3] RAMs.ro0[3]
1 1
.names RAMs.RAM0.data_out[4] RAMs.ro0[4]
1 1
.names RAMs.RAM0.data_out[5] RAMs.ro0[5]
1 1
.names RAMs.RAM0.data_out[6] RAMs.ro0[6]
1 1
.names RAMs.RAM0.data_out[7] RAMs.ro0[7]
1 1
.names RAMs.RAM1.data_out[0] RAMs.ro1[0]
1 1
.names RAMs.RAM1.data_out[1] RAMs.ro1[1]
1 1
.names RAMs.RAM1.data_out[2] RAMs.ro1[2]
1 1
.names RAMs.RAM1.data_out[3] RAMs.ro1[3]
1 1
.names RAMs.RAM1.data_out[4] RAMs.ro1[4]
1 1
.names RAMs.RAM1.data_out[5] RAMs.ro1[5]
1 1
.names RAMs.RAM1.data_out[6] RAMs.ro1[6]
1 1
.names RAMs.RAM1.data_out[7] RAMs.ro1[7]
1 1
.names RAMs.RAM2.data_out[0] RAMs.ro2[0]
1 1
.names RAMs.RAM2.data_out[1] RAMs.ro2[1]
1 1
.names RAMs.RAM2.data_out[2] RAMs.ro2[2]
1 1
.names RAMs.RAM2.data_out[3] RAMs.ro2[3]
1 1
.names RAMs.RAM2.data_out[4] RAMs.ro2[4]
1 1
.names RAMs.RAM2.data_out[5] RAMs.ro2[5]
1 1
.names RAMs.RAM2.data_out[6] RAMs.ro2[6]
1 1
.names RAMs.RAM2.data_out[7] RAMs.ro2[7]
1 1
.names RAMs.RAM3.data_out[0] RAMs.ro3[0]
1 1
.names RAMs.RAM3.data_out[1] RAMs.ro3[1]
1 1
.names RAMs.RAM3.data_out[2] RAMs.ro3[2]
1 1
.names RAMs.RAM3.data_out[3] RAMs.ro3[3]
1 1
.names RAMs.RAM3.data_out[4] RAMs.ro3[4]
1 1
.names RAMs.RAM3.data_out[5] RAMs.ro3[5]
1 1
.names RAMs.RAM3.data_out[6] RAMs.ro3[6]
1 1
.names RAMs.RAM3.data_out[7] RAMs.ro3[7]
1 1
.names RAMs.RAM5.data_out[0] RAMs.ro5[0]
1 1
.names RAMs.RAM5.data_out[1] RAMs.ro5[1]
1 1
.names RAMs.RAM5.data_out[2] RAMs.ro5[2]
1 1
.names RAMs.RAM5.data_out[3] RAMs.ro5[3]
1 1
.names RAMs.RAM5.data_out[4] RAMs.ro5[4]
1 1
.names RAMs.RAM5.data_out[5] RAMs.ro5[5]
1 1
.names RAMs.RAM5.data_out[6] RAMs.ro5[6]
1 1
.names RAMs.RAM5.data_out[7] RAMs.ro5[7]
1 1
.names RAMs.RAM6.data_out[0] RAMs.ro6[0]
1 1
.names RAMs.RAM6.data_out[1] RAMs.ro6[1]
1 1
.names RAMs.RAM6.data_out[2] RAMs.ro6[2]
1 1
.names RAMs.RAM6.data_out[3] RAMs.ro6[3]
1 1
.names RAMs.RAM6.data_out[4] RAMs.ro6[4]
1 1
.names RAMs.RAM6.data_out[5] RAMs.ro6[5]
1 1
.names RAMs.RAM6.data_out[6] RAMs.ro6[6]
1 1
.names RAMs.RAM6.data_out[7] RAMs.ro6[7]
1 1
.names RAMs.RAM7.data_out[0] RAMs.ro7[0]
1 1
.names RAMs.RAM7.data_out[1] RAMs.ro7[1]
1 1
.names RAMs.RAM7.data_out[2] RAMs.ro7[2]
1 1
.names RAMs.RAM7.data_out[3] RAMs.ro7[3]
1 1
.names RAMs.RAM7.data_out[4] RAMs.ro7[4]
1 1
.names RAMs.RAM7.data_out[5] RAMs.ro7[5]
1 1
.names RAMs.RAM7.data_out[6] RAMs.ro7[6]
1 1
.names RAMs.RAM7.data_out[7] RAMs.ro7[7]
1 1
.names RAMs.RAM8.data_out[0] RAMs.ro8[0]
1 1
.names RAMs.RAM8.data_out[1] RAMs.ro8[1]
1 1
.names RAMs.RAM8.data_out[2] RAMs.ro8[2]
1 1
.names RAMs.RAM8.data_out[3] RAMs.ro8[3]
1 1
.names RAMs.RAM8.data_out[4] RAMs.ro8[4]
1 1
.names RAMs.RAM8.data_out[5] RAMs.ro8[5]
1 1
.names RAMs.RAM8.data_out[6] RAMs.ro8[6]
1 1
.names RAMs.RAM8.data_out[7] RAMs.ro8[7]
1 1
.names rst RAMs.rst
1 1
.names control_RAM.addru_read0[0] addr_read0[0]
1 1
.names control_RAM.addru_read0[1] addr_read0[1]
1 1
.names control_RAM.addru_read0[2] addr_read0[2]
1 1
.names control_RAM.addru_read0[3] addr_read0[3]
1 1
.names control_RAM.addru_read0[4] addr_read0[4]
1 1
.names control_RAM.addru_read0[5] addr_read0[5]
1 1
.names control_RAM.addru_read0[6] addr_read0[6]
1 1
.names control_RAM.addru_read1[0] addr_read1[0]
1 1
.names control_RAM.addru_read1[1] addr_read1[1]
1 1
.names control_RAM.addru_read1[2] addr_read1[2]
1 1
.names control_RAM.addru_read1[3] addr_read1[3]
1 1
.names control_RAM.addru_read1[4] addr_read1[4]
1 1
.names control_RAM.addru_read1[5] addr_read1[5]
1 1
.names control_RAM.addru_read1[6] addr_read1[6]
1 1
.names control_RAM.addru_read2[0] addr_read2[0]
1 1
.names control_RAM.addru_read2[1] addr_read2[1]
1 1
.names control_RAM.addru_read2[2] addr_read2[2]
1 1
.names control_RAM.addru_read2[3] addr_read2[3]
1 1
.names control_RAM.addru_read2[4] addr_read2[4]
1 1
.names control_RAM.addru_read2[5] addr_read2[5]
1 1
.names control_RAM.addru_read2[6] addr_read2[6]
1 1
.names control_RAM.addru_read3[0] addr_read3[0]
1 1
.names control_RAM.addru_read3[1] addr_read3[1]
1 1
.names control_RAM.addru_read3[2] addr_read3[2]
1 1
.names control_RAM.addru_read3[3] addr_read3[3]
1 1
.names control_RAM.addru_read3[4] addr_read3[4]
1 1
.names control_RAM.addru_read3[5] addr_read3[5]
1 1
.names control_RAM.addru_read3[6] addr_read3[6]
1 1
.names control_RAM.addru_read5[0] addr_read5[0]
1 1
.names control_RAM.addru_read5[1] addr_read5[1]
1 1
.names control_RAM.addru_read5[2] addr_read5[2]
1 1
.names control_RAM.addru_read5[3] addr_read5[3]
1 1
.names control_RAM.addru_read5[4] addr_read5[4]
1 1
.names control_RAM.addru_read5[5] addr_read5[5]
1 1
.names control_RAM.addru_read5[6] addr_read5[6]
1 1
.names control_RAM.addru_read6[0] addr_read6[0]
1 1
.names control_RAM.addru_read6[1] addr_read6[1]
1 1
.names control_RAM.addru_read6[2] addr_read6[2]
1 1
.names control_RAM.addru_read6[3] addr_read6[3]
1 1
.names control_RAM.addru_read6[4] addr_read6[4]
1 1
.names control_RAM.addru_read6[5] addr_read6[5]
1 1
.names control_RAM.addru_read6[6] addr_read6[6]
1 1
.names control_RAM.addru_read7[0] addr_read7[0]
1 1
.names control_RAM.addru_read7[1] addr_read7[1]
1 1
.names control_RAM.addru_read7[2] addr_read7[2]
1 1
.names control_RAM.addru_read7[3] addr_read7[3]
1 1
.names control_RAM.addru_read7[4] addr_read7[4]
1 1
.names control_RAM.addru_read7[5] addr_read7[5]
1 1
.names control_RAM.addru_read7[6] addr_read7[6]
1 1
.names control_RAM.addru_read8[0] addr_read8[0]
1 1
.names control_RAM.addru_read8[1] addr_read8[1]
1 1
.names control_RAM.addru_read8[2] addr_read8[2]
1 1
.names control_RAM.addru_read8[3] addr_read8[3]
1 1
.names control_RAM.addru_read8[4] addr_read8[4]
1 1
.names control_RAM.addru_read8[5] addr_read8[5]
1 1
.names control_RAM.addru_read8[6] addr_read8[6]
1 1
.names control_RAM.addru_write0[0] addr_write0[0]
1 1
.names control_RAM.addru_write0[1] addr_write0[1]
1 1
.names control_RAM.addru_write0[2] addr_write0[2]
1 1
.names control_RAM.addru_write0[3] addr_write0[3]
1 1
.names control_RAM.addru_write0[4] addr_write0[4]
1 1
.names control_RAM.addru_write0[5] addr_write0[5]
1 1
.names control_RAM.addru_write0[6] addr_write0[6]
1 1
.names control_RAM.addru_write1[0] addr_write1[0]
1 1
.names control_RAM.addru_write1[1] addr_write1[1]
1 1
.names control_RAM.addru_write1[2] addr_write1[2]
1 1
.names control_RAM.addru_write1[3] addr_write1[3]
1 1
.names control_RAM.addru_write1[4] addr_write1[4]
1 1
.names control_RAM.addru_write1[5] addr_write1[5]
1 1
.names control_RAM.addru_write1[6] addr_write1[6]
1 1
.names control_RAM.addru_write2[0] addr_write2[0]
1 1
.names control_RAM.addru_write2[1] addr_write2[1]
1 1
.names control_RAM.addru_write2[2] addr_write2[2]
1 1
.names control_RAM.addru_write2[3] addr_write2[3]
1 1
.names control_RAM.addru_write2[4] addr_write2[4]
1 1
.names control_RAM.addru_write2[5] addr_write2[5]
1 1
.names control_RAM.addru_write2[6] addr_write2[6]
1 1
.names control_RAM.addru_write3[0] addr_write3[0]
1 1
.names control_RAM.addru_write3[1] addr_write3[1]
1 1
.names control_RAM.addru_write3[2] addr_write3[2]
1 1
.names control_RAM.addru_write3[3] addr_write3[3]
1 1
.names control_RAM.addru_write3[4] addr_write3[4]
1 1
.names control_RAM.addru_write3[5] addr_write3[5]
1 1
.names control_RAM.addru_write3[6] addr_write3[6]
1 1
.names control_RAM.addru_write5[0] addr_write5[0]
1 1
.names control_RAM.addru_write5[1] addr_write5[1]
1 1
.names control_RAM.addru_write5[2] addr_write5[2]
1 1
.names control_RAM.addru_write5[3] addr_write5[3]
1 1
.names control_RAM.addru_write5[4] addr_write5[4]
1 1
.names control_RAM.addru_write5[5] addr_write5[5]
1 1
.names control_RAM.addru_write5[6] addr_write5[6]
1 1
.names control_RAM.addru_write6[0] addr_write6[0]
1 1
.names control_RAM.addru_write6[1] addr_write6[1]
1 1
.names control_RAM.addru_write6[2] addr_write6[2]
1 1
.names control_RAM.addru_write6[3] addr_write6[3]
1 1
.names control_RAM.addru_write6[4] addr_write6[4]
1 1
.names control_RAM.addru_write6[5] addr_write6[5]
1 1
.names control_RAM.addru_write6[6] addr_write6[6]
1 1
.names control_RAM.addru_write7[0] addr_write7[0]
1 1
.names control_RAM.addru_write7[1] addr_write7[1]
1 1
.names control_RAM.addru_write7[2] addr_write7[2]
1 1
.names control_RAM.addru_write7[3] addr_write7[3]
1 1
.names control_RAM.addru_write7[4] addr_write7[4]
1 1
.names control_RAM.addru_write7[5] addr_write7[5]
1 1
.names control_RAM.addru_write7[6] addr_write7[6]
1 1
.names control_RAM.addru_write8[0] addr_write8[0]
1 1
.names control_RAM.addru_write8[1] addr_write8[1]
1 1
.names control_RAM.addru_write8[2] addr_write8[2]
1 1
.names control_RAM.addru_write8[3] addr_write8[3]
1 1
.names control_RAM.addru_write8[4] addr_write8[4]
1 1
.names control_RAM.addru_write8[5] addr_write8[5]
1 1
.names control_RAM.addru_write8[6] addr_write8[6]
1 1
.names clk clk_ext
1 1
.names Href control_RAM.Href
1 1
.names pixel_luminancia control_RAM.PCLK
1 1
.names control_RAM.RAM_flag_reg control_RAM.RAM_flag
1 1
.names VSYNC control_RAM.VSYNC
1 1
.names $undef control_RAM.addr[7]
1 1
.names $undef control_RAM.addr[8]
1 1
.names $undef control_RAM.addr[9]
1 1
.names $undef control_RAM.addr[10]
1 1
.names $undef control_RAM.addr[11]
1 1
.names control_RAM.addru_read0[0] control_RAM.addr_read0[0]
1 1
.names control_RAM.addru_read0[1] control_RAM.addr_read0[1]
1 1
.names control_RAM.addru_read0[2] control_RAM.addr_read0[2]
1 1
.names control_RAM.addru_read0[3] control_RAM.addr_read0[3]
1 1
.names control_RAM.addru_read0[4] control_RAM.addr_read0[4]
1 1
.names control_RAM.addru_read0[5] control_RAM.addr_read0[5]
1 1
.names control_RAM.addru_read0[6] control_RAM.addr_read0[6]
1 1
.names control_RAM.addru_read1[0] control_RAM.addr_read1[0]
1 1
.names control_RAM.addru_read1[1] control_RAM.addr_read1[1]
1 1
.names control_RAM.addru_read1[2] control_RAM.addr_read1[2]
1 1
.names control_RAM.addru_read1[3] control_RAM.addr_read1[3]
1 1
.names control_RAM.addru_read1[4] control_RAM.addr_read1[4]
1 1
.names control_RAM.addru_read1[5] control_RAM.addr_read1[5]
1 1
.names control_RAM.addru_read1[6] control_RAM.addr_read1[6]
1 1
.names control_RAM.addru_read2[0] control_RAM.addr_read2[0]
1 1
.names control_RAM.addru_read2[1] control_RAM.addr_read2[1]
1 1
.names control_RAM.addru_read2[2] control_RAM.addr_read2[2]
1 1
.names control_RAM.addru_read2[3] control_RAM.addr_read2[3]
1 1
.names control_RAM.addru_read2[4] control_RAM.addr_read2[4]
1 1
.names control_RAM.addru_read2[5] control_RAM.addr_read2[5]
1 1
.names control_RAM.addru_read2[6] control_RAM.addr_read2[6]
1 1
.names control_RAM.addru_read3[0] control_RAM.addr_read3[0]
1 1
.names control_RAM.addru_read3[1] control_RAM.addr_read3[1]
1 1
.names control_RAM.addru_read3[2] control_RAM.addr_read3[2]
1 1
.names control_RAM.addru_read3[3] control_RAM.addr_read3[3]
1 1
.names control_RAM.addru_read3[4] control_RAM.addr_read3[4]
1 1
.names control_RAM.addru_read3[5] control_RAM.addr_read3[5]
1 1
.names control_RAM.addru_read3[6] control_RAM.addr_read3[6]
1 1
.names control_RAM.addru_read5[0] control_RAM.addr_read5[0]
1 1
.names control_RAM.addru_read5[1] control_RAM.addr_read5[1]
1 1
.names control_RAM.addru_read5[2] control_RAM.addr_read5[2]
1 1
.names control_RAM.addru_read5[3] control_RAM.addr_read5[3]
1 1
.names control_RAM.addru_read5[4] control_RAM.addr_read5[4]
1 1
.names control_RAM.addru_read5[5] control_RAM.addr_read5[5]
1 1
.names control_RAM.addru_read5[6] control_RAM.addr_read5[6]
1 1
.names control_RAM.addru_read6[0] control_RAM.addr_read6[0]
1 1
.names control_RAM.addru_read6[1] control_RAM.addr_read6[1]
1 1
.names control_RAM.addru_read6[2] control_RAM.addr_read6[2]
1 1
.names control_RAM.addru_read6[3] control_RAM.addr_read6[3]
1 1
.names control_RAM.addru_read6[4] control_RAM.addr_read6[4]
1 1
.names control_RAM.addru_read6[5] control_RAM.addr_read6[5]
1 1
.names control_RAM.addru_read6[6] control_RAM.addr_read6[6]
1 1
.names control_RAM.addru_read7[0] control_RAM.addr_read7[0]
1 1
.names control_RAM.addru_read7[1] control_RAM.addr_read7[1]
1 1
.names control_RAM.addru_read7[2] control_RAM.addr_read7[2]
1 1
.names control_RAM.addru_read7[3] control_RAM.addr_read7[3]
1 1
.names control_RAM.addru_read7[4] control_RAM.addr_read7[4]
1 1
.names control_RAM.addru_read7[5] control_RAM.addr_read7[5]
1 1
.names control_RAM.addru_read7[6] control_RAM.addr_read7[6]
1 1
.names control_RAM.addru_read8[0] control_RAM.addr_read8[0]
1 1
.names control_RAM.addru_read8[1] control_RAM.addr_read8[1]
1 1
.names control_RAM.addru_read8[2] control_RAM.addr_read8[2]
1 1
.names control_RAM.addru_read8[3] control_RAM.addr_read8[3]
1 1
.names control_RAM.addru_read8[4] control_RAM.addr_read8[4]
1 1
.names control_RAM.addru_read8[5] control_RAM.addr_read8[5]
1 1
.names control_RAM.addru_read8[6] control_RAM.addr_read8[6]
1 1
.names $undef control_RAM.addr_sobel[7]
1 1
.names $undef control_RAM.addr_sobel[8]
1 1
.names $undef control_RAM.addr_sobel[9]
1 1
.names $undef control_RAM.addr_sobel[10]
1 1
.names $undef control_RAM.addr_sobel[11]
1 1
.names control_RAM.addru_write0[0] control_RAM.addr_write0[0]
1 1
.names control_RAM.addru_write0[1] control_RAM.addr_write0[1]
1 1
.names control_RAM.addru_write0[2] control_RAM.addr_write0[2]
1 1
.names control_RAM.addru_write0[3] control_RAM.addr_write0[3]
1 1
.names control_RAM.addru_write0[4] control_RAM.addr_write0[4]
1 1
.names control_RAM.addru_write0[5] control_RAM.addr_write0[5]
1 1
.names control_RAM.addru_write0[6] control_RAM.addr_write0[6]
1 1
.names control_RAM.addru_write1[0] control_RAM.addr_write1[0]
1 1
.names control_RAM.addru_write1[1] control_RAM.addr_write1[1]
1 1
.names control_RAM.addru_write1[2] control_RAM.addr_write1[2]
1 1
.names control_RAM.addru_write1[3] control_RAM.addr_write1[3]
1 1
.names control_RAM.addru_write1[4] control_RAM.addr_write1[4]
1 1
.names control_RAM.addru_write1[5] control_RAM.addr_write1[5]
1 1
.names control_RAM.addru_write1[6] control_RAM.addr_write1[6]
1 1
.names control_RAM.addru_write2[0] control_RAM.addr_write2[0]
1 1
.names control_RAM.addru_write2[1] control_RAM.addr_write2[1]
1 1
.names control_RAM.addru_write2[2] control_RAM.addr_write2[2]
1 1
.names control_RAM.addru_write2[3] control_RAM.addr_write2[3]
1 1
.names control_RAM.addru_write2[4] control_RAM.addr_write2[4]
1 1
.names control_RAM.addru_write2[5] control_RAM.addr_write2[5]
1 1
.names control_RAM.addru_write2[6] control_RAM.addr_write2[6]
1 1
.names control_RAM.addru_write3[0] control_RAM.addr_write3[0]
1 1
.names control_RAM.addru_write3[1] control_RAM.addr_write3[1]
1 1
.names control_RAM.addru_write3[2] control_RAM.addr_write3[2]
1 1
.names control_RAM.addru_write3[3] control_RAM.addr_write3[3]
1 1
.names control_RAM.addru_write3[4] control_RAM.addr_write3[4]
1 1
.names control_RAM.addru_write3[5] control_RAM.addr_write3[5]
1 1
.names control_RAM.addru_write3[6] control_RAM.addr_write3[6]
1 1
.names control_RAM.addru_write5[0] control_RAM.addr_write5[0]
1 1
.names control_RAM.addru_write5[1] control_RAM.addr_write5[1]
1 1
.names control_RAM.addru_write5[2] control_RAM.addr_write5[2]
1 1
.names control_RAM.addru_write5[3] control_RAM.addr_write5[3]
1 1
.names control_RAM.addru_write5[4] control_RAM.addr_write5[4]
1 1
.names control_RAM.addru_write5[5] control_RAM.addr_write5[5]
1 1
.names control_RAM.addru_write5[6] control_RAM.addr_write5[6]
1 1
.names control_RAM.addru_write6[0] control_RAM.addr_write6[0]
1 1
.names control_RAM.addru_write6[1] control_RAM.addr_write6[1]
1 1
.names control_RAM.addru_write6[2] control_RAM.addr_write6[2]
1 1
.names control_RAM.addru_write6[3] control_RAM.addr_write6[3]
1 1
.names control_RAM.addru_write6[4] control_RAM.addr_write6[4]
1 1
.names control_RAM.addru_write6[5] control_RAM.addr_write6[5]
1 1
.names control_RAM.addru_write6[6] control_RAM.addr_write6[6]
1 1
.names control_RAM.addru_write7[0] control_RAM.addr_write7[0]
1 1
.names control_RAM.addru_write7[1] control_RAM.addr_write7[1]
1 1
.names control_RAM.addru_write7[2] control_RAM.addr_write7[2]
1 1
.names control_RAM.addru_write7[3] control_RAM.addr_write7[3]
1 1
.names control_RAM.addru_write7[4] control_RAM.addr_write7[4]
1 1
.names control_RAM.addru_write7[5] control_RAM.addr_write7[5]
1 1
.names control_RAM.addru_write7[6] control_RAM.addr_write7[6]
1 1
.names control_RAM.addru_write8[0] control_RAM.addr_write8[0]
1 1
.names control_RAM.addru_write8[1] control_RAM.addr_write8[1]
1 1
.names control_RAM.addru_write8[2] control_RAM.addr_write8[2]
1 1
.names control_RAM.addru_write8[3] control_RAM.addr_write8[3]
1 1
.names control_RAM.addru_write8[4] control_RAM.addr_write8[4]
1 1
.names control_RAM.addru_write8[5] control_RAM.addr_write8[5]
1 1
.names control_RAM.addru_write8[6] control_RAM.addr_write8[6]
1 1
.names clk control_RAM.clk
1 1
.names in_pixel[0] control_RAM.in_pixel[0]
1 1
.names in_pixel[1] control_RAM.in_pixel[1]
1 1
.names in_pixel[2] control_RAM.in_pixel[2]
1 1
.names in_pixel[3] control_RAM.in_pixel[3]
1 1
.names in_pixel[4] control_RAM.in_pixel[4]
1 1
.names in_pixel[5] control_RAM.in_pixel[5]
1 1
.names in_pixel[6] control_RAM.in_pixel[6]
1 1
.names in_pixel[7] control_RAM.in_pixel[7]
1 1
.names RAMs.RAM0.rw control_RAM.out_rw[0]
1 1
.names RAMs.RAM1.rw control_RAM.out_rw[1]
1 1
.names RAMs.RAM2.rw control_RAM.out_rw[2]
1 1
.names RAMs.RAM3.rw control_RAM.out_rw[3]
1 1
.names $undef control_RAM.out_rw[4]
1 1
.names RAMs.RAM5.rw control_RAM.out_rw[5]
1 1
.names RAMs.RAM6.rw control_RAM.out_rw[6]
1 1
.names RAMs.RAM7.rw control_RAM.out_rw[7]
1 1
.names RAMs.RAM8.rw control_RAM.out_rw[8]
1 1
.names $undef control_RAM.out_rw[9]
1 1
.names $undef control_RAM.out_rw[10]
1 1
.names $undef control_RAM.out_rw[11]
1 1
.names RAMs.RAM0.rw control_RAM.outu_rw[0]
1 1
.names RAMs.RAM1.rw control_RAM.outu_rw[1]
1 1
.names RAMs.RAM2.rw control_RAM.outu_rw[2]
1 1
.names RAMs.RAM3.rw control_RAM.outu_rw[3]
1 1
.names $undef control_RAM.outu_rw[4]
1 1
.names RAMs.RAM5.rw control_RAM.outu_rw[5]
1 1
.names RAMs.RAM6.rw control_RAM.outu_rw[6]
1 1
.names RAMs.RAM7.rw control_RAM.outu_rw[7]
1 1
.names RAMs.RAM8.rw control_RAM.outu_rw[8]
1 1
.names $undef control_RAM.outu_rw[9]
1 1
.names $undef control_RAM.outu_rw[10]
1 1
.names $undef control_RAM.outu_rw[11]
1 1
.names control_RAM.ru0[0] control_RAM.r0[0]
1 1
.names control_RAM.ru0[1] control_RAM.r0[1]
1 1
.names control_RAM.ru0[2] control_RAM.r0[2]
1 1
.names control_RAM.ru0[3] control_RAM.r0[3]
1 1
.names control_RAM.ru0[4] control_RAM.r0[4]
1 1
.names control_RAM.ru0[5] control_RAM.r0[5]
1 1
.names control_RAM.ru0[6] control_RAM.r0[6]
1 1
.names control_RAM.ru0[7] control_RAM.r0[7]
1 1
.names control_RAM.ru1[0] control_RAM.r1[0]
1 1
.names control_RAM.ru1[1] control_RAM.r1[1]
1 1
.names control_RAM.ru1[2] control_RAM.r1[2]
1 1
.names control_RAM.ru1[3] control_RAM.r1[3]
1 1
.names control_RAM.ru1[4] control_RAM.r1[4]
1 1
.names control_RAM.ru1[5] control_RAM.r1[5]
1 1
.names control_RAM.ru1[6] control_RAM.r1[6]
1 1
.names control_RAM.ru1[7] control_RAM.r1[7]
1 1
.names control_RAM.ru2[0] control_RAM.r2[0]
1 1
.names control_RAM.ru2[1] control_RAM.r2[1]
1 1
.names control_RAM.ru2[2] control_RAM.r2[2]
1 1
.names control_RAM.ru2[3] control_RAM.r2[3]
1 1
.names control_RAM.ru2[4] control_RAM.r2[4]
1 1
.names control_RAM.ru2[5] control_RAM.r2[5]
1 1
.names control_RAM.ru2[6] control_RAM.r2[6]
1 1
.names control_RAM.ru2[7] control_RAM.r2[7]
1 1
.names control_RAM.ru3[0] control_RAM.r3[0]
1 1
.names control_RAM.ru3[1] control_RAM.r3[1]
1 1
.names control_RAM.ru3[2] control_RAM.r3[2]
1 1
.names control_RAM.ru3[3] control_RAM.r3[3]
1 1
.names control_RAM.ru3[4] control_RAM.r3[4]
1 1
.names control_RAM.ru3[5] control_RAM.r3[5]
1 1
.names control_RAM.ru3[6] control_RAM.r3[6]
1 1
.names control_RAM.ru3[7] control_RAM.r3[7]
1 1
.names control_RAM.ru5[0] control_RAM.r5[0]
1 1
.names control_RAM.ru5[1] control_RAM.r5[1]
1 1
.names control_RAM.ru5[2] control_RAM.r5[2]
1 1
.names control_RAM.ru5[3] control_RAM.r5[3]
1 1
.names control_RAM.ru5[4] control_RAM.r5[4]
1 1
.names control_RAM.ru5[5] control_RAM.r5[5]
1 1
.names control_RAM.ru5[6] control_RAM.r5[6]
1 1
.names control_RAM.ru5[7] control_RAM.r5[7]
1 1
.names control_RAM.ru6[0] control_RAM.r6[0]
1 1
.names control_RAM.ru6[1] control_RAM.r6[1]
1 1
.names control_RAM.ru6[2] control_RAM.r6[2]
1 1
.names control_RAM.ru6[3] control_RAM.r6[3]
1 1
.names control_RAM.ru6[4] control_RAM.r6[4]
1 1
.names control_RAM.ru6[5] control_RAM.r6[5]
1 1
.names control_RAM.ru6[6] control_RAM.r6[6]
1 1
.names control_RAM.ru6[7] control_RAM.r6[7]
1 1
.names control_RAM.ru7[0] control_RAM.r7[0]
1 1
.names control_RAM.ru7[1] control_RAM.r7[1]
1 1
.names control_RAM.ru7[2] control_RAM.r7[2]
1 1
.names control_RAM.ru7[3] control_RAM.r7[3]
1 1
.names control_RAM.ru7[4] control_RAM.r7[4]
1 1
.names control_RAM.ru7[5] control_RAM.r7[5]
1 1
.names control_RAM.ru7[6] control_RAM.r7[6]
1 1
.names control_RAM.ru7[7] control_RAM.r7[7]
1 1
.names control_RAM.ru8[0] control_RAM.r8[0]
1 1
.names control_RAM.ru8[1] control_RAM.r8[1]
1 1
.names control_RAM.ru8[2] control_RAM.r8[2]
1 1
.names control_RAM.ru8[3] control_RAM.r8[3]
1 1
.names control_RAM.ru8[4] control_RAM.r8[4]
1 1
.names control_RAM.ru8[5] control_RAM.r8[5]
1 1
.names control_RAM.ru8[6] control_RAM.r8[6]
1 1
.names control_RAM.ru8[7] control_RAM.r8[7]
1 1
.names rst control_RAM.rst
1 1
.names VSYNC control_uart.VSYNC
1 1
.names clk control_uart.clk
1 1
.names mask_control.reg_sobel_pulse control_uart.dtr
1 1
.names rst control_uart.rst
1 1
.names control_uart.uart_tx.tx control_uart.tx
1 1
.names clk control_uart.uart_tx.BAUD0.clk
1 1
.names clk control_uart.uart_tx.clk
1 1
.names control_uart.data_r[0] control_uart.uart_tx.data[0]
1 1
.names control_uart.data_r[1] control_uart.uart_tx.data[1]
1 1
.names control_uart.data_r[2] control_uart.uart_tx.data[2]
1 1
.names control_uart.data_r[3] control_uart.uart_tx.data[3]
1 1
.names control_uart.data_r[4] control_uart.uart_tx.data[4]
1 1
.names control_uart.data_r[5] control_uart.uart_tx.data[5]
1 1
.names control_uart.data_r[6] control_uart.uart_tx.data[6]
1 1
.names control_uart.data_r[7] control_uart.uart_tx.data[7]
1 1
.names control_uart.ready control_uart.uart_tx.ready
1 1
.names rst control_uart.uart_tx.rst
1 1
.names control_uart.start control_uart.uart_tx.start
1 1
.names control_uart.ready control_uart.uart_tx.state[0]
1 1
.names control_uart.uart_tx.load control_uart.uart_tx.state[2]
1 1
.names Href mask_control.Href
1 1
.names VSYNC mask_control.VSYNC
1 1
.names control_RAM.VSYNC_ant mask_control.VSYNC_ant
1 1
.names clk mask_control.clk
1 1
.names RAMs.reg_mask_flag mask_control.mask_flag
1 1
.names rst mask_control.rst
1 1
.names mask_control.reg_sobel_pulse mask_control.sobel_pulse
1 1
.names RAMs.reg_mask_flag mask_flag
1 1
.names control_uart.data[0] out[0]
1 1
.names control_uart.data[1] out[1]
1 1
.names control_uart.data[2] out[2]
1 1
.names control_uart.data[3] out[3]
1 1
.names control_uart.data[4] out[4]
1 1
.names control_uart.data[5] out[5]
1 1
.names control_uart.data[6] out[6]
1 1
.names control_uart.data[7] out[7]
1 1
.names RAMs.RAM0.rw out_rw[0]
1 1
.names RAMs.RAM1.rw out_rw[1]
1 1
.names RAMs.RAM2.rw out_rw[2]
1 1
.names RAMs.RAM3.rw out_rw[3]
1 1
.names $undef out_rw[4]
1 1
.names RAMs.RAM5.rw out_rw[5]
1 1
.names RAMs.RAM6.rw out_rw[6]
1 1
.names RAMs.RAM7.rw out_rw[7]
1 1
.names RAMs.RAM8.rw out_rw[8]
1 1
.names $undef out_rw[9]
1 1
.names $undef out_rw[10]
1 1
.names $undef out_rw[11]
1 1
.names pixel_order.ou0[0] p0[0]
1 1
.names pixel_order.ou0[1] p0[1]
1 1
.names pixel_order.ou0[2] p0[2]
1 1
.names pixel_order.ou0[3] p0[3]
1 1
.names pixel_order.ou0[4] p0[4]
1 1
.names pixel_order.ou0[5] p0[5]
1 1
.names pixel_order.ou0[6] p0[6]
1 1
.names pixel_order.ou0[7] p0[7]
1 1
.names pixel_order.ou1[0] p1[0]
1 1
.names pixel_order.ou1[1] p1[1]
1 1
.names pixel_order.ou1[2] p1[2]
1 1
.names pixel_order.ou1[3] p1[3]
1 1
.names pixel_order.ou1[4] p1[4]
1 1
.names pixel_order.ou1[5] p1[5]
1 1
.names pixel_order.ou1[6] p1[6]
1 1
.names pixel_order.ou1[7] p1[7]
1 1
.names pixel_order.ou2[0] p2[0]
1 1
.names pixel_order.ou2[1] p2[1]
1 1
.names pixel_order.ou2[2] p2[2]
1 1
.names pixel_order.ou2[3] p2[3]
1 1
.names pixel_order.ou2[4] p2[4]
1 1
.names pixel_order.ou2[5] p2[5]
1 1
.names pixel_order.ou2[6] p2[6]
1 1
.names pixel_order.ou2[7] p2[7]
1 1
.names pixel_order.ou3[0] p3[0]
1 1
.names pixel_order.ou3[1] p3[1]
1 1
.names pixel_order.ou3[2] p3[2]
1 1
.names pixel_order.ou3[3] p3[3]
1 1
.names pixel_order.ou3[4] p3[4]
1 1
.names pixel_order.ou3[5] p3[5]
1 1
.names pixel_order.ou3[6] p3[6]
1 1
.names pixel_order.ou3[7] p3[7]
1 1
.names pixel_order.ou5[0] p5[0]
1 1
.names pixel_order.ou5[1] p5[1]
1 1
.names pixel_order.ou5[2] p5[2]
1 1
.names pixel_order.ou5[3] p5[3]
1 1
.names pixel_order.ou5[4] p5[4]
1 1
.names pixel_order.ou5[5] p5[5]
1 1
.names pixel_order.ou5[6] p5[6]
1 1
.names pixel_order.ou5[7] p5[7]
1 1
.names pixel_order.ou6[0] p6[0]
1 1
.names pixel_order.ou6[1] p6[1]
1 1
.names pixel_order.ou6[2] p6[2]
1 1
.names pixel_order.ou6[3] p6[3]
1 1
.names pixel_order.ou6[4] p6[4]
1 1
.names pixel_order.ou6[5] p6[5]
1 1
.names pixel_order.ou6[6] p6[6]
1 1
.names pixel_order.ou6[7] p6[7]
1 1
.names pixel_order.ou7[0] p7[0]
1 1
.names pixel_order.ou7[1] p7[1]
1 1
.names pixel_order.ou7[2] p7[2]
1 1
.names pixel_order.ou7[3] p7[3]
1 1
.names pixel_order.ou7[4] p7[4]
1 1
.names pixel_order.ou7[5] p7[5]
1 1
.names pixel_order.ou7[6] p7[6]
1 1
.names pixel_order.ou7[7] p7[7]
1 1
.names pixel_order.ou8[0] p8[0]
1 1
.names pixel_order.ou8[1] p8[1]
1 1
.names pixel_order.ou8[2] p8[2]
1 1
.names pixel_order.ou8[3] p8[3]
1 1
.names pixel_order.ou8[4] p8[4]
1 1
.names pixel_order.ou8[5] p8[5]
1 1
.names pixel_order.ou8[6] p8[6]
1 1
.names pixel_order.ou8[7] p8[7]
1 1
.names clk pixel_order.clk
1 1
.names pixel_order.ou0[0] pixel_order.p0[0]
1 1
.names pixel_order.ou0[1] pixel_order.p0[1]
1 1
.names pixel_order.ou0[2] pixel_order.p0[2]
1 1
.names pixel_order.ou0[3] pixel_order.p0[3]
1 1
.names pixel_order.ou0[4] pixel_order.p0[4]
1 1
.names pixel_order.ou0[5] pixel_order.p0[5]
1 1
.names pixel_order.ou0[6] pixel_order.p0[6]
1 1
.names pixel_order.ou0[7] pixel_order.p0[7]
1 1
.names pixel_order.ou1[0] pixel_order.p1[0]
1 1
.names pixel_order.ou1[1] pixel_order.p1[1]
1 1
.names pixel_order.ou1[2] pixel_order.p1[2]
1 1
.names pixel_order.ou1[3] pixel_order.p1[3]
1 1
.names pixel_order.ou1[4] pixel_order.p1[4]
1 1
.names pixel_order.ou1[5] pixel_order.p1[5]
1 1
.names pixel_order.ou1[6] pixel_order.p1[6]
1 1
.names pixel_order.ou1[7] pixel_order.p1[7]
1 1
.names pixel_order.ou2[0] pixel_order.p2[0]
1 1
.names pixel_order.ou2[1] pixel_order.p2[1]
1 1
.names pixel_order.ou2[2] pixel_order.p2[2]
1 1
.names pixel_order.ou2[3] pixel_order.p2[3]
1 1
.names pixel_order.ou2[4] pixel_order.p2[4]
1 1
.names pixel_order.ou2[5] pixel_order.p2[5]
1 1
.names pixel_order.ou2[6] pixel_order.p2[6]
1 1
.names pixel_order.ou2[7] pixel_order.p2[7]
1 1
.names pixel_order.ou3[0] pixel_order.p3[0]
1 1
.names pixel_order.ou3[1] pixel_order.p3[1]
1 1
.names pixel_order.ou3[2] pixel_order.p3[2]
1 1
.names pixel_order.ou3[3] pixel_order.p3[3]
1 1
.names pixel_order.ou3[4] pixel_order.p3[4]
1 1
.names pixel_order.ou3[5] pixel_order.p3[5]
1 1
.names pixel_order.ou3[6] pixel_order.p3[6]
1 1
.names pixel_order.ou3[7] pixel_order.p3[7]
1 1
.names pixel_order.ou5[0] pixel_order.p5[0]
1 1
.names pixel_order.ou5[1] pixel_order.p5[1]
1 1
.names pixel_order.ou5[2] pixel_order.p5[2]
1 1
.names pixel_order.ou5[3] pixel_order.p5[3]
1 1
.names pixel_order.ou5[4] pixel_order.p5[4]
1 1
.names pixel_order.ou5[5] pixel_order.p5[5]
1 1
.names pixel_order.ou5[6] pixel_order.p5[6]
1 1
.names pixel_order.ou5[7] pixel_order.p5[7]
1 1
.names pixel_order.ou6[0] pixel_order.p6[0]
1 1
.names pixel_order.ou6[1] pixel_order.p6[1]
1 1
.names pixel_order.ou6[2] pixel_order.p6[2]
1 1
.names pixel_order.ou6[3] pixel_order.p6[3]
1 1
.names pixel_order.ou6[4] pixel_order.p6[4]
1 1
.names pixel_order.ou6[5] pixel_order.p6[5]
1 1
.names pixel_order.ou6[6] pixel_order.p6[6]
1 1
.names pixel_order.ou6[7] pixel_order.p6[7]
1 1
.names pixel_order.ou7[0] pixel_order.p7[0]
1 1
.names pixel_order.ou7[1] pixel_order.p7[1]
1 1
.names pixel_order.ou7[2] pixel_order.p7[2]
1 1
.names pixel_order.ou7[3] pixel_order.p7[3]
1 1
.names pixel_order.ou7[4] pixel_order.p7[4]
1 1
.names pixel_order.ou7[5] pixel_order.p7[5]
1 1
.names pixel_order.ou7[6] pixel_order.p7[6]
1 1
.names pixel_order.ou7[7] pixel_order.p7[7]
1 1
.names pixel_order.ou8[0] pixel_order.p8[0]
1 1
.names pixel_order.ou8[1] pixel_order.p8[1]
1 1
.names pixel_order.ou8[2] pixel_order.p8[2]
1 1
.names pixel_order.ou8[3] pixel_order.p8[3]
1 1
.names pixel_order.ou8[4] pixel_order.p8[4]
1 1
.names pixel_order.ou8[5] pixel_order.p8[5]
1 1
.names pixel_order.ou8[6] pixel_order.p8[6]
1 1
.names pixel_order.ou8[7] pixel_order.p8[7]
1 1
.names RAMs.RAM0.data_out[0] pixel_order.ro0[0]
1 1
.names RAMs.RAM0.data_out[1] pixel_order.ro0[1]
1 1
.names RAMs.RAM0.data_out[2] pixel_order.ro0[2]
1 1
.names RAMs.RAM0.data_out[3] pixel_order.ro0[3]
1 1
.names RAMs.RAM0.data_out[4] pixel_order.ro0[4]
1 1
.names RAMs.RAM0.data_out[5] pixel_order.ro0[5]
1 1
.names RAMs.RAM0.data_out[6] pixel_order.ro0[6]
1 1
.names RAMs.RAM0.data_out[7] pixel_order.ro0[7]
1 1
.names RAMs.RAM1.data_out[0] pixel_order.ro1[0]
1 1
.names RAMs.RAM1.data_out[1] pixel_order.ro1[1]
1 1
.names RAMs.RAM1.data_out[2] pixel_order.ro1[2]
1 1
.names RAMs.RAM1.data_out[3] pixel_order.ro1[3]
1 1
.names RAMs.RAM1.data_out[4] pixel_order.ro1[4]
1 1
.names RAMs.RAM1.data_out[5] pixel_order.ro1[5]
1 1
.names RAMs.RAM1.data_out[6] pixel_order.ro1[6]
1 1
.names RAMs.RAM1.data_out[7] pixel_order.ro1[7]
1 1
.names RAMs.RAM2.data_out[0] pixel_order.ro2[0]
1 1
.names RAMs.RAM2.data_out[1] pixel_order.ro2[1]
1 1
.names RAMs.RAM2.data_out[2] pixel_order.ro2[2]
1 1
.names RAMs.RAM2.data_out[3] pixel_order.ro2[3]
1 1
.names RAMs.RAM2.data_out[4] pixel_order.ro2[4]
1 1
.names RAMs.RAM2.data_out[5] pixel_order.ro2[5]
1 1
.names RAMs.RAM2.data_out[6] pixel_order.ro2[6]
1 1
.names RAMs.RAM2.data_out[7] pixel_order.ro2[7]
1 1
.names RAMs.RAM3.data_out[0] pixel_order.ro3[0]
1 1
.names RAMs.RAM3.data_out[1] pixel_order.ro3[1]
1 1
.names RAMs.RAM3.data_out[2] pixel_order.ro3[2]
1 1
.names RAMs.RAM3.data_out[3] pixel_order.ro3[3]
1 1
.names RAMs.RAM3.data_out[4] pixel_order.ro3[4]
1 1
.names RAMs.RAM3.data_out[5] pixel_order.ro3[5]
1 1
.names RAMs.RAM3.data_out[6] pixel_order.ro3[6]
1 1
.names RAMs.RAM3.data_out[7] pixel_order.ro3[7]
1 1
.names RAMs.RAM5.data_out[0] pixel_order.ro5[0]
1 1
.names RAMs.RAM5.data_out[1] pixel_order.ro5[1]
1 1
.names RAMs.RAM5.data_out[2] pixel_order.ro5[2]
1 1
.names RAMs.RAM5.data_out[3] pixel_order.ro5[3]
1 1
.names RAMs.RAM5.data_out[4] pixel_order.ro5[4]
1 1
.names RAMs.RAM5.data_out[5] pixel_order.ro5[5]
1 1
.names RAMs.RAM5.data_out[6] pixel_order.ro5[6]
1 1
.names RAMs.RAM5.data_out[7] pixel_order.ro5[7]
1 1
.names RAMs.RAM6.data_out[0] pixel_order.ro6[0]
1 1
.names RAMs.RAM6.data_out[1] pixel_order.ro6[1]
1 1
.names RAMs.RAM6.data_out[2] pixel_order.ro6[2]
1 1
.names RAMs.RAM6.data_out[3] pixel_order.ro6[3]
1 1
.names RAMs.RAM6.data_out[4] pixel_order.ro6[4]
1 1
.names RAMs.RAM6.data_out[5] pixel_order.ro6[5]
1 1
.names RAMs.RAM6.data_out[6] pixel_order.ro6[6]
1 1
.names RAMs.RAM6.data_out[7] pixel_order.ro6[7]
1 1
.names RAMs.RAM7.data_out[0] pixel_order.ro7[0]
1 1
.names RAMs.RAM7.data_out[1] pixel_order.ro7[1]
1 1
.names RAMs.RAM7.data_out[2] pixel_order.ro7[2]
1 1
.names RAMs.RAM7.data_out[3] pixel_order.ro7[3]
1 1
.names RAMs.RAM7.data_out[4] pixel_order.ro7[4]
1 1
.names RAMs.RAM7.data_out[5] pixel_order.ro7[5]
1 1
.names RAMs.RAM7.data_out[6] pixel_order.ro7[6]
1 1
.names RAMs.RAM7.data_out[7] pixel_order.ro7[7]
1 1
.names RAMs.RAM8.data_out[0] pixel_order.ro8[0]
1 1
.names RAMs.RAM8.data_out[1] pixel_order.ro8[1]
1 1
.names RAMs.RAM8.data_out[2] pixel_order.ro8[2]
1 1
.names RAMs.RAM8.data_out[3] pixel_order.ro8[3]
1 1
.names RAMs.RAM8.data_out[4] pixel_order.ro8[4]
1 1
.names RAMs.RAM8.data_out[5] pixel_order.ro8[5]
1 1
.names RAMs.RAM8.data_out[6] pixel_order.ro8[6]
1 1
.names RAMs.RAM8.data_out[7] pixel_order.ro8[7]
1 1
.names rst pixel_order.rst
1 1
.names control_RAM.ru0[0] r0[0]
1 1
.names control_RAM.ru0[1] r0[1]
1 1
.names control_RAM.ru0[2] r0[2]
1 1
.names control_RAM.ru0[3] r0[3]
1 1
.names control_RAM.ru0[4] r0[4]
1 1
.names control_RAM.ru0[5] r0[5]
1 1
.names control_RAM.ru0[6] r0[6]
1 1
.names control_RAM.ru0[7] r0[7]
1 1
.names control_RAM.ru1[0] r1[0]
1 1
.names control_RAM.ru1[1] r1[1]
1 1
.names control_RAM.ru1[2] r1[2]
1 1
.names control_RAM.ru1[3] r1[3]
1 1
.names control_RAM.ru1[4] r1[4]
1 1
.names control_RAM.ru1[5] r1[5]
1 1
.names control_RAM.ru1[6] r1[6]
1 1
.names control_RAM.ru1[7] r1[7]
1 1
.names control_RAM.ru2[0] r2[0]
1 1
.names control_RAM.ru2[1] r2[1]
1 1
.names control_RAM.ru2[2] r2[2]
1 1
.names control_RAM.ru2[3] r2[3]
1 1
.names control_RAM.ru2[4] r2[4]
1 1
.names control_RAM.ru2[5] r2[5]
1 1
.names control_RAM.ru2[6] r2[6]
1 1
.names control_RAM.ru2[7] r2[7]
1 1
.names control_RAM.ru3[0] r3[0]
1 1
.names control_RAM.ru3[1] r3[1]
1 1
.names control_RAM.ru3[2] r3[2]
1 1
.names control_RAM.ru3[3] r3[3]
1 1
.names control_RAM.ru3[4] r3[4]
1 1
.names control_RAM.ru3[5] r3[5]
1 1
.names control_RAM.ru3[6] r3[6]
1 1
.names control_RAM.ru3[7] r3[7]
1 1
.names control_RAM.ru5[0] r5[0]
1 1
.names control_RAM.ru5[1] r5[1]
1 1
.names control_RAM.ru5[2] r5[2]
1 1
.names control_RAM.ru5[3] r5[3]
1 1
.names control_RAM.ru5[4] r5[4]
1 1
.names control_RAM.ru5[5] r5[5]
1 1
.names control_RAM.ru5[6] r5[6]
1 1
.names control_RAM.ru5[7] r5[7]
1 1
.names control_RAM.ru6[0] r6[0]
1 1
.names control_RAM.ru6[1] r6[1]
1 1
.names control_RAM.ru6[2] r6[2]
1 1
.names control_RAM.ru6[3] r6[3]
1 1
.names control_RAM.ru6[4] r6[4]
1 1
.names control_RAM.ru6[5] r6[5]
1 1
.names control_RAM.ru6[6] r6[6]
1 1
.names control_RAM.ru6[7] r6[7]
1 1
.names control_RAM.ru7[0] r7[0]
1 1
.names control_RAM.ru7[1] r7[1]
1 1
.names control_RAM.ru7[2] r7[2]
1 1
.names control_RAM.ru7[3] r7[3]
1 1
.names control_RAM.ru7[4] r7[4]
1 1
.names control_RAM.ru7[5] r7[5]
1 1
.names control_RAM.ru7[6] r7[6]
1 1
.names control_RAM.ru7[7] r7[7]
1 1
.names control_RAM.ru8[0] r8[0]
1 1
.names control_RAM.ru8[1] r8[1]
1 1
.names control_RAM.ru8[2] r8[2]
1 1
.names control_RAM.ru8[3] r8[3]
1 1
.names control_RAM.ru8[4] r8[4]
1 1
.names control_RAM.ru8[5] r8[5]
1 1
.names control_RAM.ru8[6] r8[6]
1 1
.names control_RAM.ru8[7] r8[7]
1 1
.names RAMs.RAM0.data_out[0] ro0[0]
1 1
.names RAMs.RAM0.data_out[1] ro0[1]
1 1
.names RAMs.RAM0.data_out[2] ro0[2]
1 1
.names RAMs.RAM0.data_out[3] ro0[3]
1 1
.names RAMs.RAM0.data_out[4] ro0[4]
1 1
.names RAMs.RAM0.data_out[5] ro0[5]
1 1
.names RAMs.RAM0.data_out[6] ro0[6]
1 1
.names RAMs.RAM0.data_out[7] ro0[7]
1 1
.names RAMs.RAM1.data_out[0] ro1[0]
1 1
.names RAMs.RAM1.data_out[1] ro1[1]
1 1
.names RAMs.RAM1.data_out[2] ro1[2]
1 1
.names RAMs.RAM1.data_out[3] ro1[3]
1 1
.names RAMs.RAM1.data_out[4] ro1[4]
1 1
.names RAMs.RAM1.data_out[5] ro1[5]
1 1
.names RAMs.RAM1.data_out[6] ro1[6]
1 1
.names RAMs.RAM1.data_out[7] ro1[7]
1 1
.names RAMs.RAM2.data_out[0] ro2[0]
1 1
.names RAMs.RAM2.data_out[1] ro2[1]
1 1
.names RAMs.RAM2.data_out[2] ro2[2]
1 1
.names RAMs.RAM2.data_out[3] ro2[3]
1 1
.names RAMs.RAM2.data_out[4] ro2[4]
1 1
.names RAMs.RAM2.data_out[5] ro2[5]
1 1
.names RAMs.RAM2.data_out[6] ro2[6]
1 1
.names RAMs.RAM2.data_out[7] ro2[7]
1 1
.names RAMs.RAM3.data_out[0] ro3[0]
1 1
.names RAMs.RAM3.data_out[1] ro3[1]
1 1
.names RAMs.RAM3.data_out[2] ro3[2]
1 1
.names RAMs.RAM3.data_out[3] ro3[3]
1 1
.names RAMs.RAM3.data_out[4] ro3[4]
1 1
.names RAMs.RAM3.data_out[5] ro3[5]
1 1
.names RAMs.RAM3.data_out[6] ro3[6]
1 1
.names RAMs.RAM3.data_out[7] ro3[7]
1 1
.names RAMs.RAM5.data_out[0] ro5[0]
1 1
.names RAMs.RAM5.data_out[1] ro5[1]
1 1
.names RAMs.RAM5.data_out[2] ro5[2]
1 1
.names RAMs.RAM5.data_out[3] ro5[3]
1 1
.names RAMs.RAM5.data_out[4] ro5[4]
1 1
.names RAMs.RAM5.data_out[5] ro5[5]
1 1
.names RAMs.RAM5.data_out[6] ro5[6]
1 1
.names RAMs.RAM5.data_out[7] ro5[7]
1 1
.names RAMs.RAM6.data_out[0] ro6[0]
1 1
.names RAMs.RAM6.data_out[1] ro6[1]
1 1
.names RAMs.RAM6.data_out[2] ro6[2]
1 1
.names RAMs.RAM6.data_out[3] ro6[3]
1 1
.names RAMs.RAM6.data_out[4] ro6[4]
1 1
.names RAMs.RAM6.data_out[5] ro6[5]
1 1
.names RAMs.RAM6.data_out[6] ro6[6]
1 1
.names RAMs.RAM6.data_out[7] ro6[7]
1 1
.names RAMs.RAM7.data_out[0] ro7[0]
1 1
.names RAMs.RAM7.data_out[1] ro7[1]
1 1
.names RAMs.RAM7.data_out[2] ro7[2]
1 1
.names RAMs.RAM7.data_out[3] ro7[3]
1 1
.names RAMs.RAM7.data_out[4] ro7[4]
1 1
.names RAMs.RAM7.data_out[5] ro7[5]
1 1
.names RAMs.RAM7.data_out[6] ro7[6]
1 1
.names RAMs.RAM7.data_out[7] ro7[7]
1 1
.names RAMs.RAM8.data_out[0] ro8[0]
1 1
.names RAMs.RAM8.data_out[1] ro8[1]
1 1
.names RAMs.RAM8.data_out[2] ro8[2]
1 1
.names RAMs.RAM8.data_out[3] ro8[3]
1 1
.names RAMs.RAM8.data_out[4] ro8[4]
1 1
.names RAMs.RAM8.data_out[5] ro8[5]
1 1
.names RAMs.RAM8.data_out[6] ro8[6]
1 1
.names RAMs.RAM8.data_out[7] ro8[7]
1 1
.names control_uart.data[0] sobel.out[0]
1 1
.names control_uart.data[1] sobel.out[1]
1 1
.names control_uart.data[2] sobel.out[2]
1 1
.names control_uart.data[3] sobel.out[3]
1 1
.names control_uart.data[4] sobel.out[4]
1 1
.names control_uart.data[5] sobel.out[5]
1 1
.names control_uart.data[6] sobel.out[6]
1 1
.names control_uart.data[7] sobel.out[7]
1 1
.names pixel_order.ou0[0] sobel.p0[0]
1 1
.names pixel_order.ou0[1] sobel.p0[1]
1 1
.names pixel_order.ou0[2] sobel.p0[2]
1 1
.names pixel_order.ou0[3] sobel.p0[3]
1 1
.names pixel_order.ou0[4] sobel.p0[4]
1 1
.names pixel_order.ou0[5] sobel.p0[5]
1 1
.names pixel_order.ou0[6] sobel.p0[6]
1 1
.names pixel_order.ou0[7] sobel.p0[7]
1 1
.names pixel_order.ou1[0] sobel.p1[0]
1 1
.names pixel_order.ou1[1] sobel.p1[1]
1 1
.names pixel_order.ou1[2] sobel.p1[2]
1 1
.names pixel_order.ou1[3] sobel.p1[3]
1 1
.names pixel_order.ou1[4] sobel.p1[4]
1 1
.names pixel_order.ou1[5] sobel.p1[5]
1 1
.names pixel_order.ou1[6] sobel.p1[6]
1 1
.names pixel_order.ou1[7] sobel.p1[7]
1 1
.names pixel_order.ou2[0] sobel.p2[0]
1 1
.names pixel_order.ou2[1] sobel.p2[1]
1 1
.names pixel_order.ou2[2] sobel.p2[2]
1 1
.names pixel_order.ou2[3] sobel.p2[3]
1 1
.names pixel_order.ou2[4] sobel.p2[4]
1 1
.names pixel_order.ou2[5] sobel.p2[5]
1 1
.names pixel_order.ou2[6] sobel.p2[6]
1 1
.names pixel_order.ou2[7] sobel.p2[7]
1 1
.names pixel_order.ou3[0] sobel.p3[0]
1 1
.names pixel_order.ou3[1] sobel.p3[1]
1 1
.names pixel_order.ou3[2] sobel.p3[2]
1 1
.names pixel_order.ou3[3] sobel.p3[3]
1 1
.names pixel_order.ou3[4] sobel.p3[4]
1 1
.names pixel_order.ou3[5] sobel.p3[5]
1 1
.names pixel_order.ou3[6] sobel.p3[6]
1 1
.names pixel_order.ou3[7] sobel.p3[7]
1 1
.names pixel_order.ou5[0] sobel.p5[0]
1 1
.names pixel_order.ou5[1] sobel.p5[1]
1 1
.names pixel_order.ou5[2] sobel.p5[2]
1 1
.names pixel_order.ou5[3] sobel.p5[3]
1 1
.names pixel_order.ou5[4] sobel.p5[4]
1 1
.names pixel_order.ou5[5] sobel.p5[5]
1 1
.names pixel_order.ou5[6] sobel.p5[6]
1 1
.names pixel_order.ou5[7] sobel.p5[7]
1 1
.names pixel_order.ou6[0] sobel.p6[0]
1 1
.names pixel_order.ou6[1] sobel.p6[1]
1 1
.names pixel_order.ou6[2] sobel.p6[2]
1 1
.names pixel_order.ou6[3] sobel.p6[3]
1 1
.names pixel_order.ou6[4] sobel.p6[4]
1 1
.names pixel_order.ou6[5] sobel.p6[5]
1 1
.names pixel_order.ou6[6] sobel.p6[6]
1 1
.names pixel_order.ou6[7] sobel.p6[7]
1 1
.names pixel_order.ou7[0] sobel.p7[0]
1 1
.names pixel_order.ou7[1] sobel.p7[1]
1 1
.names pixel_order.ou7[2] sobel.p7[2]
1 1
.names pixel_order.ou7[3] sobel.p7[3]
1 1
.names pixel_order.ou7[4] sobel.p7[4]
1 1
.names pixel_order.ou7[5] sobel.p7[5]
1 1
.names pixel_order.ou7[6] sobel.p7[6]
1 1
.names pixel_order.ou7[7] sobel.p7[7]
1 1
.names pixel_order.ou8[0] sobel.p8[0]
1 1
.names pixel_order.ou8[1] sobel.p8[1]
1 1
.names pixel_order.ou8[2] sobel.p8[2]
1 1
.names pixel_order.ou8[3] sobel.p8[3]
1 1
.names pixel_order.ou8[4] sobel.p8[4]
1 1
.names pixel_order.ou8[5] sobel.p8[5]
1 1
.names pixel_order.ou8[6] sobel.p8[6]
1 1
.names pixel_order.ou8[7] sobel.p8[7]
1 1
.names mask_control.reg_sobel_pulse sobel_pulse
1 1
.names control_uart.uart_tx.tx tx
1 1
.end
