<!-- Headers -->
# ðŸ‘‹ Hi there!,Iâ€™m Ahmed Emad 

## ðŸš€ About Me 
[comment]: <> (This is a comment, 
ðŸŽ“ Graduated from Cairo University with a Bachelor's Degree in Electronics and Electrical Communication Engineering. 
<img src="https://github.com/ahmedemad77/ahmedemad77/Images/CUFE.png" width="25" draggable="false"> )

ðŸŽ“ Electronics and Electrical Communication 2022 Graduate from <a href="http://eng.cu.edu.eg/ar/">Faculty of Engineering Cairo University</a>

Passionate about digital integrated circuit (IC) design ,Embedded systems.

Former Digital IC Design Intern <a href="https://tactful.ai/](https://www.nti.sci.eg/](https://www.si-vision.com/">@Si-vision </a>
Former Digtal IC Design diploma <a href="https://tactful.ai/](https://www.nti.sci.eg/">@NTI National Telecommunication Institute </a>
Former Functional verification Training <a href="https://eda.sw.siemens.com/en-US/"> By Siemens Academy</a> 

Former Embedded Systems Intern at Siemens EDA <a href="https://eda.sw.siemens.com/en-US/"> By Siemens </a>
Former Head of Embedded Control Team of Cairo UNiversity Shell Eco-Racing team <a href="https://eda.sw.siemens.com/en-US/](https://cu-eco.org/"> @ Shell Eco-Racing team </a>

---

<h2 align="center">Skills & Tools</h2>


### Programming languages
[<img src='https://github.com/ahmedemad77/ahmedemad77/Images/Verilog.svg' height='40'>] Verilog
[<img src='https://github.com/ahmedemad77/ahmedemad77/Images/SV.svg' height='40'>] SystemVerilog
[<img src='https://github.com/ahmedemad77/ahmedemad77/Images/perl.svg' height='40'>] Perl Scripting scripting 
[<img src='https://github.com/ahmedemad77/ahmedemad77/Images/ycl.svg' height='40'>] TCl
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) C
![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) C++ 
![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) Pyhon


