E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v {1 {vlog -work work -vopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module adder_32bits
-- Compiling module mux_2to1
-- Compiling module adder_4bits
-- Compiling module adder_select

Top level modules:
	adder_32bits

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/IF.v {1 {vlog -work work -vopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/IF.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module IF

Top level modules:
	IF

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/IF/IF_tb.v {1 {vlog -work work -vopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/IF/IF_tb.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module IF_tb_v

Top level modules:
	IF_tb_v

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/InstructionROM.v {1 {vlog -work work -vopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/InstructionROM.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module InstructionROM

Top level modules:
	InstructionROM

} {} {}}
