## Task 1

1. Memory layout looks like this:
Number of Words = 32
Number of Bits = 32
Column Mux Ratio = 4
Name of Ground pin = VSS
BIST_Enable = no

<img width="481" height="200" alt="Screenshot from 2025-10-23 12-24-36" src="https://github.com/user-attachments/assets/7eb63b0b-9c01-4649-9766-27e7ff1ac361" />

3. Netlist of memory block has input ports `A` and `D` for address and data write to the memory, output ports is `Q` for data read from the memory.

4. Importing the GDSII layout
<img width="2167" height="701" alt="Screenshot from 2025-10-23 13-12-03" src="https://github.com/user-attachments/assets/017e6f9c-89b8-4bbf-bbd2-7dc2438d3778" />

## Task 2



