// Seed: 1925775030
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2
    , id_28,
    input tri0 id_3,
    output wire id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11
    , id_29,
    input tri id_12
    , id_30,
    input wor id_13
    , id_31,
    input tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    output supply0 id_19
    , id_32,
    input wand id_20,
    input wand id_21,
    output supply1 id_22,
    input tri0 id_23,
    output uwire id_24,
    input wand id_25,
    input wand id_26
);
  logic id_33;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  wor   id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri   id_5
);
  assign {{1{1}} && 1, 1, 1} = -1;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_2,
      id_5,
      id_5,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_4,
      id_5,
      id_1,
      id_0,
      id_2
  );
endmodule
