

Implementation tool: Xilinx Vivado v.2023.2
Project:             sparsefpgaimp
Solution:            loop_uhat_sparse_imp
Device target:       xc7z007s-clg400-1
Report date:         Fri Aug 02 15:12:16 -0600 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          26199
FF:           13683
DSP:             66
BRAM:           704
URAM:             0
LATCH:            0
SRL:           1290
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      12.403
Timing not met
