
*** Running vivado
    with args -log azadi_top_arty7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source azadi_top_arty7.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source azadi_top_arty7.tcl -notrace
Command: link_design -top azadi_top_arty7 -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2000.211 ; gain = 499.531 ; free physical = 209 ; free virtual = 5149
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/constrs_1/new/debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2000.211 ; gain = 836.324 ; free physical = 217 ; free virtual = 5157
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.242 ; gain = 64.031 ; free physical = 205 ; free virtual = 5146

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e63d7164

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 202 ; free virtual = 5142

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d567f7b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 212 ; free virtual = 5153
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14ac27a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 212 ; free virtual = 5153
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 51 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1301b9180

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 152 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1301b9180

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a0250dd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a0250dd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152
Ending Logic Optimization Task | Checksum: 1a0250dd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.242 ; gain = 0.000 ; free physical = 211 ; free virtual = 5152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=59.112 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1a0250dd1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 300 ; free virtual = 5134
Ending Power Optimization Task | Checksum: 1a0250dd1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.637 ; gain = 324.395 ; free physical = 308 ; free virtual = 5142

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a0250dd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 308 ; free virtual = 5142
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.637 ; gain = 388.426 ; free physical = 308 ; free virtual = 5142
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 306 ; free virtual = 5141
INFO: [Common 17-1381] The checkpoint '/home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file azadi_top_arty7_drc_opted.rpt -pb azadi_top_arty7_drc_opted.pb -rpx azadi_top_arty7_drc_opted.rpx
Command: report_drc -file azadi_top_arty7_drc_opted.rpt -pb azadi_top_arty7_drc_opted.pb -rpx azadi_top_arty7_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 293 ; free virtual = 5130
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d0ca6744

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 293 ; free virtual = 5130
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 293 ; free virtual = 5130

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1123e928a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 287 ; free virtual = 5125

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a8cc7564

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 268 ; free virtual = 5106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a8cc7564

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 268 ; free virtual = 5106
Phase 1 Placer Initialization | Checksum: 1a8cc7564

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.637 ; gain = 0.000 ; free physical = 268 ; free virtual = 5106

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20fc970d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 257 ; free virtual = 5096

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 241 ; free virtual = 5083

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f936beb3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 241 ; free virtual = 5084
Phase 2 Global Placement | Checksum: 1abf743ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 243 ; free virtual = 5086

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abf743ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 243 ; free virtual = 5086

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147239dcf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 239 ; free virtual = 5082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1556a5a4d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 239 ; free virtual = 5082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1556a5a4d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 239 ; free virtual = 5082

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25042fd20

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 230 ; free virtual = 5074

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21b171ce9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 231 ; free virtual = 5075

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21b171ce9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 231 ; free virtual = 5075
Phase 3 Detail Placement | Checksum: 21b171ce9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 231 ; free virtual = 5075

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c0b985b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c0b985b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 235 ; free virtual = 5078
INFO: [Place 30-746] Post Placement Timing Summary WNS=56.377. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 282048703

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 235 ; free virtual = 5078
Phase 4.1 Post Commit Optimization | Checksum: 282048703

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 234 ; free virtual = 5077

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 282048703

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 234 ; free virtual = 5077

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 282048703

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 234 ; free virtual = 5077

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b4c7bf83

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 234 ; free virtual = 5077
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4c7bf83

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 234 ; free virtual = 5077
Ending Placer Task | Checksum: bf15e9d4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 248 ; free virtual = 5091
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2396.641 ; gain = 8.004 ; free physical = 248 ; free virtual = 5091
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 231 ; free virtual = 5088
INFO: [Common 17-1381] The checkpoint '/home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file azadi_top_arty7_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 230 ; free virtual = 5078
INFO: [runtcl-4] Executing : report_utilization -file azadi_top_arty7_utilization_placed.rpt -pb azadi_top_arty7_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 236 ; free virtual = 5084
INFO: [runtcl-4] Executing : report_control_sets -verbose -file azadi_top_arty7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 234 ; free virtual = 5081
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a06379bc ConstDB: 0 ShapeSum: 1eb27018 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12243a190

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 204 ; free virtual = 4978
Post Restoration Checksum: NetGraph: 2a3737b8 NumContArr: f80c69d8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12243a190

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 204 ; free virtual = 4978

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12243a190

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 173 ; free virtual = 4947

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12243a190

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 173 ; free virtual = 4947
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c7d42372

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=56.089 | TNS=0.000  | WHS=-1.228 | THS=-815.537|

Phase 2 Router Initialization | Checksum: b93b917f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 157 ; free virtual = 4931

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 247ebb941

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 158 ; free virtual = 4933

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1568
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=55.889 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a1ac461a

Time (s): cpu = 00:02:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 161 ; free virtual = 4906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=55.889 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 139257bbc

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4906
Phase 4 Rip-up And Reroute | Checksum: 139257bbc

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 139257bbc

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 139257bbc

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4906
Phase 5 Delay and Skew Optimization | Checksum: 139257bbc

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 160 ; free virtual = 4906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 136e6af1f

Time (s): cpu = 00:02:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 181 ; free virtual = 4927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=55.889 | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 136a3f7de

Time (s): cpu = 00:02:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 181 ; free virtual = 4927
Phase 6 Post Hold Fix | Checksum: 136a3f7de

Time (s): cpu = 00:02:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 181 ; free virtual = 4927

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.56948 %
  Global Horizontal Routing Utilization  = 5.78826 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 120fe8046

Time (s): cpu = 00:02:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 181 ; free virtual = 4927

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 120fe8046

Time (s): cpu = 00:02:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 180 ; free virtual = 4926

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 162ca9cf4

Time (s): cpu = 00:02:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 177 ; free virtual = 4923

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=55.889 | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 162ca9cf4

Time (s): cpu = 00:02:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 177 ; free virtual = 4923
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 211 ; free virtual = 4957

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 211 ; free virtual = 4957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2396.641 ; gain = 0.000 ; free physical = 192 ; free virtual = 4955
INFO: [Common 17-1381] The checkpoint '/home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file azadi_top_arty7_drc_routed.rpt -pb azadi_top_arty7_drc_routed.pb -rpx azadi_top_arty7_drc_routed.rpx
Command: report_drc -file azadi_top_arty7_drc_routed.rpt -pb azadi_top_arty7_drc_routed.pb -rpx azadi_top_arty7_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file azadi_top_arty7_methodology_drc_routed.rpt -pb azadi_top_arty7_methodology_drc_routed.pb -rpx azadi_top_arty7_methodology_drc_routed.rpx
Command: report_methodology -file azadi_top_arty7_methodology_drc_routed.rpt -pb azadi_top_arty7_methodology_drc_routed.pb -rpx azadi_top_arty7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/merl/github_repos/azadi/fpga/debug/debug.runs/impl_1/azadi_top_arty7_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file azadi_top_arty7_power_routed.rpt -pb azadi_top_arty7_power_summary_routed.pb -rpx azadi_top_arty7_power_routed.rpx
Command: report_power -file azadi_top_arty7_power_routed.rpt -pb azadi_top_arty7_power_summary_routed.pb -rpx azadi_top_arty7_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file azadi_top_arty7_route_status.rpt -pb azadi_top_arty7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file azadi_top_arty7_timing_summary_routed.rpt -pb azadi_top_arty7_timing_summary_routed.pb -rpx azadi_top_arty7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file azadi_top_arty7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file azadi_top_arty7_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file azadi_top_arty7_bus_skew_routed.rpt -pb azadi_top_arty7_bus_skew_routed.pb -rpx azadi_top_arty7_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 15:10:25 2021...

*** Running vivado
    with args -log azadi_top_arty7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source azadi_top_arty7.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source azadi_top_arty7.tcl -notrace
Command: open_checkpoint azadi_top_arty7_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1151.867 ; gain = 0.000 ; free physical = 1194 ; free virtual = 5867
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1889.375 ; gain = 4.000 ; free physical = 497 ; free virtual = 5180
Restored from archive | CPU: 0.880000 secs | Memory: 12.447227 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1889.375 ; gain = 4.000 ; free physical = 497 ; free virtual = 5180
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1889.375 ; gain = 737.508 ; free physical = 517 ; free virtual = 5199
Command: write_bitstream -force azadi_top_arty7.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/debug_module/i_dm_sba/FSM_sequential_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/debug_module/i_dm_sba/FSM_sequential_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_arty7/dccm/dccm/mem_reg_0 has an input control pin top_arty7/dccm/dccm/mem_reg_0/ADDRARDADDR[14] (net: top_arty7/dccm/dccm/ADDRARDADDR[11]) which is driven by a register (top_arty7/u_top/u_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./azadi_top_arty7.bit...
Writing bitstream ./azadi_top_arty7.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.539 ; gain = 474.164 ; free physical = 487 ; free virtual = 5121
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 15:12:44 2021...
