{"vcs1":{"timestamp_begin":1769583656.872933081, "rt":7.72, "ut":7.20, "st":0.19}}
{"vcselab":{"timestamp_begin":1769583664.644599645, "rt":0.31, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769583664.994165463, "rt":0.23, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769583656.616125183}
{"VCS_COMP_START_TIME": 1769583656.616125183}
{"VCS_COMP_END_TIME": 1769583665.269702199}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352576}}
{"vcselab": {"peak_mem": 173708}}
