INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sim_1/new/zynq_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_wrapper_tb
