<stg><name>single_block_AES_encrypt_gmult</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b)

]]></node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %a_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a)

]]></node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="1" op_0_bw="8">
<![CDATA[
:2  %tmp = trunc i8 %b_read to i1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="2" op_0_bw="4">
<![CDATA[
:3  %tmp_1 = trunc i4 %a_read to i2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4  %tmp_7 = select i1 %tmp, i2 %tmp_1, i2 0

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="2">
<![CDATA[
:5  %tmp_7_cast = zext i2 %tmp_7 to i3

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="9" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:6  %a_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_1, i1 false)

]]></node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %tmp_24_1 = select i1 %tmp_2, i3 %a_assign, i3 0

]]></node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %tmp_3 = shl i4 %a_read, 2

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 2)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  %tmp_24_2 = select i1 %tmp_4, i4 %tmp_3, i4 0

]]></node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="5" op_0_bw="4">
<![CDATA[
:12  %tmp_24_2_cast = zext i4 %tmp_24_2 to i5

]]></node>
<StgValue><ssdm name="tmp_24_2_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:13  %a_assign_7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1, i3 0)

]]></node>
<StgValue><ssdm name="a_assign_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:14  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 3)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:15  %tmp_24_3 = select i1 %tmp_5, i5 %a_assign_7, i5 0

]]></node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:16  %a_assign_3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1, i4 0)

]]></node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:17  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 4)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:18  %tmp_24_4 = select i1 %tmp_6, i6 %a_assign_3, i6 0

]]></node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="6">
<![CDATA[
:19  %tmp_24_4_cast = zext i6 %tmp_24_4 to i7

]]></node>
<StgValue><ssdm name="tmp_24_4_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:20  %a_assign_4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1, i5 0)

]]></node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:21  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 5)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:22  %tmp_24_5 = select i1 %tmp_8, i7 %a_assign_4, i7 0

]]></node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:23  %a_assign_5 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_1, i6 0)

]]></node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 6)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:25  %tmp_24_6 = select i1 %tmp_9, i8 %a_assign_5, i8 0

]]></node>
<StgValue><ssdm name="tmp_24_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="4">
<![CDATA[
:26  %tmp_10 = trunc i4 %a_read to i1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:27  %a_assign_6 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_10, i7 0)

]]></node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:28  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %a_read, i32 1)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %a_assign_1_s = or i8 %a_assign_6, 27

]]></node>
<StgValue><ssdm name="a_assign_1_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:30  %a_assign_2_6 = select i1 %tmp_11, i8 %a_assign_1_s, i8 %a_assign_6

]]></node>
<StgValue><ssdm name="a_assign_2_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:31  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_read, i32 7)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  %tmp_24_7 = select i1 %tmp_12, i8 %a_assign_2_6, i8 0

]]></node>
<StgValue><ssdm name="tmp_24_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %tmp3 = xor i3 %tmp_24_1, %tmp_7_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="3">
<![CDATA[
:34  %tmp3_cast = zext i3 %tmp3 to i5

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:35  %tmp4 = xor i5 %tmp_24_2_cast, %tmp_24_3

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:36  %tmp2 = xor i5 %tmp4, %tmp3_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="5">
<![CDATA[
:37  %tmp2_cast = zext i5 %tmp2 to i8

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:38  %tmp6 = xor i7 %tmp_24_4_cast, %tmp_24_5

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="7">
<![CDATA[
:39  %tmp6_cast = zext i7 %tmp6 to i8

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %tmp7 = xor i8 %tmp_24_6, %tmp_24_7

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %tmp5 = xor i8 %tmp7, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %p_0_7 = xor i8 %tmp5, %tmp2_cast

]]></node>
<StgValue><ssdm name="p_0_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="8">
<![CDATA[
:43  ret i8 %p_0_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
