<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abe88a6f088e92fed9b684402e789d03a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0863d62c1a9f521343565ec5c4b58365"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8a8cc050fdac454998e4f04c13457c6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a8a8cc050fdac454998e4f04c13457c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0863d62c1a9f521343565ec5c4b58365"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0863d62c1a9f521343565ec5c4b58365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4f5ec87e4ebb0cfaf1b4a8f08dbb00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7a4f5ec87e4ebb0cfaf1b4a8f08dbb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe88a6f088e92fed9b684402e789d03a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe88a6f088e92fed9b684402e789d03a">EAX</a></td></tr>
<tr class="separator:abe88a6f088e92fed9b684402e789d03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe37189ea4f137b79e2afb0b2864b078"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2c3f5840137c20ebe9cb42f1029b18d1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa55927531ff17cce4b496b3cb191636e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:aa55927531ff17cce4b496b3cb191636e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#aa55927531ff17cce4b496b3cb191636e">More...</a><br /></td></tr>
<tr class="separator:aa55927531ff17cce4b496b3cb191636e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dc57c733956d5cbbc2828ad54f589f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a70dc57c733956d5cbbc2828ad54f589f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a70dc57c733956d5cbbc2828ad54f589f">More...</a><br /></td></tr>
<tr class="separator:a70dc57c733956d5cbbc2828ad54f589f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d0769fd1df6bd6e258e40ad7705657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a60d0769fd1df6bd6e258e40ad7705657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a60d0769fd1df6bd6e258e40ad7705657">More...</a><br /></td></tr>
<tr class="separator:a60d0769fd1df6bd6e258e40ad7705657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546a0c6e8fa0be2cdcfc8246c07ac9e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a546a0c6e8fa0be2cdcfc8246c07ac9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a546a0c6e8fa0be2cdcfc8246c07ac9e4">More...</a><br /></td></tr>
<tr class="separator:a546a0c6e8fa0be2cdcfc8246c07ac9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb996b043e9ad8dd752e253eaa6efb99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:aeb996b043e9ad8dd752e253eaa6efb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#aeb996b043e9ad8dd752e253eaa6efb99">More...</a><br /></td></tr>
<tr class="separator:aeb996b043e9ad8dd752e253eaa6efb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918a386d6125a782c1c78c45a43372d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a918a386d6125a782c1c78c45a43372d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a918a386d6125a782c1c78c45a43372d3">More...</a><br /></td></tr>
<tr class="separator:a918a386d6125a782c1c78c45a43372d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fa9a0e137400178b019ab926b8c3e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a75fa9a0e137400178b019ab926b8c3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a75fa9a0e137400178b019ab926b8c3e1">More...</a><br /></td></tr>
<tr class="separator:a75fa9a0e137400178b019ab926b8c3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab266615cd0a0ff6b556109fc2148df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:adab266615cd0a0ff6b556109fc2148df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#adab266615cd0a0ff6b556109fc2148df">More...</a><br /></td></tr>
<tr class="separator:adab266615cd0a0ff6b556109fc2148df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d2658c1178d609eacbb978eff32406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a50d2658c1178d609eacbb978eff32406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a50d2658c1178d609eacbb978eff32406">More...</a><br /></td></tr>
<tr class="separator:a50d2658c1178d609eacbb978eff32406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0cba549531897323b8936705e505ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aba0cba549531897323b8936705e505ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#aba0cba549531897323b8936705e505ed">More...</a><br /></td></tr>
<tr class="separator:aba0cba549531897323b8936705e505ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468a59e7e7f28d1bbd7677adf6a45a89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a468a59e7e7f28d1bbd7677adf6a45a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a468a59e7e7f28d1bbd7677adf6a45a89">More...</a><br /></td></tr>
<tr class="separator:a468a59e7e7f28d1bbd7677adf6a45a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf65d870ce721936bad0bdaec704e5ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:acf65d870ce721936bad0bdaec704e5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#acf65d870ce721936bad0bdaec704e5ce">More...</a><br /></td></tr>
<tr class="separator:acf65d870ce721936bad0bdaec704e5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bc066ceb5415a57ba2e4772314cd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a89bc066ceb5415a57ba2e4772314cd53"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a89bc066ceb5415a57ba2e4772314cd53">More...</a><br /></td></tr>
<tr class="separator:a89bc066ceb5415a57ba2e4772314cd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2079522853fcd3658646f8b3572cbc03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a2079522853fcd3658646f8b3572cbc03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a2079522853fcd3658646f8b3572cbc03">More...</a><br /></td></tr>
<tr class="separator:a2079522853fcd3658646f8b3572cbc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c3fbd739ede965ed40efac32de63ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:ad8c3fbd739ede965ed40efac32de63ed"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#ad8c3fbd739ede965ed40efac32de63ed">More...</a><br /></td></tr>
<tr class="separator:ad8c3fbd739ede965ed40efac32de63ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d536dfe896491b5000123e422b6bcb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a7d536dfe896491b5000123e422b6bcb2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a7d536dfe896491b5000123e422b6bcb2">More...</a><br /></td></tr>
<tr class="separator:a7d536dfe896491b5000123e422b6bcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140949fe7f3da62ccf902bcdf54733a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a140949fe7f3da62ccf902bcdf54733a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a140949fe7f3da62ccf902bcdf54733a7">More...</a><br /></td></tr>
<tr class="separator:a140949fe7f3da62ccf902bcdf54733a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a860f203b0a2c9e7e2f0bafb763827b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a2a860f203b0a2c9e7e2f0bafb763827b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a2a860f203b0a2c9e7e2f0bafb763827b">More...</a><br /></td></tr>
<tr class="separator:a2a860f203b0a2c9e7e2f0bafb763827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac097e8c36ddb4e478fa74196273060b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ac097e8c36ddb4e478fa74196273060b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#ac097e8c36ddb4e478fa74196273060b6">More...</a><br /></td></tr>
<tr class="separator:ac097e8c36ddb4e478fa74196273060b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad592f4be6b99009fb5b475126d9cef87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:ad592f4be6b99009fb5b475126d9cef87"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#ad592f4be6b99009fb5b475126d9cef87">More...</a><br /></td></tr>
<tr class="separator:ad592f4be6b99009fb5b475126d9cef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87317b1fce73a7ac5527628b207311bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a87317b1fce73a7ac5527628b207311bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a87317b1fce73a7ac5527628b207311bd">More...</a><br /></td></tr>
<tr class="separator:a87317b1fce73a7ac5527628b207311bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557876f735a8c9919d34d9579086f961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a557876f735a8c9919d34d9579086f961"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a557876f735a8c9919d34d9579086f961">More...</a><br /></td></tr>
<tr class="separator:a557876f735a8c9919d34d9579086f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af70001f886967a574f9dd633e3252338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:af70001f886967a574f9dd633e3252338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#af70001f886967a574f9dd633e3252338">More...</a><br /></td></tr>
<tr class="separator:af70001f886967a574f9dd633e3252338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a9df854a547732829c55f49c7ee099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ae7a9df854a547732829c55f49c7ee099"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#ae7a9df854a547732829c55f49c7ee099">More...</a><br /></td></tr>
<tr class="separator:ae7a9df854a547732829c55f49c7ee099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bd01ccb0ec971acc52a73c6d180006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:af9bd01ccb0ec971acc52a73c6d180006"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#af9bd01ccb0ec971acc52a73c6d180006">More...</a><br /></td></tr>
<tr class="separator:af9bd01ccb0ec971acc52a73c6d180006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318af66e7deb17ead8d4af167b7f8545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a318af66e7deb17ead8d4af167b7f8545"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a318af66e7deb17ead8d4af167b7f8545">More...</a><br /></td></tr>
<tr class="separator:a318af66e7deb17ead8d4af167b7f8545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354fdce02f10423dcfa92c3d9381498c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a354fdce02f10423dcfa92c3d9381498c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a354fdce02f10423dcfa92c3d9381498c">More...</a><br /></td></tr>
<tr class="separator:a354fdce02f10423dcfa92c3d9381498c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6596ef06a5929464815cd0667470e62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aa6596ef06a5929464815cd0667470e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#aa6596ef06a5929464815cd0667470e62">More...</a><br /></td></tr>
<tr class="separator:aa6596ef06a5929464815cd0667470e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd0dd49dc55d4056d70573ed50864d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:adbd0dd49dc55d4056d70573ed50864d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#adbd0dd49dc55d4056d70573ed50864d0">More...</a><br /></td></tr>
<tr class="separator:adbd0dd49dc55d4056d70573ed50864d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7682f5e7bf6fdcae474cb79f0721ecc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a7682f5e7bf6fdcae474cb79f0721ecc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#a7682f5e7bf6fdcae474cb79f0721ecc9">More...</a><br /></td></tr>
<tr class="separator:a7682f5e7bf6fdcae474cb79f0721ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1e2fa4b2fc23727cd3a3faf14852bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:aab1e2fa4b2fc23727cd3a3faf14852bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#aab1e2fa4b2fc23727cd3a3faf14852bb">More...</a><br /></td></tr>
<tr class="separator:aab1e2fa4b2fc23727cd3a3faf14852bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec9471d4cf23c1a1f48d5bcf58a8c6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:afec9471d4cf23c1a1f48d5bcf58a8c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d7/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d377_1_1_0d396.html#afec9471d4cf23c1a1f48d5bcf58a8c6a">More...</a><br /></td></tr>
<tr class="separator:afec9471d4cf23c1a1f48d5bcf58a8c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3f5840137c20ebe9cb42f1029b18d1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c3f5840137c20ebe9cb42f1029b18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc750bdc1479a23c3f4bff80da914483"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abc750bdc1479a23c3f4bff80da914483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe37189ea4f137b79e2afb0b2864b078"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe37189ea4f137b79e2afb0b2864b078">EBX</a></td></tr>
<tr class="separator:abe37189ea4f137b79e2afb0b2864b078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb6d2b2afa56b109ec9d17bccb6e5fb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a347e89c7ac7a200c307fab72aa56fe39"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a009a527ca04a02330ad6e2190bbe5fd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a009a527ca04a02330ad6e2190bbe5fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a009a527ca04a02330ad6e2190bbe5fd3">More...</a><br /></td></tr>
<tr class="separator:a009a527ca04a02330ad6e2190bbe5fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad876b4636c71b96632cec3aa549ff25b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ad876b4636c71b96632cec3aa549ff25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#ad876b4636c71b96632cec3aa549ff25b">More...</a><br /></td></tr>
<tr class="separator:ad876b4636c71b96632cec3aa549ff25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a53b72ad546b5a1882ce4e8e3f500a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a7a53b72ad546b5a1882ce4e8e3f500a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a7a53b72ad546b5a1882ce4e8e3f500a3">More...</a><br /></td></tr>
<tr class="separator:a7a53b72ad546b5a1882ce4e8e3f500a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dae8b1d953fcb53bd224c3c77a9b35a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a1dae8b1d953fcb53bd224c3c77a9b35a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a1dae8b1d953fcb53bd224c3c77a9b35a">More...</a><br /></td></tr>
<tr class="separator:a1dae8b1d953fcb53bd224c3c77a9b35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c11b02a6c600613a7f8615f6d8cb530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a0c11b02a6c600613a7f8615f6d8cb530"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a0c11b02a6c600613a7f8615f6d8cb530">More...</a><br /></td></tr>
<tr class="separator:a0c11b02a6c600613a7f8615f6d8cb530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac697daa1ceeeeee82866c8a84a651ad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:ac697daa1ceeeeee82866c8a84a651ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#ac697daa1ceeeeee82866c8a84a651ad1">More...</a><br /></td></tr>
<tr class="separator:ac697daa1ceeeeee82866c8a84a651ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baec1eb15a88b8998b807f6b2d2e003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a4baec1eb15a88b8998b807f6b2d2e003"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a4baec1eb15a88b8998b807f6b2d2e003">More...</a><br /></td></tr>
<tr class="separator:a4baec1eb15a88b8998b807f6b2d2e003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975bfd9b7f3a8bc309ca3155076e8527"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a975bfd9b7f3a8bc309ca3155076e8527"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a975bfd9b7f3a8bc309ca3155076e8527">More...</a><br /></td></tr>
<tr class="separator:a975bfd9b7f3a8bc309ca3155076e8527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a05952b1f87487dfa87a9b8bf6a066a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a4a05952b1f87487dfa87a9b8bf6a066a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a4a05952b1f87487dfa87a9b8bf6a066a">More...</a><br /></td></tr>
<tr class="separator:a4a05952b1f87487dfa87a9b8bf6a066a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc24f091053eb5a73e4d4ef2a05d146f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:acc24f091053eb5a73e4d4ef2a05d146f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#acc24f091053eb5a73e4d4ef2a05d146f">More...</a><br /></td></tr>
<tr class="separator:acc24f091053eb5a73e4d4ef2a05d146f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6069fcb5c1021ecbba9453008afde23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a6069fcb5c1021ecbba9453008afde23e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a6069fcb5c1021ecbba9453008afde23e">More...</a><br /></td></tr>
<tr class="separator:a6069fcb5c1021ecbba9453008afde23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175d717c77a5721690f00090d6679317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a175d717c77a5721690f00090d6679317"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a175d717c77a5721690f00090d6679317">More...</a><br /></td></tr>
<tr class="separator:a175d717c77a5721690f00090d6679317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375188f740135c39e98c7de590054d1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a375188f740135c39e98c7de590054d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a375188f740135c39e98c7de590054d1a">More...</a><br /></td></tr>
<tr class="separator:a375188f740135c39e98c7de590054d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22a69685322d2b0b423ccb8c50d0283"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ab22a69685322d2b0b423ccb8c50d0283"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#ab22a69685322d2b0b423ccb8c50d0283">More...</a><br /></td></tr>
<tr class="separator:ab22a69685322d2b0b423ccb8c50d0283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541291b83777b04576cda39b0b417990"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a541291b83777b04576cda39b0b417990"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a541291b83777b04576cda39b0b417990">More...</a><br /></td></tr>
<tr class="separator:a541291b83777b04576cda39b0b417990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb36994ba7823e0b74a78aaab9164bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:acb36994ba7823e0b74a78aaab9164bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#acb36994ba7823e0b74a78aaab9164bb5">More...</a><br /></td></tr>
<tr class="separator:acb36994ba7823e0b74a78aaab9164bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa505f9f71e261ee55aade8102bda958"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:afa505f9f71e261ee55aade8102bda958"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#afa505f9f71e261ee55aade8102bda958">More...</a><br /></td></tr>
<tr class="separator:afa505f9f71e261ee55aade8102bda958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b7937d3fec1f8befb6f92e9bf5d833"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a59b7937d3fec1f8befb6f92e9bf5d833"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a59b7937d3fec1f8befb6f92e9bf5d833">More...</a><br /></td></tr>
<tr class="separator:a59b7937d3fec1f8befb6f92e9bf5d833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15dc83efd770251dc752e783f20c119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ae15dc83efd770251dc752e783f20c119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#ae15dc83efd770251dc752e783f20c119">More...</a><br /></td></tr>
<tr class="separator:ae15dc83efd770251dc752e783f20c119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e3fff096508b630dbbf5b6185c4297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a64e3fff096508b630dbbf5b6185c4297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a64e3fff096508b630dbbf5b6185c4297">More...</a><br /></td></tr>
<tr class="separator:a64e3fff096508b630dbbf5b6185c4297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be369793456ad17077292493394ab66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a9be369793456ad17077292493394ab66"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a9be369793456ad17077292493394ab66">More...</a><br /></td></tr>
<tr class="separator:a9be369793456ad17077292493394ab66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabe58ab38b63d8dabd01afd3ce638e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:afabe58ab38b63d8dabd01afd3ce638e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#afabe58ab38b63d8dabd01afd3ce638e4">More...</a><br /></td></tr>
<tr class="separator:afabe58ab38b63d8dabd01afd3ce638e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb88a13f488b1b6db85fafee9776901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a6bb88a13f488b1b6db85fafee9776901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a6bb88a13f488b1b6db85fafee9776901">More...</a><br /></td></tr>
<tr class="separator:a6bb88a13f488b1b6db85fafee9776901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37437e73ebe3147274ed20e83752823"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:af37437e73ebe3147274ed20e83752823"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#af37437e73ebe3147274ed20e83752823">More...</a><br /></td></tr>
<tr class="separator:af37437e73ebe3147274ed20e83752823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf236dce4b8754efdbebf246fd1e8eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:aaf236dce4b8754efdbebf246fd1e8eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#aaf236dce4b8754efdbebf246fd1e8eac">More...</a><br /></td></tr>
<tr class="separator:aaf236dce4b8754efdbebf246fd1e8eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3371e02fe418cd474ebec96cc7ee9ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:ab3371e02fe418cd474ebec96cc7ee9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#ab3371e02fe418cd474ebec96cc7ee9ac">More...</a><br /></td></tr>
<tr class="separator:ab3371e02fe418cd474ebec96cc7ee9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbba157334ac7fb67534da626ef666e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a9cbba157334ac7fb67534da626ef666e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d5/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d380_1_1_0d435.html#a9cbba157334ac7fb67534da626ef666e">More...</a><br /></td></tr>
<tr class="separator:a9cbba157334ac7fb67534da626ef666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347e89c7ac7a200c307fab72aa56fe39"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a347e89c7ac7a200c307fab72aa56fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d6b6ce1930d4f0b9884719c800072d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a65d6b6ce1930d4f0b9884719c800072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb6d2b2afa56b109ec9d17bccb6e5fb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8eb6d2b2afa56b109ec9d17bccb6e5fb">ECX</a></td></tr>
<tr class="separator:a8eb6d2b2afa56b109ec9d17bccb6e5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0182643e7ee1a7e02000aea4c4834a7a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a089d5b6753d6f4383be519be264f69b8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab2ef964e8360f009c9cb5cf425faed64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:ab2ef964e8360f009c9cb5cf425faed64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ab2ef964e8360f009c9cb5cf425faed64">More...</a><br /></td></tr>
<tr class="separator:ab2ef964e8360f009c9cb5cf425faed64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae973c844e78236f39b68bcff7aacfc79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ae973c844e78236f39b68bcff7aacfc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ae973c844e78236f39b68bcff7aacfc79">More...</a><br /></td></tr>
<tr class="separator:ae973c844e78236f39b68bcff7aacfc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8038944095499f3e365be5c4eb1bfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a6d8038944095499f3e365be5c4eb1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a6d8038944095499f3e365be5c4eb1bfc">More...</a><br /></td></tr>
<tr class="separator:a6d8038944095499f3e365be5c4eb1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198ba485e47af59e225ed2face72a5a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a198ba485e47af59e225ed2face72a5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a198ba485e47af59e225ed2face72a5a3">More...</a><br /></td></tr>
<tr class="separator:a198ba485e47af59e225ed2face72a5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c81efc076221c0d5d5d18050f1c7fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a5c81efc076221c0d5d5d18050f1c7fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a5c81efc076221c0d5d5d18050f1c7fd6">More...</a><br /></td></tr>
<tr class="separator:a5c81efc076221c0d5d5d18050f1c7fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2c598b3ebbea009119250b1119df0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:afd2c598b3ebbea009119250b1119df0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#afd2c598b3ebbea009119250b1119df0b">More...</a><br /></td></tr>
<tr class="separator:afd2c598b3ebbea009119250b1119df0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6c5cea530ecde672375e8176e4bf90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a4a6c5cea530ecde672375e8176e4bf90"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a4a6c5cea530ecde672375e8176e4bf90">More...</a><br /></td></tr>
<tr class="separator:a4a6c5cea530ecde672375e8176e4bf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1baf31713fed0815d7beef04bb2febb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a1baf31713fed0815d7beef04bb2febb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a1baf31713fed0815d7beef04bb2febb7">More...</a><br /></td></tr>
<tr class="separator:a1baf31713fed0815d7beef04bb2febb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d08aae58293a79b139cebbdde81154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:af6d08aae58293a79b139cebbdde81154"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#af6d08aae58293a79b139cebbdde81154">More...</a><br /></td></tr>
<tr class="separator:af6d08aae58293a79b139cebbdde81154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba8881b860e25ae147e7f79c4e991ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:aeba8881b860e25ae147e7f79c4e991ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#aeba8881b860e25ae147e7f79c4e991ab">More...</a><br /></td></tr>
<tr class="separator:aeba8881b860e25ae147e7f79c4e991ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c50cd223bcd3a69497593f218f5568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a18c50cd223bcd3a69497593f218f5568"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a18c50cd223bcd3a69497593f218f5568">More...</a><br /></td></tr>
<tr class="separator:a18c50cd223bcd3a69497593f218f5568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3334d6aa9ff94b684a28ae14b11f5fe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a3334d6aa9ff94b684a28ae14b11f5fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a3334d6aa9ff94b684a28ae14b11f5fe9">More...</a><br /></td></tr>
<tr class="separator:a3334d6aa9ff94b684a28ae14b11f5fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccfed3721f2c8aa2aa715b883bd4c24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a9ccfed3721f2c8aa2aa715b883bd4c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a9ccfed3721f2c8aa2aa715b883bd4c24">More...</a><br /></td></tr>
<tr class="separator:a9ccfed3721f2c8aa2aa715b883bd4c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf59ac3894fc0a0f8bf32f765effa5bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:abf59ac3894fc0a0f8bf32f765effa5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#abf59ac3894fc0a0f8bf32f765effa5bc">More...</a><br /></td></tr>
<tr class="separator:abf59ac3894fc0a0f8bf32f765effa5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c1a91cdfba74a6ecc4aae2674dd0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a127c1a91cdfba74a6ecc4aae2674dd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a127c1a91cdfba74a6ecc4aae2674dd0b">More...</a><br /></td></tr>
<tr class="separator:a127c1a91cdfba74a6ecc4aae2674dd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab403ff6fc1806bb0354799d90a2cd59a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ab403ff6fc1806bb0354799d90a2cd59a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ab403ff6fc1806bb0354799d90a2cd59a">More...</a><br /></td></tr>
<tr class="separator:ab403ff6fc1806bb0354799d90a2cd59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83d8628ccb163144aff197db2f83bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ae83d8628ccb163144aff197db2f83bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ae83d8628ccb163144aff197db2f83bc4">More...</a><br /></td></tr>
<tr class="separator:ae83d8628ccb163144aff197db2f83bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44780c8da54f9f38082d6ca26be251d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a44780c8da54f9f38082d6ca26be251d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a44780c8da54f9f38082d6ca26be251d0">More...</a><br /></td></tr>
<tr class="separator:a44780c8da54f9f38082d6ca26be251d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42236137e4894d4e41c82ba69aa02a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a42236137e4894d4e41c82ba69aa02a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a42236137e4894d4e41c82ba69aa02a78">More...</a><br /></td></tr>
<tr class="separator:a42236137e4894d4e41c82ba69aa02a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc44f8b0c8743aad870dac54496a22d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:abfc44f8b0c8743aad870dac54496a22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#abfc44f8b0c8743aad870dac54496a22d">More...</a><br /></td></tr>
<tr class="separator:abfc44f8b0c8743aad870dac54496a22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516aa3fabebaa682c552fd7831b2b4a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a516aa3fabebaa682c552fd7831b2b4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a516aa3fabebaa682c552fd7831b2b4a8">More...</a><br /></td></tr>
<tr class="separator:a516aa3fabebaa682c552fd7831b2b4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5a093d22a213fa7d1537be629f446a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a0f5a093d22a213fa7d1537be629f446a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a0f5a093d22a213fa7d1537be629f446a">More...</a><br /></td></tr>
<tr class="separator:a0f5a093d22a213fa7d1537be629f446a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6854283f5cd13f5ee9a8cf7940e195c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:ac6854283f5cd13f5ee9a8cf7940e195c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ac6854283f5cd13f5ee9a8cf7940e195c">More...</a><br /></td></tr>
<tr class="separator:ac6854283f5cd13f5ee9a8cf7940e195c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd14be25ea7be24b71d5951b34a486c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a4cd14be25ea7be24b71d5951b34a486c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a4cd14be25ea7be24b71d5951b34a486c">More...</a><br /></td></tr>
<tr class="separator:a4cd14be25ea7be24b71d5951b34a486c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a591f538c608379dbca5e2600f00130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a2a591f538c608379dbca5e2600f00130"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a2a591f538c608379dbca5e2600f00130">More...</a><br /></td></tr>
<tr class="separator:a2a591f538c608379dbca5e2600f00130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebd1141aaa3b19508d8e743807535cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a7ebd1141aaa3b19508d8e743807535cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a7ebd1141aaa3b19508d8e743807535cb">More...</a><br /></td></tr>
<tr class="separator:a7ebd1141aaa3b19508d8e743807535cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa362c94a1d59899b650e70dd70cb9b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:aa362c94a1d59899b650e70dd70cb9b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#aa362c94a1d59899b650e70dd70cb9b94">More...</a><br /></td></tr>
<tr class="separator:aa362c94a1d59899b650e70dd70cb9b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b84116e34d2cb030550f5e414636d2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a4b84116e34d2cb030550f5e414636d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#a4b84116e34d2cb030550f5e414636d2c">More...</a><br /></td></tr>
<tr class="separator:a4b84116e34d2cb030550f5e414636d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76a5b3978fe7690a02f7d83683d5902"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:af76a5b3978fe7690a02f7d83683d5902"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#af76a5b3978fe7690a02f7d83683d5902">More...</a><br /></td></tr>
<tr class="separator:af76a5b3978fe7690a02f7d83683d5902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e1365aae889178e67836a787f610d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ab4e1365aae889178e67836a787f610d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d6/d2f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d381_1_1_0d460.html#ab4e1365aae889178e67836a787f610d5">More...</a><br /></td></tr>
<tr class="separator:ab4e1365aae889178e67836a787f610d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089d5b6753d6f4383be519be264f69b8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a089d5b6753d6f4383be519be264f69b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88f8b117ea94c89ed04c3ffde49cf49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab88f8b117ea94c89ed04c3ffde49cf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0182643e7ee1a7e02000aea4c4834a7a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0182643e7ee1a7e02000aea4c4834a7a">EDX</a></td></tr>
<tr class="separator:a0182643e7ee1a7e02000aea4c4834a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe88a6f088e92fed9b684402e789d03a">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe37189ea4f137b79e2afb0b2864b078">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8eb6d2b2afa56b109ec9d17bccb6e5fb">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0182643e7ee1a7e02000aea4c4834a7a">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a0182643e7ee1a7e02000aea4c4834a7a"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0182643e7ee1a7e02000aea4c4834a7a">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@381 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a8eb6d2b2afa56b109ec9d17bccb6e5fb"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8eb6d2b2afa56b109ec9d17bccb6e5fb">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@380 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abe37189ea4f137b79e2afb0b2864b078"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe37189ea4f137b79e2afb0b2864b078">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@377 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abe88a6f088e92fed9b684402e789d03a"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe88a6f088e92fed9b684402e789d03a">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@376 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe88a6f088e92fed9b684402e789d03a">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abe37189ea4f137b79e2afb0b2864b078">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8eb6d2b2afa56b109ec9d17bccb6e5fb">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0182643e7ee1a7e02000aea4c4834a7a">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="abe88a6f088e92fed9b684402e789d03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe88a6f088e92fed9b684402e789d03a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="abe37189ea4f137b79e2afb0b2864b078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe37189ea4f137b79e2afb0b2864b078">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a8eb6d2b2afa56b109ec9d17bccb6e5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb6d2b2afa56b109ec9d17bccb6e5fb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a0182643e7ee1a7e02000aea4c4834a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0182643e7ee1a7e02000aea4c4834a7a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
