{"Source Block": ["oh/elink/hdl/erx_io.v@73:83@HdlIdDef", "   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [9:0] \t rxi_delay_in;\n   wire [9:0] \t rxi_delay_out;\n   reg \t\t reset_sync;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@74:84", "   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [9:0] \t rxi_delay_in;\n   wire [9:0] \t rxi_delay_out;\n   reg \t\t reset_sync;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n"], ["oh/elink/hdl/erx_io.v@68:78", "   wire  \t rx_frame;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [9:0] \t rxi_delay_in;\n"], ["oh/elink/hdl/erx_io.v@75:85", "   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [9:0] \t rxi_delay_in;\n   wire [9:0] \t rxi_delay_out;\n   reg \t\t reset_sync;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n   \n"], ["oh/elink/hdl/erx_io.v@72:82", "   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [9:0] \t rxi_delay_in;\n   wire [9:0] \t rxi_delay_out;\n   reg \t\t reset_sync;\n   \n    //#####################\n"]], "Diff Content": {"Delete": [[78, "   wire [9:0] \t rxi_delay_in;\n"]], "Add": []}}