<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>transistor-level circuits | Genetic Logic Lab</title><link>/tag/transistor-level-circuits/</link><atom:link href="/tag/transistor-level-circuits/index.xml" rel="self" type="application/rss+xml"/><description>transistor-level circuits</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Oct 2000 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>transistor-level circuits</title><link>/tag/transistor-level-circuits/</link></image><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item></channel></rss>