QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 19:12:19 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 2, found 0.
Incremental compilation check found no design-units (out of 5) may be reused.
Optimizing 5 design-units (inlining 2/4 module instances):
-- Optimizing module M(fast)
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
** Warning: testcases/assign_packed_port.sv(22): (vopt-2576) [BSOB] - Bit-select into 'p.x' is out of bounds.
-- Inlining interface I(fast__1)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 19:12:20 on Jun 23,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 8
