# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab4/Lab4.srcs/sources_1/new/signature_analyzer.vhd" \
"../../../../../Lab4/Lab4.srcs/sim_1/new/signature_test.vhd" \

# Do not sort compile order
nosort
