				;
				;	Disassembled by:
				;		DASMx object code disassembler
				;		(c) Copyright 1996-2003   Conquest Consultants
				;		Version 1.40 (Oct 18 2003)
				;
				;	File:		halfchuckorange.bin
				;
				;	Size:		1024 bytes
				;	Checksum:	58C0
				;	CRC-32:		92503808
				;
				;	Date:		Thu Feb 29 14:34:31 2024
				;
				;	CPU:		MOS Technology 6502 (MCS6500 family)
				;
				;
				;
					org	$1C00
				;
1C00				RESET:
1C00 : D8		" "		cld
1C01 : 78		"x"		sei
1C02 : A2 F0		"  "		ldx	#$F0
1C04 : 9A		" "		txs
1C05 : A9 00		"  "		lda	#$00
1C07 : A2 10		"  "		ldx	#$10
1C09				L1C09:
1C09 : 95 00		"  "		sta	RAM_start,x
1C0B : E8		" "		inx
1C0C : E0 80		"  "		cpx	#$80
1C0E : D0 F9		"  "		bne	L1C09

1C10 : A9 00		"  "		lda	#$00
1C12 : 8D 01 03		"   "		sta	transport_control_reg_a
1C15 : 8D 00 03		"   "		sta	transport_periph/ddr_reg_a
1C18 : 8D 81 03		"   "		sta	audio_control_reg_a
1C1B : 8D 80 03		"   "		sta	audio_periph/ddr_reg_a
1C1E : 8D 83 03		"   "		sta	audio_control_reg_b
1C21 : 8D 05 02		"   "		sta	U18_edge_detect_control_DI_pos
1C24 : 8D 03 03		"   "		sta	transport_control_reg_b
1C27 : 8D 01 02		"   "		sta	U18_DDRA

1C2A : A9 02		"  "		lda	#$02
1C2C : 8D 81 02		"   "		sta	U19_DDRA

1C2F : A9 FF		"  "		lda	#$FF
1C31 : 8D 82 03		"   "		sta	audio_periph/ddr_reg_b
1C34 : 8D 03 02		"   "		sta	U18_DDRB
1C37 : 8D 83 02		"   "		sta	U19_DDRB

1C3A : A9 FC		"  "		lda	#$FC
1C3C : 8D 02 03		"   "		sta	transport_periph/ddr_reg_b

1C3F : A9 2E		" ."		lda	#$2E
1C41 : 8D 01 03		"   "		sta	transport_control_reg_a
1C44 : 8D 03 03		"   "		sta	transport_control_reg_b
1C47 : 8D 83 03		"   "		sta	audio_control_reg_b
1C4A : 8D 81 03		"   "		sta	audio_control_reg_a

1C4D : A9 64		" d"		lda	#$64
1C4F : 85 53		" S"		sta	RAM_53

1C51 : A9 30		" 0"		lda	#$30
1C53 : 85 56		" V"		sta	RAM_56

1C55 : A9 64		" d"		lda	#$64
1C57 : 85 55		" U"		sta	RAM_55

1C59 : A9 10		"  "		lda	#$10
1C5B : 85 63		" c"		sta	RAM_63

1C5D : A9 10		"  "		lda	#$10
1C5F : 20 55 1D		" U "		jsr	L1D55

1C62 : A9 28		" ("		lda	#$28
1C64 : 85 54		" T"		sta	RAM_54
1C66 : A9 64		" d"		lda	#$64
1C68 : 85 53		" S"		sta	RAM_53
1C6A				L1C6A:
1C6A : 20 6B 1E		" k "		jsr	L1E6B
1C6D : A5 54		" T"		lda	RAM_54
1C6F : D0 F9		"  "		bne	L1C6A
1C71				L1C71:
1C71 : A9 40		" @"		lda	#$40
1C73 : 20 69 1D		" i "		jsr	L1D69
1C76				L1C76:
1C76 : A9 00		"  "		lda	#$00
1C78 : 85 58		" X"		sta	RAM_58
1C7A				L1C7A:
1C7A : 20 6B 1E		" k "		jsr	L1E6B
1C7D : AD 03 03		"   "		lda	transport_control_reg_b
1C80 : 10 F8		"  "		bpl	L1C7A
1C82 : A9 06		"  "		lda	#$06
1C84 : 85 54		" T"		sta	RAM_54
1C86 : A9 64		" d"		lda	#$64
1C88 : 85 53		" S"		sta	RAM_53
1C8A				L1C8A:
1C8A : 20 6B 1E		" k "		jsr	L1E6B
1C8D : AD 03 03		"   "		lda	transport_control_reg_b
1C90 : 10 0B		"  "		bpl	L1C9D
1C92 : E6 58		" X"		inc	RAM_58
1C94 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1C97 : A5 58		" X"		lda	RAM_58
1C99 : C9 64		" d"		cmp	#$64
1C9B : B0 0B		"  "		bcs	L1CA8
1C9D				L1C9D:
1C9D : A5 54		" T"		lda	RAM_54
1C9F : D0 E9		"  "		bne	L1C8A
1CA1 : 4C 76 1C		"Lv "		jmp	L1C76
				;
1CA4 : C9 60 90 00	" `  "		db	$C9, $60, $90, $00
; This is most likely useless code that was skipped
;1CA4 : C9 60		" `"		cmp	#$60
;1CA6 : 90 00		"  "		bcc	L1CA8

1CA8				L1CA8:
1CA8 : A9 20		"  "		lda	#$20
1CAA : 20 69 1D		" i "		jsr	L1D69
1CAD : A9 19		"  "		lda	#$19
1CAF : 85 54		" T"		sta	RAM_54
1CB1 : A9 64		" d"		lda	#$64
1CB3 : 85 53		" S"		sta	RAM_53
1CB5				L1CB5:
1CB5 : 20 6B 1E		" k "		jsr	L1E6B
1CB8 : A5 54		" T"		lda	RAM_54
1CBA : D0 F9		"  "		bne	L1CB5
1CBC : A9 00		"  "		lda	#$00
1CBE : 85 59		" Y"		sta	RAM_59
1CC0 : 20 78 1D		" x "		jsr	L1D78
1CC3 : E6 59		" Y"		inc	RAM_59
1CC5 : A9 10		"  "		lda	#$10
1CC7 : 20 55 1D		" U "		jsr	L1D55
1CCA : A9 80		"  "		lda	#$80
1CCC : 20 55 1D		" U "		jsr	L1D55
1CCF : 20 A6 1D		"   "		jsr	L1DA6
1CD2 : A9 10		"  "		lda	#$10
1CD4 : 20 55 1D		" U "		jsr	L1D55
1CD7 : 20 32 1D		" 2 "		jsr	L1D32
1CDA				L1CDA:
1CDA : 20 6B 1E		" k "		jsr	L1E6B
1CDD : 20 0C 1F		"   "		jsr	L1F0C
1CE0 : A5 5A		" Z"		lda	RAM_5A
1CE2 : D0 10		"  "		bne	L1CF4
1CE4 : A9 02		"  "		lda	#$02
1CE6 : 8D 80 02		"   "		sta	U19_PORTA
1CE9 : A9 00		"  "		lda	#$00
1CEB : 8D 02 02		"   "		sta	U18_PORTB
1CEE : A5 56		" V"		lda	RAM_56
1CF0 : D0 E8		"  "		bne	L1CDA
1CF2 : E6 5A		" Z"		inc	RAM_5A
1CF4				L1CF4:
1CF4 : 20 32 1D		" 2 "		jsr	L1D32
1CF7 : A9 00		"  "		lda	#$00
1CF9 : 8D 80 02		"   "		sta	U19_PORTA
1CFC : A9 80		"  "		lda	#$80
1CFE : 8D 02 02		"   "		sta	U18_PORTB
1D01 : A9 80		"  "		lda	#$80
1D03 : 20 55 1D		" U "		jsr	L1D55
1D06 : 20 A6 1D		"   "		jsr	L1DA6
1D09 : C6 5A		" Z"		dec	RAM_5A
1D0B : 20 CC 1D		"   "		jsr	L1DCC
1D0E : 20 32 1D		" 2 "		jsr	L1D32
1D11 : A9 30		" 0"		lda	#$30
1D13 : 85 56		" V"		sta	RAM_56
1D15 : A9 64		" d"		lda	#$64
1D17 : 85 55		" U"		sta	RAM_55
1D19 : E6 59		" Y"		inc	RAM_59
1D1B : A5 59		" Y"		lda	RAM_59
1D1D : C9 1A		"  "		cmp	#$1A
1D1F : 90 03		"  "		bcc	L1D24
1D21 : 4C 71 1C		"Lq "		jmp	L1C71
				;
1D24				L1D24:
1D24 : 20 A6 1D		"   "		jsr	L1DA6
1D27 : A9 10		"  "		lda	#$10
1D29 : 20 55 1D		" U "		jsr	L1D55
1D2C : 20 C3 1E		"   "		jsr	L1EC3
1D2F : 4C DA 1C		"L  "		jmp	L1CDA
				;
1D32				L1D32:
1D32 : A2 00		"  "		ldx	#$00
1D34				L1D34:
1D34 : A9 30		" 0"		lda	#$30
1D36 : 95 81		"  "		sta	board_0_control_reg_a,x
1D38 : 95 83		"  "		sta	board_0_control_reg_b,x
1D3A : A9 FF		"  "		lda	#$FF
1D3C : 95 80		"  "		sta	board_0_periph/ddr_reg_a,x
1D3E : 95 82		"  "		sta	board_0_periph/ddr_reg_b,x
1D40 : A9 34		" 4"		lda	#$34
1D42 : 95 81		"  "		sta	board_0_control_reg_a,x
1D44 : 95 83		"  "		sta	board_0_control_reg_b,x
1D46 : A9 00		"  "		lda	#$00
1D48 : 95 80		"  "		sta	board_0_periph/ddr_reg_a,x
1D4A : 95 82		"  "		sta	board_0_periph/ddr_reg_b,x
1D4C : E8		" "		inx
1D4D : E8		" "		inx
1D4E : E8		" "		inx
1D4F : E8		" "		inx
1D50 : E0 20		"  "		cpx	#$20
1D52 : 90 E0		"  "		bcc	L1D34
1D54 : 60		"`"		rts
				;
1D55				L1D55:
1D55 : 8D 02 03		"   "		sta	transport_periph/ddr_reg_b
1D58 : A9 FF		"  "		lda	#$FF
1D5A : 85 50		" P"		sta	RAM_50
1D5C				L1D5C:
1D5C : 20 6B 1E		" k "		jsr	L1E6B
1D5F : A5 50		" P"		lda	RAM_50
1D61 : D0 F9		"  "		bne	L1D5C
1D63 : A9 00		"  "		lda	#$00
1D65 : 8D 02 03		"   "		sta	transport_periph/ddr_reg_b
1D68 : 60		"`"		rts
				;
1D69				L1D69:
1D69 : 8D 02 03		"   "		sta	transport_periph/ddr_reg_b
1D6C : A9 FA		"  "		lda	#$FA
1D6E : 85 50		" P"		sta	RAM_50
1D70				L1D70:
1D70 : 20 6B 1E		" k "		jsr	L1E6B
1D73 : A5 50		" P"		lda	RAM_50
1D75 : D0 F9		"  "		bne	L1D70
1D77 : 60		"`"		rts
				;
1D78				L1D78:
1D78 : A9 00		"  "		lda	#$00
1D7A : 85 58		" X"		sta	RAM_58
1D7C				L1D7C:
1D7C : 20 6B 1E		" k "		jsr	L1E6B
1D7F : AD 03 03		"   "		lda	transport_control_reg_b
1D82 : 10 F8		"  "		bpl	L1D7C
1D84 : A9 FA		"  "		lda	#$FA
1D86 : 85 50		" P"		sta	RAM_50
1D88				L1D88:
1D88 : 20 6B 1E		" k "		jsr	L1E6B
1D8B : AD 03 03		"   "		lda	transport_control_reg_b
1D8E : 10 0B		"  "		bpl	L1D9B
1D90 : E6 58		" X"		inc	RAM_58
1D92 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1D95 : A5 58		" X"		lda	RAM_58
1D97 : C9 60		" `"		cmp	#$60
1D99 : B0 0A		"  "		bcs	L1DA5
1D9B				L1D9B:
1D9B : A5 50		" P"		lda	RAM_50
1D9D : D0 E9		"  "		bne	L1D88
1D9F : A5 58		" X"		lda	RAM_58
1DA1 : C9 20		"  "		cmp	#$20
1DA3 : 90 D3		"  "		bcc	L1D78
1DA5				L1DA5:
1DA5 : 60		"`"		rts
				;
1DA6				L1DA6:
1DA6 : A9 FA		"  "		lda	#$FA
1DA8 : 85 50		" P"		sta	RAM_50
1DAA				L1DAA:
1DAA : 20 6B 1E		" k "		jsr	L1E6B
1DAD : A5 50		" P"		lda	RAM_50
1DAF : D0 F9		"  "		bne	L1DAA
1DB1				L1DB1:
1DB1 : 20 6B 1E		" k "		jsr	L1E6B
1DB4 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1DB7 : 6A		"j"		ror	a
1DB8 : 90 F7		"  "		bcc	L1DB1
1DBA : A9 A0		"  "		lda	#$A0
1DBC : 85 50		" P"		sta	RAM_50
1DBE				L1DBE:
1DBE : 20 6B 1E		" k "		jsr	L1E6B
1DC1 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1DC4 : 6A		"j"		ror	a
1DC5 : 90 EA		"  "		bcc	L1DB1
1DC7 : A5 50		" P"		lda	RAM_50
1DC9 : D0 F3		"  "		bne	L1DBE
1DCB : 60		"`"		rts
				;
1DCC				L1DCC:
1DCC : AD 00 03		"   "		lda	transport_periph/ddr_reg_a
1DCF : A9 40		" @"		lda	#$40
1DD1 : 85 82		"  "		sta	board_0_periph/ddr_reg_b
1DD3 : 85 86		"  "		sta	board_1_periph/ddr_reg_b
1DD5 : 85 8A		"  "		sta	board_2_periph/ddr_reg_b
1DD7 : 85 8E		"  "		sta	board_3_periph/ddr_reg_b
1DD9				L1DD9:
1DD9 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1DDC : 4A		"J"		lsr	a
1DDD : 90 11		"  "		bcc	L1DF0
1DDF : 20 0C 1F		"   "		jsr	L1F0C
1DE2 : 20 6B 1E		" k "		jsr	L1E6B
1DE5 : AD 01 03		"   "		lda	transport_control_reg_a
1DE8 : 10 EF		"  "		bpl	L1DD9
1DEA : 20 02 1E		"   "		jsr	L1E02
1DED : 4C D9 1D		"L  "		jmp	L1DD9
				;
1DF0				L1DF0:
1DF0 : A9 64		" d"		lda	#$64
1DF2 : 85 50		" P"		sta	RAM_50
1DF4				L1DF4:
1DF4 : 20 6B 1E		" k "		jsr	L1E6B
1DF7 : AD 02 03		"   "		lda	transport_periph/ddr_reg_b
1DFA : 4A		"J"		lsr	a
1DFB : B0 CF		"  "		bcs	L1DCC
1DFD : A5 50		" P"		lda	RAM_50
1DFF : D0 F3		"  "		bne	L1DF4
1E01 : 60		"`"		rts
				;
1E02				L1E02:
1E02 : AD 00 03		"   "		lda	transport_periph/ddr_reg_a
1E05 : 29 7F		") "		and	#$7F
1E07 : 85 5C		" \"		sta	RAM_5C
1E09 : 29 7E		")~"		and	#$7E
1E0B : C9 22		" ""		cmp	#$22
1E0D : F0 3A		" :"		beq	L1E49
1E0F : C9 32		" 2"		cmp	#$32
1E11 : 90 4F		" O"		bcc	L1E62
1E13 : C9 3A		" :"		cmp	#$3A
1E15 : 90 32		" 2"		bcc	L1E49
1E17 : A5 5C		" \"		lda	RAM_5C
1E19 : C9 41		" A"		cmp	#$41
1E1B : 90 45		" E"		bcc	L1E62
1E1D : C9 51		" Q"		cmp	#$51
1E1F : B0 41		" A"		bcs	L1E62
1E21 : A6 64		" d"		ldx	RAM_64
1E23 : 38		"8"		sec
1E24 : E9 41		" A"		sbc	#$41
1E26 : C9 08		"  "		cmp	#$08
1E28 : 90 02		"  "		bcc	L1E2C
1E2A : E8		" "		inx
1E2B : E8		" "		inx
1E2C				L1E2C:
1E2C : 29 07		") "		and	#$07
1E2E : A8		" "		tay
1E2F : B9 63 1E		" c "		lda	X1E63,y
1E32 : 85 5D		" ]"		sta	RAM_5D
1E34 : A5 5E		" ^"		lda	RAM_5E
1E36 : 4A		"J"		lsr	a
1E37 : B0 09		"  "		bcs	L1E42
1E39 : A5 5D		" ]"		lda	RAM_5D
1E3B : 49 FF		"I "		eor	#$FF
1E3D : 35 00		"5 "		and	RAM_start,x
1E3F : 95 00		"  "		sta	RAM_start,x
1E41 : 60		"`"		rts
				;
1E42				L1E42:
1E42 : A5 5D		" ]"		lda	RAM_5D
1E44 : 15 00		"  "		ora	RAM_start,x
1E46 : 95 00		"  "		sta	RAM_start,x
1E48 : 60		"`"		rts
				;
1E49				L1E49:
1E49 : A5 5C		" \"		lda	RAM_5C
1E4B : 85 5E		" ^"		sta	RAM_5E
1E4D : 29 7E		")~"		and	#$7E
1E4F : C9 22		" ""		cmp	#$22
1E51 : D0 05		"  "		bne	L1E58
1E53 : A9 98		"  "		lda	#$98
1E55 : 85 64		" d"		sta	RAM_64
1E57 : 60		"`"		rts
				;
1E58				L1E58:
1E58 : 38		"8"		sec
1E59 : E9 32		" 2"		sbc	#$32
1E5B : 0A		" "		asl	a
1E5C : 18		" "		clc
1E5D : 69 80		"i "		adc	#$80
1E5F : 85 64		" d"		sta	RAM_64
1E61 : 60		"`"		rts
1E62				L1E62:
1E62 : 60		"`"		rts
				;
1E63				X1E63:
1E63 : 01 02 04 08	"    "		db	$01, $02, $04, $08
1E67 : 10 20 40 80	"  @ "		db	$10, $20, $40, $80
				;
1E6B				L1E6B:
1E6B : AD 05 02		"   "		lda	U18_edge_detect_control_DI_pos
1E6E : 85 5F		" _"		sta	RAM_5F
1E70 : F0 50		" P"		beq	L1EC2
1E72 : A5 5B		" ["		lda	RAM_5B
1E74 : 30 0E		"0 "		bmi	L1E84
1E76 : A5 5F		" _"		lda	RAM_5F
1E78 : 29 40		")@"		and	#$40
1E7A : F0 16		"  "		beq	L1E92
1E7C : A9 80		"  "		lda	#$80
1E7E : 85 5B		" ["		sta	RAM_5B
1E80 : A9 FA		"  "		lda	#$FA
1E82 : 85 51		" Q"		sta	RAM_51
1E84				L1E84:
1E84 : A5 51		" Q"		lda	RAM_51
1E86 : D0 06		"  "		bne	L1E8E
1E88 : A9 00		"  "		lda	#$00
1E8A : 85 5B		" ["		sta	RAM_5B
1E8C : E6 5A		" Z"		inc	RAM_5A
1E8E				L1E8E:
1E8E : A5 5F		" _"		lda	RAM_5F
1E90 : 10 30		" 0"		bpl	L1EC2
1E92				L1E92:
1E92 : AD 04 02		"   "		lda	U18_edge_detect_control_DI_neg
1E95 : 49 FF		"I "		eor	#$FF
1E97 : 4A		"J"		lsr	a
1E98 : 4A		"J"		lsr	a
1E99 : 4A		"J"		lsr	a
1E9A : 85 57		" W"		sta	RAM_57
1E9C : 90 02		"  "		bcc	L1EA0
1E9E : E6 57		" W"		inc	RAM_57
1EA0				L1EA0:
1EA0 : A9 7A		" z"		lda	#$7A
1EA2 : 38		"8"		sec
1EA3 : E5 57		" W"		sbc	RAM_57
1EA5 : 8D 15 02		"   "		sta	U18_timer_8T_DI
1EA8 : C6 50		" P"		dec	RAM_50
1EAA : C6 51		" Q"		dec	RAM_51
1EAC : C6 52		" R"		dec	RAM_52
1EAE : C6 53		" S"		dec	RAM_53
1EB0 : D0 10		"  "		bne	L1EC2
1EB2 : A9 64		" d"		lda	#$64
1EB4 : 85 53		" S"		sta	RAM_53
1EB6 : C6 54		" T"		dec	RAM_54
1EB8 : C6 55		" U"		dec	RAM_55
1EBA : D0 06		"  "		bne	L1EC2
1EBC : A9 64		" d"		lda	#$64
1EBE : 85 55		" U"		sta	RAM_55
1EC0 : C6 56		" V"		dec	RAM_56
1EC2				L1EC2:
1EC2 : 60		"`"		rts
				;
1EC3				L1EC3:
1EC3 : A9 00		"  "		lda	#$00
1EC5 : 85 61		" a"		sta	RAM_61
1EC7 : 85 62		" b"		sta	RAM_62
1EC9 : A9 0A		"  "		lda	#$0A
1ECB : 85 54		" T"		sta	RAM_54
1ECD : A9 64		" d"		lda	#$64
1ECF : 85 53		" S"		sta	RAM_53
1ED1				L1ED1:
1ED1 : 20 6B 1E		" k "		jsr	L1E6B
1ED4 : A5 54		" T"		lda	RAM_54
1ED6 : D0 F9		"  "		bne	L1ED1
1ED8 : A9 0A		"  "		lda	#$0A
1EDA : 85 54		" T"		sta	RAM_54
1EDC : A9 64		" d"		lda	#$64
1EDE : 85 53		" S"		sta	RAM_53
1EE0 : A5 62		" b"		lda	RAM_62
1EE2 : C9 08		"  "		cmp	#$08
1EE4 : F0 15		"  "		beq	L1EFB
1EE6 : E6 62		" b"		inc	RAM_62
1EE8 : A2 09		"  "		ldx	#$09
1EEA : 38		"8"		sec
1EEB : AD 80 03		"   "		lda	audio_periph/ddr_reg_a
1EEE				L1EEE:
1EEE : 2A		"*"		rol	a
1EEF : CA		" "		dex
1EF0 : 90 FC		"  "		bcc	L1EEE
1EF2 : 18		" "		clc
1EF3 : 8A		" "		txa
1EF4 : 65 61		"ea"		adc	RAM_61
1EF6 : 85 61		" a"		sta	RAM_61
1EF8 : 4C D1 1E		"L  "		jmp	L1ED1
				;
1EFB				L1EFB:
1EFB : 46 61		"Fa"		lsr	RAM_61
1EFD : 46 61		"Fa"		lsr	RAM_61
1EFF : 46 61		"Fa"		lsr	RAM_61
1F01 : A5 61		" a"		lda	RAM_61
1F03 : 85 60		" `"		sta	RAM_60
1F05 : A9 00		"  "		lda	#$00
1F07 : 85 61		" a"		sta	RAM_61
1F09 : 85 62		" b"		sta	RAM_62
1F0B : 60		"`"		rts
				;
1F0C				L1F0C:
1F0C : AD 80 02		"   "		lda	U19_PORTA
1F0F : 49 FF		"I "		eor	#$FF
1F11 : 4A		"J"		lsr	a
1F12 : 4A		"J"		lsr	a
1F13 : 4A		"J"		lsr	a
1F14 : 4A		"J"		lsr	a
1F15 : 18		" "		clc
1F16 : 65 60		"e`"		adc	RAM_60
1F18 : AA		" "		tax
1F19 : BD 3F 1F		" ? "		lda	X1F3F,x
1F1C : 85 63		" c"		sta	RAM_63
1F1E : A5 52		" R"		lda	RAM_52
1F20 : D0 16		"  "		bne	L1F38
1F22 : A9 0A		"  "		lda	#$0A
1F24 : 85 52		" R"		sta	RAM_52
1F26 : A5 63		" c"		lda	RAM_63
1F28 : CD 82 03		"   "		cmp	audio_periph/ddr_reg_b
1F2B : 90 08		"  "		bcc	L1F35
1F2D : F0 09		"  "		beq	L1F38
1F2F : EE 82 03		"   "		inc	audio_periph/ddr_reg_b
1F32 : 4C 38 1F		"L8 "		jmp	L1F38
				;
1F35				L1F35:
1F35 : CE 82 03		"   "		dec	audio_periph/ddr_reg_b
1F38				L1F38:
1F38 : AD 82 03		"   "		lda	audio_periph/ddr_reg_b
1F3B : 8D 82 02		"   "		sta	U19_PORTB
1F3E : 60		"`"		rts
				;
1F3F				X1F3F:
1F3F : 03 04 06 08	"    "		db	$03, $04, $06, $08
1F43 : 10 16 20 2D	"   -"		db	$10, $16, $20, $2D
1F47 : 40 5A 80 BF	"@Z  "		db	$40, $5A, $80, $BF
1F4B : FF FF FF FF	"    "		db	$FF, $FF, $FF, $FF
1F4F : FF 00 00 00	"    "		db	$FF, $00, $00, $00
1F53 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F57 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F5B : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F5F : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F63 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F67 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F6B : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F6F : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F73 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F77 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F7B : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F7F : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F83 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F87 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F8B : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F8F : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F93 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F97 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F9B : 00 00 00 00	"    "		db	$00, $00, $00, $00
1F9F : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FA3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FA7 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FAB : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FAF : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FB3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FB7 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FBB : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FBF : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FC3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FC7 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FCB : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FCF : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FD3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FD7 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FDB : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FDF : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FE3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FE7 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FEB : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FEF : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FF3 : 00 00 00 00	"    "		db	$00, $00, $00, $00
1FF7 : 00 00 00		"   "		db	$00, $00, $00
1FFA				NMIVEC:
1FFA : 00 00		"  "		dw	RAM_start
1FFC				RESETVEC:
1FFC : 00 1C		"  "		dw	RESET
1FFE				IRQVEC:
1FFE : 00 00		"  "		dw	RAM_start

;--------------------------------------------------------------
Symbol table
============

Value		Type	Name
-----		----	----
0000		Data	RAM_start
0002		Data	RAM_02
0008		Data	RAM_08
0050		Data	RAM_50
0051		Data	RAM_51
0052		Data	RAM_52
0053		Data	RAM_53
0054		Data	RAM_54
0055		Data	RAM_55
0056		Data	RAM_56
0057		Data	RAM_57
0058		Data	RAM_58
0059		Data	RAM_59
005A		Data	RAM_5A
005B		Data	RAM_5B
005C		Data	RAM_5C
005D		Data	RAM_5D
005E		Data	RAM_5E
005F		Data	RAM_5F
0060		Data	RAM_60
0061		Data	RAM_61
0062		Data	RAM_62
0063		Data	RAM_63
0064		Data	RAM_64
0080		Data	board_0_periph/ddr_reg_a
0081		Data	board_0_control_reg_a
0082		Data	board_0_periph/ddr_reg_b
0083		Data	board_0_control_reg_b
0086		Data	board_1_periph/ddr_reg_b
008A		Data	board_2_periph/ddr_reg_b
008E		Data	board_3_periph/ddr_reg_b
0200		Data	U18_PORTA
0201		Data	U18_DDRA
0202		Data	U18_PORTB
0203		Data	U18_DDRB
0204		Data	U18_edge_detect_control_DI_neg
0205		Data	U18_edge_detect_control_DI_pos
0215		Data	U18_timer_8T_DI
0280		Data	U19_PORTA
0281		Data	U19_DDRA
0282		Data	U19_PORTB
0283		Data	U19_DDRB
0300		Data	transport_periph/ddr_reg_a
0301		Data	transport_control_reg_a
0302		Data	transport_periph/ddr_reg_b
0303		Data	transport_control_reg_b
0380		Data	audio_periph/ddr_reg_a
0381		Data	audio_control_reg_a
0382		Data	audio_periph/ddr_reg_b
0383		Data	audio_control_reg_b
1C00		Code	RESET
1C09		Code	L1C09
1C6A		Code	L1C6A
1C71		Code	L1C71
1C76		Code	L1C76
1C7A		Code	L1C7A
1C8A		Code	L1C8A
1C9D		Code	L1C9D
1CA8		Code	L1CA8
1CB5		Code	L1CB5
1CDA		Code	L1CDA
1CF4		Code	L1CF4
1D24		Code	L1D24
1D32		Code	L1D32
1D34		Code	L1D34
1D55		Code	L1D55
1D5C		Code	L1D5C
1D69		Code	L1D69
1D70		Code	L1D70
1D78		Code	L1D78
1D7C		Code	L1D7C
1D88		Code	L1D88
1D9B		Code	L1D9B
1DA5		Code	L1DA5
1DA6		Code	L1DA6
1DAA		Code	L1DAA
1DB1		Code	L1DB1
1DBE		Code	L1DBE
1DCC		Code	L1DCC
1DD9		Code	L1DD9
1DF0		Code	L1DF0
1DF4		Code	L1DF4
1E02		Code	L1E02
1E2C		Code	L1E2C
1E42		Code	L1E42
1E49		Code	L1E49
1E58		Code	L1E58
1E62		Code	L1E62
1E63		Data	X1E63
1E6B		Code	L1E6B
1E84		Code	L1E84
1E8E		Code	L1E8E
1E92		Code	L1E92
1EA0		Code	L1EA0
1EC2		Code	L1EC2
1EC3		Code	L1EC3
1ED1		Code	L1ED1
1EEE		Code	L1EEE
1EFB		Code	L1EFB
1F0C		Code	L1F0C
1F35		Code	L1F35
1F38		Code	L1F38
1F3F		Data	X1F3F
1FFA		Data	NMIVEC
1FFC		Data	RESETVEC
1FFE		Data	IRQVEC
FFFC		Code	reset

Number of symbols:			107

;--------------------------------------------------------------
