Start time: 03:59:01 on Mar 28,2017
qverilog -f example_05-21_run.f 
-- Compiling module signed_comparator
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   30ns: s=5  u=1:  EXPECT: {lt,eq,gt} = 001, ACTUAL: 001  OK
# At   50ns: s=1  u=5:  EXPECT: {lt,eq,gt} = 100, ACTUAL: 100  OK
# At   70ns: s=-1  u=5:  EXPECT: {lt,eq,gt} = 100, ACTUAL: 100  OK
# At   90ns: s=-1  u=255:  EXPECT: {lt,eq,gt} = 010, ACTUAL: 010  OK
# ** Note: $finish    : example_05-21_testbench.sv(46)
#    Time: 100 ns  Iteration: 1  Instance: /top/test
# End time: 03:59:03 on Mar 28,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
