// Seed: 1437568741
module module_0;
  wand id_1 = 1;
  assign module_2.id_1 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
module module_2 (
    input logic id_0
    , id_4,
    input tri0  id_1,
    input tri1  id_2
);
  wire id_5, id_6;
  module_0 modCall_1 ();
  always_comb id_4 <= id_0;
  assign id_4 = 1'b0;
  logic id_7 = id_0;
  wire  id_8 = id_8;
endmodule
