

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Thu Feb 13 18:45:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %encryptedSignal, i32 666, i32 17, i32 4294967295"   --->   Operation 7 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 0, i5 %i" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 8 'store' 'store_ln64' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 15, i5 %j" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 9 'store' 'store_ln64' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i11"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.86ns)   --->   "%icmp_ln64 = icmp_eq  i5 %i_2, i5 16" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 12 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.86ns)   --->   "%add_ln64 = add i5 %i_2, i5 1" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 13 'add' 'add_ln64' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.i11.split, void %_Z18chaoticPermutationPKdPdS1_.exit.exitStub" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 14 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 15 'load' 'j_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %j_load" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 16 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%multipliedSignal_addr = getelementptr i64 %multipliedSignal, i64 0, i64 %zext_ln64" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 17 'getelementptr' 'multipliedSignal_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%multipliedSignal_load = load i4 %multipliedSignal_addr" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 18 'load' 'multipliedSignal_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.86ns)   --->   "%add_ln64_1 = add i5 %j_load, i5 31" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 19 'add' 'add_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 %add_ln64, i5 %i" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 20 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 %add_ln64_1, i5 %j" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 21 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i5 %i_2" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 22 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 23 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 25 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%multipliedSignal_load = load i4 %multipliedSignal_addr" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 26 'load' 'multipliedSignal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %multipliedSignal_load" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 27 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%encryptedSignal_addr = getelementptr i64 %encryptedSignal, i64 0, i64 %zext_ln64_1" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 28 'getelementptr' 'encryptedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln65 = store i64 %bitcast_ln65, i4 %encryptedSignal_addr" [encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116]   --->   Operation 29 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc.i11" [encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.082ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116) of constant 0 on local variable 'i', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116 [6]  (1.610 ns)
	'load' operation 5 bit ('i', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116) on local variable 'i', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116) [11]  (1.861 ns)
	'store' operation 0 bit ('store_ln64', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116) of variable 'add_ln64', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116 on local variable 'i', encrymodify/encryfinal.cpp:64->encrymodify/encryfinal.cpp:116 [27]  (1.610 ns)

 <State 2>: 6.514ns
The critical path consists of the following:
	'load' operation 64 bit ('multipliedSignal_load', encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116) on array 'multipliedSignal' [22]  (3.257 ns)
	'store' operation 0 bit ('store_ln65', encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116) of variable 'bitcast_ln65', encrymodify/encryfinal.cpp:65->encrymodify/encryfinal.cpp:116 on array 'encryptedSignal' [25]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
