var a102271 =
[
    [ "ADC Peripheral Access Layer", "d4/d6b/a102272.html", "d4/d6b/a102272" ],
    [ "CMP Peripheral Access Layer", "da/dd5/a102274.html", "da/dd5/a102274" ],
    [ "DAC Peripheral Access Layer", "d6/d88/a102276.html", "d6/d88/a102276" ],
    [ "DMA Peripheral Access Layer", "dc/de6/a102278.html", "dc/de6/a102278" ],
    [ "DMAMUX Peripheral Access Layer", "d5/db1/a102280.html", "d5/db1/a102280" ],
    [ "FGPIO Peripheral Access Layer", "d0/df8/a102282.html", "d0/df8/a102282" ],
    [ "FTFA Peripheral Access Layer", "de/dce/a102284.html", "de/dce/a102284" ],
    [ "GPIO Peripheral Access Layer", "db/d05/a102286.html", "db/d05/a102286" ],
    [ "I2C Peripheral Access Layer", "d0/d5a/a102288.html", "d0/d5a/a102288" ],
    [ "I2S Peripheral Access Layer", "d2/d13/a102290.html", "d2/d13/a102290" ],
    [ "LLWU Peripheral Access Layer", "df/d79/a102292.html", "df/d79/a102292" ],
    [ "LPTMR Peripheral Access Layer", "d0/d8f/a102294.html", "d0/d8f/a102294" ],
    [ "MCG Peripheral Access Layer", "da/d55/a102296.html", "da/d55/a102296" ],
    [ "MCM Peripheral Access Layer", "d4/d07/a102298.html", "d4/d07/a102298" ],
    [ "MTB Peripheral Access Layer", "d5/df5/a102300.html", "d5/df5/a102300" ],
    [ "MTBDWT Peripheral Access Layer", "dc/d9a/a102302.html", "dc/d9a/a102302" ],
    [ "NV Peripheral Access Layer", "d8/d14/a102304.html", "d8/d14/a102304" ],
    [ "OSC Peripheral Access Layer", "d0/dca/a102306.html", "d0/dca/a102306" ],
    [ "PIT Peripheral Access Layer", "d1/dd1/a102308.html", "d1/dd1/a102308" ],
    [ "PMC Peripheral Access Layer", "db/df0/a102310.html", "db/df0/a102310" ],
    [ "PORT Peripheral Access Layer", "d7/d35/a102312.html", "d7/d35/a102312" ],
    [ "RCM Peripheral Access Layer", "d6/db7/a102314.html", "d6/db7/a102314" ],
    [ "ROM Peripheral Access Layer", "d8/d80/a102316.html", "d8/d80/a102316" ],
    [ "RTC Peripheral Access Layer", "d2/d8d/a102318.html", "d2/d8d/a102318" ],
    [ "SIM Peripheral Access Layer", "d8/d24/a102320.html", "d8/d24/a102320" ],
    [ "SMC Peripheral Access Layer", "dd/d40/a102322.html", "dd/d40/a102322" ],
    [ "SPI Peripheral Access Layer", "d9/dc4/a102324.html", "d9/dc4/a102324" ],
    [ "TPM Peripheral Access Layer", "d1/d53/a102326.html", "d1/d53/a102326" ],
    [ "TSI Peripheral Access Layer", "df/d3c/a102328.html", "df/d3c/a102328" ],
    [ "UART Peripheral Access Layer", "dd/d79/a102330.html", "dd/d79/a102330" ],
    [ "UART0 Peripheral Access Layer", "d7/d87/a102332.html", "d7/d87/a102332" ],
    [ "USB Peripheral Access Layer", "dc/dba/a102334.html", "dc/dba/a102334" ]
];