// Seed: 16540088
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2
);
  assign id_1 = -1'b0;
  bit id_4;
  assign module_1.id_1 = 0;
  initial id_4 = #id_5("");
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wor id_13,
    input uwire id_14,
    input tri1 id_15
);
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_14
  );
endmodule
