// Seed: 1442699475
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  always @(id_3) begin
    if (id_2) begin
      SystemTFIdentifier(id_1);
    end else id_2 <= 1'b0;
  end
  initial begin
    id_2 <= id_1;
  end
endmodule
