{
    "0": "L1:\n",
    "1": "ADD R25,R12,R24\n",
    "2": "WR R31\n",
    "3": "BNEZ R34,L2\n",
    "4": "IADDR R25,L2\n",
    "cycles taken": 12,
    "5": "ADDI R31,R12,1669\n",
    "6": "ADD R45,R8,R24\n",
    "7": "BGEZ R20,L2\n",
    "8": "SUBI R13,R13,694\n",
    "9": "LOAD R46,R28,1591\n",
    "10": "ADDI R19,R4,2148\n",
    "11": "MULI R24,R38,3652\n",
    "12": "MUL R12,R22,R34\n",
    "13": "BLTZ R33,L2\n",
    "14": "BLTZ R7,L2\n",
    "15": "MULI R18,R27,2244\n",
    "16": "SUB R24,R5,R31\n",
    "17": "L2:\n",
    "18": "HALT\n",
    "19": "IADDR R31,L3\n",
    "20": "WR R23\n",
    "21": "LOAD R6,R14,2889\n",
    "22": "XOR R34,R21,R23\n",
    "23": "LOAD R12,R24,2409\n",
    "24": "ADD R12,R30,R44\n",
    "25": "BLTZ R21,L3\n",
    "26": "WRS 570232\n",
    "27": "L3:\n",
    "28": "HALT\n",
    "29": "LOAD R3,R31,2446\n",
    "30": "L3:\n",
    "31": "HALT\n",
    "32": "HALT\n"
}