
SmartHome.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004cbc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000488  00800060  00004cbc  00004d50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  008004e8  008004e8  000051d8  2**0
                  ALLOC
  3 .stab         00004908  00000000  00000000  000051d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002066  00000000  00000000  00009ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000bb46  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000bc86  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000bdf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000da3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000e92a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000f6d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000f838  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000fac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010293  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 73 20 	jmp	0x40e6	; 0x40e6 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 39 25 	jmp	0x4a72	; 0x4a72 <__vector_13>
      38:	0c 94 6c 25 	jmp	0x4ad8	; 0x4ad8 <__vector_14>
      3c:	0c 94 9f 25 	jmp	0x4b3e	; 0x4b3e <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	14 e0       	ldi	r17, 0x04	; 4
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec eb       	ldi	r30, 0xBC	; 188
      68:	fc e4       	ldi	r31, 0x4C	; 76
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3e       	cpi	r26, 0xE8	; 232
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	15 e0       	ldi	r17, 0x05	; 5
      78:	a8 ee       	ldi	r26, 0xE8	; 232
      7a:	b4 e0       	ldi	r27, 0x04	; 4
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 30       	cpi	r26, 0x0E	; 14
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 5c 26 	jmp	0x4cb8	; 0x4cb8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 13 26 	jmp	0x4c26	; 0x4c26 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a1 e0       	ldi	r26, 0x01	; 1
     128:	b4 e0       	ldi	r27, 0x04	; 4
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2f 26 	jmp	0x4c5e	; 0x4c5e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1f 26 	jmp	0x4c3e	; 0x4c3e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 3b 26 	jmp	0x4c76	; 0x4c76 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1f 26 	jmp	0x4c3e	; 0x4c3e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 3b 26 	jmp	0x4c76	; 0x4c76 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 13 26 	jmp	0x4c26	; 0x4c26 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	94 e0       	ldi	r25, 0x04	; 4
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2f 26 	jmp	0x4c5e	; 0x4c5e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1f 26 	jmp	0x4c3e	; 0x4c3e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 3b 26 	jmp	0x4c76	; 0x4c76 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1f 26 	jmp	0x4c3e	; 0x4c3e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 3b 26 	jmp	0x4c76	; 0x4c76 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1f 26 	jmp	0x4c3e	; 0x4c3e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 3b 26 	jmp	0x4c76	; 0x4c76 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 23 26 	jmp	0x4c46	; 0x4c46 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3f 26 	jmp	0x4c7e	; 0x4c7e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
		{"user9", "9999"}
};
u8 local_u8ReceivedData = 255;
int attempts = 3;

int main(void) {
     b46:	0f 93       	push	r16
     b48:	1f 93       	push	r17
     b4a:	df 93       	push	r29
     b4c:	cf 93       	push	r28
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	c2 57       	subi	r28, 0x72	; 114
     b54:	d0 40       	sbci	r29, 0x00	; 0
     b56:	0f b6       	in	r0, 0x3f	; 63
     b58:	f8 94       	cli
     b5a:	de bf       	out	0x3e, r29	; 62
     b5c:	0f be       	out	0x3f, r0	; 63
     b5e:	cd bf       	out	0x3d, r28	; 61
	MDIO_voidInit();
     b60:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <MDIO_voidInit>
	MUART_voidInit();
     b64:	0e 94 ee 22 	call	0x45dc	; 0x45dc <MUART_voidInit>
	MTIMER0_voidInit();
     b68:	0e 94 1a 20 	call	0x4034	; 0x4034 <MTIMER0_voidInit>
	MTIMER1_voidInit();
     b6c:	0e 94 d8 20 	call	0x41b0	; 0x41b0 <MTIMER1_voidInit>
	HLCD_voidInit();
     b70:	0e 94 5e 12 	call	0x24bc	; 0x24bc <HLCD_voidInit>

	Display_WelcomeMessage();
     b74:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <Display_WelcomeMessage>

	// Loop until the correct credentials are entered or maximum attempts reached
	do {
		MUART_voidSendStringSyncNonBlocking("\r\nEnter username: ");
     b78:	80 e6       	ldi	r24, 0x60	; 96
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		MUART_voidReceiveStringSync(enteredUsername);
     b80:	88 ef       	ldi	r24, 0xF8	; 248
     b82:	94 e0       	ldi	r25, 0x04	; 4
     b84:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <MUART_voidReceiveStringSync>

		MUART_voidSendStringSyncNonBlocking("\r\nEnter password: ");
     b88:	83 e7       	ldi	r24, 0x73	; 115
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		MUART_voidReceiveStringSync(enteredPassword);
     b90:	89 e0       	ldi	r24, 0x09	; 9
     b92:	95 e0       	ldi	r25, 0x05	; 5
     b94:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <MUART_voidReceiveStringSync>

		// Check if the entered credentials are correct
		for (int i = 0; i < MAX_USERS; ++i) {
     b98:	fe 01       	movw	r30, r28
     b9a:	ef 58       	subi	r30, 0x8F	; 143
     b9c:	ff 4f       	sbci	r31, 0xFF	; 255
     b9e:	11 82       	std	Z+1, r1	; 0x01
     ba0:	10 82       	st	Z, r1
     ba2:	f7 c0       	rjmp	.+494    	; 0xd92 <main+0x24c>
			if (VerifyCredentials(enteredUsername, enteredPassword, &validUsers[i])) {
     ba4:	fe 01       	movw	r30, r28
     ba6:	ef 58       	subi	r30, 0x8F	; 143
     ba8:	ff 4f       	sbci	r31, 0xFF	; 255
     baa:	40 81       	ld	r20, Z
     bac:	51 81       	ldd	r21, Z+1	; 0x01
     bae:	ca 01       	movw	r24, r20
     bb0:	9c 01       	movw	r18, r24
     bb2:	22 0f       	add	r18, r18
     bb4:	33 1f       	adc	r19, r19
     bb6:	24 0f       	add	r18, r20
     bb8:	35 1f       	adc	r19, r21
     bba:	c9 01       	movw	r24, r18
     bbc:	88 0f       	add	r24, r24
     bbe:	99 1f       	adc	r25, r25
     bc0:	88 0f       	add	r24, r24
     bc2:	99 1f       	adc	r25, r25
     bc4:	88 0f       	add	r24, r24
     bc6:	99 1f       	adc	r25, r25
     bc8:	82 1b       	sub	r24, r18
     bca:	93 0b       	sbc	r25, r19
     bcc:	84 0f       	add	r24, r20
     bce:	95 1f       	adc	r25, r21
     bd0:	ac 01       	movw	r20, r24
     bd2:	47 5f       	subi	r20, 0xF7	; 247
     bd4:	5b 4f       	sbci	r21, 0xFB	; 251
     bd6:	88 ef       	ldi	r24, 0xF8	; 248
     bd8:	94 e0       	ldi	r25, 0x04	; 4
     bda:	29 e0       	ldi	r18, 0x09	; 9
     bdc:	35 e0       	ldi	r19, 0x05	; 5
     bde:	b9 01       	movw	r22, r18
     be0:	0e 94 b5 16 	call	0x2d6a	; 0x2d6a <VerifyCredentials>
     be4:	00 97       	sbiw	r24, 0x00	; 0
     be6:	09 f4       	brne	.+2      	; 0xbea <main+0xa4>
     be8:	c8 c0       	rjmp	.+400    	; 0xd7a <main+0x234>

				MUART_voidSendStringSyncNonBlocking("\r\nAccess Granted!\r\n\r\n");
     bea:	86 e8       	ldi	r24, 0x86	; 134
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
				HLCD_voidDisplayString("Access Granted!");
     bf2:	8c e9       	ldi	r24, 0x9C	; 156
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
     bfa:	fe 01       	movw	r30, r28
     bfc:	e3 59       	subi	r30, 0x93	; 147
     bfe:	ff 4f       	sbci	r31, 0xFF	; 255
     c00:	80 e0       	ldi	r24, 0x00	; 0
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	aa e7       	ldi	r26, 0x7A	; 122
     c06:	b4 e4       	ldi	r27, 0x44	; 68
     c08:	80 83       	st	Z, r24
     c0a:	91 83       	std	Z+1, r25	; 0x01
     c0c:	a2 83       	std	Z+2, r26	; 0x02
     c0e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c10:	8e 01       	movw	r16, r28
     c12:	07 59       	subi	r16, 0x97	; 151
     c14:	1f 4f       	sbci	r17, 0xFF	; 255
     c16:	fe 01       	movw	r30, r28
     c18:	e3 59       	subi	r30, 0x93	; 147
     c1a:	ff 4f       	sbci	r31, 0xFF	; 255
     c1c:	60 81       	ld	r22, Z
     c1e:	71 81       	ldd	r23, Z+1	; 0x01
     c20:	82 81       	ldd	r24, Z+2	; 0x02
     c22:	93 81       	ldd	r25, Z+3	; 0x03
     c24:	20 e0       	ldi	r18, 0x00	; 0
     c26:	30 e0       	ldi	r19, 0x00	; 0
     c28:	4a ef       	ldi	r20, 0xFA	; 250
     c2a:	54 e4       	ldi	r21, 0x44	; 68
     c2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c30:	dc 01       	movw	r26, r24
     c32:	cb 01       	movw	r24, r22
     c34:	f8 01       	movw	r30, r16
     c36:	80 83       	st	Z, r24
     c38:	91 83       	std	Z+1, r25	; 0x01
     c3a:	a2 83       	std	Z+2, r26	; 0x02
     c3c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     c3e:	fe 01       	movw	r30, r28
     c40:	e7 59       	subi	r30, 0x97	; 151
     c42:	ff 4f       	sbci	r31, 0xFF	; 255
     c44:	60 81       	ld	r22, Z
     c46:	71 81       	ldd	r23, Z+1	; 0x01
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	20 e0       	ldi	r18, 0x00	; 0
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	40 e8       	ldi	r20, 0x80	; 128
     c52:	5f e3       	ldi	r21, 0x3F	; 63
     c54:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     c58:	88 23       	and	r24, r24
     c5a:	44 f4       	brge	.+16     	; 0xc6c <main+0x126>
		__ticks = 1;
     c5c:	fe 01       	movw	r30, r28
     c5e:	e9 59       	subi	r30, 0x99	; 153
     c60:	ff 4f       	sbci	r31, 0xFF	; 255
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	91 83       	std	Z+1, r25	; 0x01
     c68:	80 83       	st	Z, r24
     c6a:	64 c0       	rjmp	.+200    	; 0xd34 <main+0x1ee>
	else if (__tmp > 65535)
     c6c:	fe 01       	movw	r30, r28
     c6e:	e7 59       	subi	r30, 0x97	; 151
     c70:	ff 4f       	sbci	r31, 0xFF	; 255
     c72:	60 81       	ld	r22, Z
     c74:	71 81       	ldd	r23, Z+1	; 0x01
     c76:	82 81       	ldd	r24, Z+2	; 0x02
     c78:	93 81       	ldd	r25, Z+3	; 0x03
     c7a:	20 e0       	ldi	r18, 0x00	; 0
     c7c:	3f ef       	ldi	r19, 0xFF	; 255
     c7e:	4f e7       	ldi	r20, 0x7F	; 127
     c80:	57 e4       	ldi	r21, 0x47	; 71
     c82:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c86:	18 16       	cp	r1, r24
     c88:	0c f0       	brlt	.+2      	; 0xc8c <main+0x146>
     c8a:	43 c0       	rjmp	.+134    	; 0xd12 <main+0x1cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c8c:	fe 01       	movw	r30, r28
     c8e:	e3 59       	subi	r30, 0x93	; 147
     c90:	ff 4f       	sbci	r31, 0xFF	; 255
     c92:	60 81       	ld	r22, Z
     c94:	71 81       	ldd	r23, Z+1	; 0x01
     c96:	82 81       	ldd	r24, Z+2	; 0x02
     c98:	93 81       	ldd	r25, Z+3	; 0x03
     c9a:	20 e0       	ldi	r18, 0x00	; 0
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	40 e2       	ldi	r20, 0x20	; 32
     ca0:	51 e4       	ldi	r21, 0x41	; 65
     ca2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ca6:	dc 01       	movw	r26, r24
     ca8:	cb 01       	movw	r24, r22
     caa:	8e 01       	movw	r16, r28
     cac:	09 59       	subi	r16, 0x99	; 153
     cae:	1f 4f       	sbci	r17, 0xFF	; 255
     cb0:	bc 01       	movw	r22, r24
     cb2:	cd 01       	movw	r24, r26
     cb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     cb8:	dc 01       	movw	r26, r24
     cba:	cb 01       	movw	r24, r22
     cbc:	f8 01       	movw	r30, r16
     cbe:	91 83       	std	Z+1, r25	; 0x01
     cc0:	80 83       	st	Z, r24
     cc2:	1f c0       	rjmp	.+62     	; 0xd02 <main+0x1bc>
     cc4:	fe 01       	movw	r30, r28
     cc6:	eb 59       	subi	r30, 0x9B	; 155
     cc8:	ff 4f       	sbci	r31, 0xFF	; 255
     cca:	88 ec       	ldi	r24, 0xC8	; 200
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	91 83       	std	Z+1, r25	; 0x01
     cd0:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cd2:	fe 01       	movw	r30, r28
     cd4:	eb 59       	subi	r30, 0x9B	; 155
     cd6:	ff 4f       	sbci	r31, 0xFF	; 255
     cd8:	80 81       	ld	r24, Z
     cda:	91 81       	ldd	r25, Z+1	; 0x01
     cdc:	01 97       	sbiw	r24, 0x01	; 1
     cde:	f1 f7       	brne	.-4      	; 0xcdc <main+0x196>
     ce0:	fe 01       	movw	r30, r28
     ce2:	eb 59       	subi	r30, 0x9B	; 155
     ce4:	ff 4f       	sbci	r31, 0xFF	; 255
     ce6:	91 83       	std	Z+1, r25	; 0x01
     ce8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cea:	de 01       	movw	r26, r28
     cec:	a9 59       	subi	r26, 0x99	; 153
     cee:	bf 4f       	sbci	r27, 0xFF	; 255
     cf0:	fe 01       	movw	r30, r28
     cf2:	e9 59       	subi	r30, 0x99	; 153
     cf4:	ff 4f       	sbci	r31, 0xFF	; 255
     cf6:	80 81       	ld	r24, Z
     cf8:	91 81       	ldd	r25, Z+1	; 0x01
     cfa:	01 97       	sbiw	r24, 0x01	; 1
     cfc:	11 96       	adiw	r26, 0x01	; 1
     cfe:	9c 93       	st	X, r25
     d00:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d02:	fe 01       	movw	r30, r28
     d04:	e9 59       	subi	r30, 0x99	; 153
     d06:	ff 4f       	sbci	r31, 0xFF	; 255
     d08:	80 81       	ld	r24, Z
     d0a:	91 81       	ldd	r25, Z+1	; 0x01
     d0c:	00 97       	sbiw	r24, 0x00	; 0
     d0e:	d1 f6       	brne	.-76     	; 0xcc4 <main+0x17e>
     d10:	27 c0       	rjmp	.+78     	; 0xd60 <main+0x21a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d12:	8e 01       	movw	r16, r28
     d14:	09 59       	subi	r16, 0x99	; 153
     d16:	1f 4f       	sbci	r17, 0xFF	; 255
     d18:	fe 01       	movw	r30, r28
     d1a:	e7 59       	subi	r30, 0x97	; 151
     d1c:	ff 4f       	sbci	r31, 0xFF	; 255
     d1e:	60 81       	ld	r22, Z
     d20:	71 81       	ldd	r23, Z+1	; 0x01
     d22:	82 81       	ldd	r24, Z+2	; 0x02
     d24:	93 81       	ldd	r25, Z+3	; 0x03
     d26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d2a:	dc 01       	movw	r26, r24
     d2c:	cb 01       	movw	r24, r22
     d2e:	f8 01       	movw	r30, r16
     d30:	91 83       	std	Z+1, r25	; 0x01
     d32:	80 83       	st	Z, r24
     d34:	de 01       	movw	r26, r28
     d36:	ad 59       	subi	r26, 0x9D	; 157
     d38:	bf 4f       	sbci	r27, 0xFF	; 255
     d3a:	fe 01       	movw	r30, r28
     d3c:	e9 59       	subi	r30, 0x99	; 153
     d3e:	ff 4f       	sbci	r31, 0xFF	; 255
     d40:	80 81       	ld	r24, Z
     d42:	91 81       	ldd	r25, Z+1	; 0x01
     d44:	8d 93       	st	X+, r24
     d46:	9c 93       	st	X, r25
     d48:	fe 01       	movw	r30, r28
     d4a:	ed 59       	subi	r30, 0x9D	; 157
     d4c:	ff 4f       	sbci	r31, 0xFF	; 255
     d4e:	80 81       	ld	r24, Z
     d50:	91 81       	ldd	r25, Z+1	; 0x01
     d52:	01 97       	sbiw	r24, 0x01	; 1
     d54:	f1 f7       	brne	.-4      	; 0xd52 <main+0x20c>
     d56:	fe 01       	movw	r30, r28
     d58:	ed 59       	subi	r30, 0x9D	; 157
     d5a:	ff 4f       	sbci	r31, 0xFF	; 255
     d5c:	91 83       	std	Z+1, r25	; 0x01
     d5e:	80 83       	st	Z, r24
				_delay_ms(1000);
				HLCD_voidClearDisplay();
     d60:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>

				while(1){
					Display_Menu();
     d64:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <Display_Menu>
					local_u8ReceivedData = MUART_u8ReadByteSyncBlocking();
     d68:	0e 94 29 24 	call	0x4852	; 0x4852 <MUART_u8ReadByteSyncBlocking>
     d6c:	80 93 e5 04 	sts	0x04E5, r24
					Smart_Home(local_u8ReceivedData);
     d70:	80 91 e5 04 	lds	r24, 0x04E5
     d74:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <Smart_Home>
     d78:	f5 cf       	rjmp	.-22     	; 0xd64 <main+0x21e>

		MUART_voidSendStringSyncNonBlocking("\r\nEnter password: ");
		MUART_voidReceiveStringSync(enteredPassword);

		// Check if the entered credentials are correct
		for (int i = 0; i < MAX_USERS; ++i) {
     d7a:	de 01       	movw	r26, r28
     d7c:	af 58       	subi	r26, 0x8F	; 143
     d7e:	bf 4f       	sbci	r27, 0xFF	; 255
     d80:	fe 01       	movw	r30, r28
     d82:	ef 58       	subi	r30, 0x8F	; 143
     d84:	ff 4f       	sbci	r31, 0xFF	; 255
     d86:	80 81       	ld	r24, Z
     d88:	91 81       	ldd	r25, Z+1	; 0x01
     d8a:	01 96       	adiw	r24, 0x01	; 1
     d8c:	11 96       	adiw	r26, 0x01	; 1
     d8e:	9c 93       	st	X, r25
     d90:	8e 93       	st	-X, r24
     d92:	fe 01       	movw	r30, r28
     d94:	ef 58       	subi	r30, 0x8F	; 143
     d96:	ff 4f       	sbci	r31, 0xFF	; 255
     d98:	80 81       	ld	r24, Z
     d9a:	91 81       	ldd	r25, Z+1	; 0x01
     d9c:	8a 30       	cpi	r24, 0x0A	; 10
     d9e:	91 05       	cpc	r25, r1
     da0:	0c f4       	brge	.+2      	; 0xda4 <main+0x25e>
     da2:	00 cf       	rjmp	.-512    	; 0xba4 <main+0x5e>
				HLCD_voidClearDisplay();
			}

		}

		attempts--;
     da4:	80 91 e6 04 	lds	r24, 0x04E6
     da8:	90 91 e7 04 	lds	r25, 0x04E7
     dac:	01 97       	sbiw	r24, 0x01	; 1
     dae:	90 93 e7 04 	sts	0x04E7, r25
     db2:	80 93 e6 04 	sts	0x04E6, r24

		BuzzerOn(10000);
     db6:	80 e1       	ldi	r24, 0x10	; 16
     db8:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
     dbc:	fe 01       	movw	r30, r28
     dbe:	e1 5a       	subi	r30, 0xA1	; 161
     dc0:	ff 4f       	sbci	r31, 0xFF	; 255
     dc2:	80 e0       	ldi	r24, 0x00	; 0
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	aa ef       	ldi	r26, 0xFA	; 250
     dc8:	b3 e4       	ldi	r27, 0x43	; 67
     dca:	80 83       	st	Z, r24
     dcc:	91 83       	std	Z+1, r25	; 0x01
     dce:	a2 83       	std	Z+2, r26	; 0x02
     dd0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dd2:	8e 01       	movw	r16, r28
     dd4:	05 5a       	subi	r16, 0xA5	; 165
     dd6:	1f 4f       	sbci	r17, 0xFF	; 255
     dd8:	fe 01       	movw	r30, r28
     dda:	e1 5a       	subi	r30, 0xA1	; 161
     ddc:	ff 4f       	sbci	r31, 0xFF	; 255
     dde:	60 81       	ld	r22, Z
     de0:	71 81       	ldd	r23, Z+1	; 0x01
     de2:	82 81       	ldd	r24, Z+2	; 0x02
     de4:	93 81       	ldd	r25, Z+3	; 0x03
     de6:	20 e0       	ldi	r18, 0x00	; 0
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	4a ef       	ldi	r20, 0xFA	; 250
     dec:	54 e4       	ldi	r21, 0x44	; 68
     dee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     df2:	dc 01       	movw	r26, r24
     df4:	cb 01       	movw	r24, r22
     df6:	f8 01       	movw	r30, r16
     df8:	80 83       	st	Z, r24
     dfa:	91 83       	std	Z+1, r25	; 0x01
     dfc:	a2 83       	std	Z+2, r26	; 0x02
     dfe:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     e00:	fe 01       	movw	r30, r28
     e02:	e5 5a       	subi	r30, 0xA5	; 165
     e04:	ff 4f       	sbci	r31, 0xFF	; 255
     e06:	60 81       	ld	r22, Z
     e08:	71 81       	ldd	r23, Z+1	; 0x01
     e0a:	82 81       	ldd	r24, Z+2	; 0x02
     e0c:	93 81       	ldd	r25, Z+3	; 0x03
     e0e:	20 e0       	ldi	r18, 0x00	; 0
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	40 e8       	ldi	r20, 0x80	; 128
     e14:	5f e3       	ldi	r21, 0x3F	; 63
     e16:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e1a:	88 23       	and	r24, r24
     e1c:	44 f4       	brge	.+16     	; 0xe2e <main+0x2e8>
		__ticks = 1;
     e1e:	fe 01       	movw	r30, r28
     e20:	e7 5a       	subi	r30, 0xA7	; 167
     e22:	ff 4f       	sbci	r31, 0xFF	; 255
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	91 83       	std	Z+1, r25	; 0x01
     e2a:	80 83       	st	Z, r24
     e2c:	64 c0       	rjmp	.+200    	; 0xef6 <main+0x3b0>
	else if (__tmp > 65535)
     e2e:	fe 01       	movw	r30, r28
     e30:	e5 5a       	subi	r30, 0xA5	; 165
     e32:	ff 4f       	sbci	r31, 0xFF	; 255
     e34:	60 81       	ld	r22, Z
     e36:	71 81       	ldd	r23, Z+1	; 0x01
     e38:	82 81       	ldd	r24, Z+2	; 0x02
     e3a:	93 81       	ldd	r25, Z+3	; 0x03
     e3c:	20 e0       	ldi	r18, 0x00	; 0
     e3e:	3f ef       	ldi	r19, 0xFF	; 255
     e40:	4f e7       	ldi	r20, 0x7F	; 127
     e42:	57 e4       	ldi	r21, 0x47	; 71
     e44:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e48:	18 16       	cp	r1, r24
     e4a:	0c f0       	brlt	.+2      	; 0xe4e <main+0x308>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <main+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e4e:	fe 01       	movw	r30, r28
     e50:	e1 5a       	subi	r30, 0xA1	; 161
     e52:	ff 4f       	sbci	r31, 0xFF	; 255
     e54:	60 81       	ld	r22, Z
     e56:	71 81       	ldd	r23, Z+1	; 0x01
     e58:	82 81       	ldd	r24, Z+2	; 0x02
     e5a:	93 81       	ldd	r25, Z+3	; 0x03
     e5c:	20 e0       	ldi	r18, 0x00	; 0
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	40 e2       	ldi	r20, 0x20	; 32
     e62:	51 e4       	ldi	r21, 0x41	; 65
     e64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e68:	dc 01       	movw	r26, r24
     e6a:	cb 01       	movw	r24, r22
     e6c:	8e 01       	movw	r16, r28
     e6e:	07 5a       	subi	r16, 0xA7	; 167
     e70:	1f 4f       	sbci	r17, 0xFF	; 255
     e72:	bc 01       	movw	r22, r24
     e74:	cd 01       	movw	r24, r26
     e76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e7a:	dc 01       	movw	r26, r24
     e7c:	cb 01       	movw	r24, r22
     e7e:	f8 01       	movw	r30, r16
     e80:	91 83       	std	Z+1, r25	; 0x01
     e82:	80 83       	st	Z, r24
     e84:	1f c0       	rjmp	.+62     	; 0xec4 <main+0x37e>
     e86:	fe 01       	movw	r30, r28
     e88:	e9 5a       	subi	r30, 0xA9	; 169
     e8a:	ff 4f       	sbci	r31, 0xFF	; 255
     e8c:	88 ec       	ldi	r24, 0xC8	; 200
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	91 83       	std	Z+1, r25	; 0x01
     e92:	80 83       	st	Z, r24
     e94:	fe 01       	movw	r30, r28
     e96:	e9 5a       	subi	r30, 0xA9	; 169
     e98:	ff 4f       	sbci	r31, 0xFF	; 255
     e9a:	80 81       	ld	r24, Z
     e9c:	91 81       	ldd	r25, Z+1	; 0x01
     e9e:	01 97       	sbiw	r24, 0x01	; 1
     ea0:	f1 f7       	brne	.-4      	; 0xe9e <main+0x358>
     ea2:	fe 01       	movw	r30, r28
     ea4:	e9 5a       	subi	r30, 0xA9	; 169
     ea6:	ff 4f       	sbci	r31, 0xFF	; 255
     ea8:	91 83       	std	Z+1, r25	; 0x01
     eaa:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eac:	de 01       	movw	r26, r28
     eae:	a7 5a       	subi	r26, 0xA7	; 167
     eb0:	bf 4f       	sbci	r27, 0xFF	; 255
     eb2:	fe 01       	movw	r30, r28
     eb4:	e7 5a       	subi	r30, 0xA7	; 167
     eb6:	ff 4f       	sbci	r31, 0xFF	; 255
     eb8:	80 81       	ld	r24, Z
     eba:	91 81       	ldd	r25, Z+1	; 0x01
     ebc:	01 97       	sbiw	r24, 0x01	; 1
     ebe:	11 96       	adiw	r26, 0x01	; 1
     ec0:	9c 93       	st	X, r25
     ec2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ec4:	fe 01       	movw	r30, r28
     ec6:	e7 5a       	subi	r30, 0xA7	; 167
     ec8:	ff 4f       	sbci	r31, 0xFF	; 255
     eca:	80 81       	ld	r24, Z
     ecc:	91 81       	ldd	r25, Z+1	; 0x01
     ece:	00 97       	sbiw	r24, 0x00	; 0
     ed0:	d1 f6       	brne	.-76     	; 0xe86 <main+0x340>
     ed2:	27 c0       	rjmp	.+78     	; 0xf22 <main+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ed4:	8e 01       	movw	r16, r28
     ed6:	07 5a       	subi	r16, 0xA7	; 167
     ed8:	1f 4f       	sbci	r17, 0xFF	; 255
     eda:	fe 01       	movw	r30, r28
     edc:	e5 5a       	subi	r30, 0xA5	; 165
     ede:	ff 4f       	sbci	r31, 0xFF	; 255
     ee0:	60 81       	ld	r22, Z
     ee2:	71 81       	ldd	r23, Z+1	; 0x01
     ee4:	82 81       	ldd	r24, Z+2	; 0x02
     ee6:	93 81       	ldd	r25, Z+3	; 0x03
     ee8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     eec:	dc 01       	movw	r26, r24
     eee:	cb 01       	movw	r24, r22
     ef0:	f8 01       	movw	r30, r16
     ef2:	91 83       	std	Z+1, r25	; 0x01
     ef4:	80 83       	st	Z, r24
     ef6:	de 01       	movw	r26, r28
     ef8:	ab 5a       	subi	r26, 0xAB	; 171
     efa:	bf 4f       	sbci	r27, 0xFF	; 255
     efc:	fe 01       	movw	r30, r28
     efe:	e7 5a       	subi	r30, 0xA7	; 167
     f00:	ff 4f       	sbci	r31, 0xFF	; 255
     f02:	80 81       	ld	r24, Z
     f04:	91 81       	ldd	r25, Z+1	; 0x01
     f06:	8d 93       	st	X+, r24
     f08:	9c 93       	st	X, r25
     f0a:	fe 01       	movw	r30, r28
     f0c:	eb 5a       	subi	r30, 0xAB	; 171
     f0e:	ff 4f       	sbci	r31, 0xFF	; 255
     f10:	80 81       	ld	r24, Z
     f12:	91 81       	ldd	r25, Z+1	; 0x01
     f14:	01 97       	sbiw	r24, 0x01	; 1
     f16:	f1 f7       	brne	.-4      	; 0xf14 <main+0x3ce>
     f18:	fe 01       	movw	r30, r28
     f1a:	eb 5a       	subi	r30, 0xAB	; 171
     f1c:	ff 4f       	sbci	r31, 0xFF	; 255
     f1e:	91 83       	std	Z+1, r25	; 0x01
     f20:	80 83       	st	Z, r24
		_delay_ms(500);
		BuzzerOff ();
     f22:	0e 94 0e 20 	call	0x401c	; 0x401c <BuzzerOff>

		// If no user matched, show access denied message
		MUART_voidSendStringSyncNonBlocking("\r\n\r\nUsername Or Password incorrect.Please try again.\r\n\r\n");
     f26:	8c ea       	ldi	r24, 0xAC	; 172
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Access Denied!");
     f2e:	85 ee       	ldi	r24, 0xE5	; 229
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
     f36:	fe 01       	movw	r30, r28
     f38:	ef 5a       	subi	r30, 0xAF	; 175
     f3a:	ff 4f       	sbci	r31, 0xFF	; 255
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	aa ef       	ldi	r26, 0xFA	; 250
     f42:	b3 e4       	ldi	r27, 0x43	; 67
     f44:	80 83       	st	Z, r24
     f46:	91 83       	std	Z+1, r25	; 0x01
     f48:	a2 83       	std	Z+2, r26	; 0x02
     f4a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f4c:	8e 01       	movw	r16, r28
     f4e:	03 5b       	subi	r16, 0xB3	; 179
     f50:	1f 4f       	sbci	r17, 0xFF	; 255
     f52:	fe 01       	movw	r30, r28
     f54:	ef 5a       	subi	r30, 0xAF	; 175
     f56:	ff 4f       	sbci	r31, 0xFF	; 255
     f58:	60 81       	ld	r22, Z
     f5a:	71 81       	ldd	r23, Z+1	; 0x01
     f5c:	82 81       	ldd	r24, Z+2	; 0x02
     f5e:	93 81       	ldd	r25, Z+3	; 0x03
     f60:	20 e0       	ldi	r18, 0x00	; 0
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	4a ef       	ldi	r20, 0xFA	; 250
     f66:	54 e4       	ldi	r21, 0x44	; 68
     f68:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f6c:	dc 01       	movw	r26, r24
     f6e:	cb 01       	movw	r24, r22
     f70:	f8 01       	movw	r30, r16
     f72:	80 83       	st	Z, r24
     f74:	91 83       	std	Z+1, r25	; 0x01
     f76:	a2 83       	std	Z+2, r26	; 0x02
     f78:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f7a:	fe 01       	movw	r30, r28
     f7c:	e3 5b       	subi	r30, 0xB3	; 179
     f7e:	ff 4f       	sbci	r31, 0xFF	; 255
     f80:	60 81       	ld	r22, Z
     f82:	71 81       	ldd	r23, Z+1	; 0x01
     f84:	82 81       	ldd	r24, Z+2	; 0x02
     f86:	93 81       	ldd	r25, Z+3	; 0x03
     f88:	20 e0       	ldi	r18, 0x00	; 0
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	40 e8       	ldi	r20, 0x80	; 128
     f8e:	5f e3       	ldi	r21, 0x3F	; 63
     f90:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f94:	88 23       	and	r24, r24
     f96:	44 f4       	brge	.+16     	; 0xfa8 <main+0x462>
		__ticks = 1;
     f98:	fe 01       	movw	r30, r28
     f9a:	e5 5b       	subi	r30, 0xB5	; 181
     f9c:	ff 4f       	sbci	r31, 0xFF	; 255
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	91 83       	std	Z+1, r25	; 0x01
     fa4:	80 83       	st	Z, r24
     fa6:	64 c0       	rjmp	.+200    	; 0x1070 <main+0x52a>
	else if (__tmp > 65535)
     fa8:	fe 01       	movw	r30, r28
     faa:	e3 5b       	subi	r30, 0xB3	; 179
     fac:	ff 4f       	sbci	r31, 0xFF	; 255
     fae:	60 81       	ld	r22, Z
     fb0:	71 81       	ldd	r23, Z+1	; 0x01
     fb2:	82 81       	ldd	r24, Z+2	; 0x02
     fb4:	93 81       	ldd	r25, Z+3	; 0x03
     fb6:	20 e0       	ldi	r18, 0x00	; 0
     fb8:	3f ef       	ldi	r19, 0xFF	; 255
     fba:	4f e7       	ldi	r20, 0x7F	; 127
     fbc:	57 e4       	ldi	r21, 0x47	; 71
     fbe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fc2:	18 16       	cp	r1, r24
     fc4:	0c f0       	brlt	.+2      	; 0xfc8 <main+0x482>
     fc6:	43 c0       	rjmp	.+134    	; 0x104e <main+0x508>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fc8:	fe 01       	movw	r30, r28
     fca:	ef 5a       	subi	r30, 0xAF	; 175
     fcc:	ff 4f       	sbci	r31, 0xFF	; 255
     fce:	60 81       	ld	r22, Z
     fd0:	71 81       	ldd	r23, Z+1	; 0x01
     fd2:	82 81       	ldd	r24, Z+2	; 0x02
     fd4:	93 81       	ldd	r25, Z+3	; 0x03
     fd6:	20 e0       	ldi	r18, 0x00	; 0
     fd8:	30 e0       	ldi	r19, 0x00	; 0
     fda:	40 e2       	ldi	r20, 0x20	; 32
     fdc:	51 e4       	ldi	r21, 0x41	; 65
     fde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fe2:	dc 01       	movw	r26, r24
     fe4:	cb 01       	movw	r24, r22
     fe6:	8e 01       	movw	r16, r28
     fe8:	05 5b       	subi	r16, 0xB5	; 181
     fea:	1f 4f       	sbci	r17, 0xFF	; 255
     fec:	bc 01       	movw	r22, r24
     fee:	cd 01       	movw	r24, r26
     ff0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ff4:	dc 01       	movw	r26, r24
     ff6:	cb 01       	movw	r24, r22
     ff8:	f8 01       	movw	r30, r16
     ffa:	91 83       	std	Z+1, r25	; 0x01
     ffc:	80 83       	st	Z, r24
     ffe:	1f c0       	rjmp	.+62     	; 0x103e <main+0x4f8>
    1000:	fe 01       	movw	r30, r28
    1002:	e7 5b       	subi	r30, 0xB7	; 183
    1004:	ff 4f       	sbci	r31, 0xFF	; 255
    1006:	88 ec       	ldi	r24, 0xC8	; 200
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	91 83       	std	Z+1, r25	; 0x01
    100c:	80 83       	st	Z, r24
    100e:	fe 01       	movw	r30, r28
    1010:	e7 5b       	subi	r30, 0xB7	; 183
    1012:	ff 4f       	sbci	r31, 0xFF	; 255
    1014:	80 81       	ld	r24, Z
    1016:	91 81       	ldd	r25, Z+1	; 0x01
    1018:	01 97       	sbiw	r24, 0x01	; 1
    101a:	f1 f7       	brne	.-4      	; 0x1018 <main+0x4d2>
    101c:	fe 01       	movw	r30, r28
    101e:	e7 5b       	subi	r30, 0xB7	; 183
    1020:	ff 4f       	sbci	r31, 0xFF	; 255
    1022:	91 83       	std	Z+1, r25	; 0x01
    1024:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1026:	de 01       	movw	r26, r28
    1028:	a5 5b       	subi	r26, 0xB5	; 181
    102a:	bf 4f       	sbci	r27, 0xFF	; 255
    102c:	fe 01       	movw	r30, r28
    102e:	e5 5b       	subi	r30, 0xB5	; 181
    1030:	ff 4f       	sbci	r31, 0xFF	; 255
    1032:	80 81       	ld	r24, Z
    1034:	91 81       	ldd	r25, Z+1	; 0x01
    1036:	01 97       	sbiw	r24, 0x01	; 1
    1038:	11 96       	adiw	r26, 0x01	; 1
    103a:	9c 93       	st	X, r25
    103c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    103e:	fe 01       	movw	r30, r28
    1040:	e5 5b       	subi	r30, 0xB5	; 181
    1042:	ff 4f       	sbci	r31, 0xFF	; 255
    1044:	80 81       	ld	r24, Z
    1046:	91 81       	ldd	r25, Z+1	; 0x01
    1048:	00 97       	sbiw	r24, 0x00	; 0
    104a:	d1 f6       	brne	.-76     	; 0x1000 <main+0x4ba>
    104c:	27 c0       	rjmp	.+78     	; 0x109c <main+0x556>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    104e:	8e 01       	movw	r16, r28
    1050:	05 5b       	subi	r16, 0xB5	; 181
    1052:	1f 4f       	sbci	r17, 0xFF	; 255
    1054:	fe 01       	movw	r30, r28
    1056:	e3 5b       	subi	r30, 0xB3	; 179
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	60 81       	ld	r22, Z
    105c:	71 81       	ldd	r23, Z+1	; 0x01
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	93 81       	ldd	r25, Z+3	; 0x03
    1062:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1066:	dc 01       	movw	r26, r24
    1068:	cb 01       	movw	r24, r22
    106a:	f8 01       	movw	r30, r16
    106c:	91 83       	std	Z+1, r25	; 0x01
    106e:	80 83       	st	Z, r24
    1070:	de 01       	movw	r26, r28
    1072:	a9 5b       	subi	r26, 0xB9	; 185
    1074:	bf 4f       	sbci	r27, 0xFF	; 255
    1076:	fe 01       	movw	r30, r28
    1078:	e5 5b       	subi	r30, 0xB5	; 181
    107a:	ff 4f       	sbci	r31, 0xFF	; 255
    107c:	80 81       	ld	r24, Z
    107e:	91 81       	ldd	r25, Z+1	; 0x01
    1080:	8d 93       	st	X+, r24
    1082:	9c 93       	st	X, r25
    1084:	fe 01       	movw	r30, r28
    1086:	e9 5b       	subi	r30, 0xB9	; 185
    1088:	ff 4f       	sbci	r31, 0xFF	; 255
    108a:	80 81       	ld	r24, Z
    108c:	91 81       	ldd	r25, Z+1	; 0x01
    108e:	01 97       	sbiw	r24, 0x01	; 1
    1090:	f1 f7       	brne	.-4      	; 0x108e <main+0x548>
    1092:	fe 01       	movw	r30, r28
    1094:	e9 5b       	subi	r30, 0xB9	; 185
    1096:	ff 4f       	sbci	r31, 0xFF	; 255
    1098:	91 83       	std	Z+1, r25	; 0x01
    109a:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    109c:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>

		if (attempts == 0) {
    10a0:	80 91 e6 04 	lds	r24, 0x04E6
    10a4:	90 91 e7 04 	lds	r25, 0x04E7
    10a8:	00 97       	sbiw	r24, 0x00	; 0
    10aa:	09 f0       	breq	.+2      	; 0x10ae <main+0x568>
    10ac:	65 cd       	rjmp	.-1334   	; 0xb78 <main+0x32>
			BuzzerOn(200);
    10ae:	88 ec       	ldi	r24, 0xC8	; 200
    10b0:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
    10b4:	fe 01       	movw	r30, r28
    10b6:	ed 5b       	subi	r30, 0xBD	; 189
    10b8:	ff 4f       	sbci	r31, 0xFF	; 255
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	a6 e9       	ldi	r26, 0x96	; 150
    10c0:	b3 e4       	ldi	r27, 0x43	; 67
    10c2:	80 83       	st	Z, r24
    10c4:	91 83       	std	Z+1, r25	; 0x01
    10c6:	a2 83       	std	Z+2, r26	; 0x02
    10c8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10ca:	8e 01       	movw	r16, r28
    10cc:	01 5c       	subi	r16, 0xC1	; 193
    10ce:	1f 4f       	sbci	r17, 0xFF	; 255
    10d0:	fe 01       	movw	r30, r28
    10d2:	ed 5b       	subi	r30, 0xBD	; 189
    10d4:	ff 4f       	sbci	r31, 0xFF	; 255
    10d6:	60 81       	ld	r22, Z
    10d8:	71 81       	ldd	r23, Z+1	; 0x01
    10da:	82 81       	ldd	r24, Z+2	; 0x02
    10dc:	93 81       	ldd	r25, Z+3	; 0x03
    10de:	20 e0       	ldi	r18, 0x00	; 0
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	4a ef       	ldi	r20, 0xFA	; 250
    10e4:	54 e4       	ldi	r21, 0x44	; 68
    10e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ea:	dc 01       	movw	r26, r24
    10ec:	cb 01       	movw	r24, r22
    10ee:	f8 01       	movw	r30, r16
    10f0:	80 83       	st	Z, r24
    10f2:	91 83       	std	Z+1, r25	; 0x01
    10f4:	a2 83       	std	Z+2, r26	; 0x02
    10f6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    10f8:	fe 01       	movw	r30, r28
    10fa:	ff 96       	adiw	r30, 0x3f	; 63
    10fc:	60 81       	ld	r22, Z
    10fe:	71 81       	ldd	r23, Z+1	; 0x01
    1100:	82 81       	ldd	r24, Z+2	; 0x02
    1102:	93 81       	ldd	r25, Z+3	; 0x03
    1104:	20 e0       	ldi	r18, 0x00	; 0
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	40 e8       	ldi	r20, 0x80	; 128
    110a:	5f e3       	ldi	r21, 0x3F	; 63
    110c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1110:	88 23       	and	r24, r24
    1112:	2c f4       	brge	.+10     	; 0x111e <main+0x5d8>
		__ticks = 1;
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	9e af       	std	Y+62, r25	; 0x3e
    111a:	8d af       	std	Y+61, r24	; 0x3d
    111c:	46 c0       	rjmp	.+140    	; 0x11aa <main+0x664>
	else if (__tmp > 65535)
    111e:	fe 01       	movw	r30, r28
    1120:	ff 96       	adiw	r30, 0x3f	; 63
    1122:	60 81       	ld	r22, Z
    1124:	71 81       	ldd	r23, Z+1	; 0x01
    1126:	82 81       	ldd	r24, Z+2	; 0x02
    1128:	93 81       	ldd	r25, Z+3	; 0x03
    112a:	20 e0       	ldi	r18, 0x00	; 0
    112c:	3f ef       	ldi	r19, 0xFF	; 255
    112e:	4f e7       	ldi	r20, 0x7F	; 127
    1130:	57 e4       	ldi	r21, 0x47	; 71
    1132:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1136:	18 16       	cp	r1, r24
    1138:	64 f5       	brge	.+88     	; 0x1192 <main+0x64c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    113a:	fe 01       	movw	r30, r28
    113c:	ed 5b       	subi	r30, 0xBD	; 189
    113e:	ff 4f       	sbci	r31, 0xFF	; 255
    1140:	60 81       	ld	r22, Z
    1142:	71 81       	ldd	r23, Z+1	; 0x01
    1144:	82 81       	ldd	r24, Z+2	; 0x02
    1146:	93 81       	ldd	r25, Z+3	; 0x03
    1148:	20 e0       	ldi	r18, 0x00	; 0
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	40 e2       	ldi	r20, 0x20	; 32
    114e:	51 e4       	ldi	r21, 0x41	; 65
    1150:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1154:	dc 01       	movw	r26, r24
    1156:	cb 01       	movw	r24, r22
    1158:	bc 01       	movw	r22, r24
    115a:	cd 01       	movw	r24, r26
    115c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1160:	dc 01       	movw	r26, r24
    1162:	cb 01       	movw	r24, r22
    1164:	9e af       	std	Y+62, r25	; 0x3e
    1166:	8d af       	std	Y+61, r24	; 0x3d
    1168:	0f c0       	rjmp	.+30     	; 0x1188 <main+0x642>
    116a:	88 ec       	ldi	r24, 0xC8	; 200
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	9c af       	std	Y+60, r25	; 0x3c
    1170:	8b af       	std	Y+59, r24	; 0x3b
    1172:	8b ad       	ldd	r24, Y+59	; 0x3b
    1174:	9c ad       	ldd	r25, Y+60	; 0x3c
    1176:	01 97       	sbiw	r24, 0x01	; 1
    1178:	f1 f7       	brne	.-4      	; 0x1176 <main+0x630>
    117a:	9c af       	std	Y+60, r25	; 0x3c
    117c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    117e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1180:	9e ad       	ldd	r25, Y+62	; 0x3e
    1182:	01 97       	sbiw	r24, 0x01	; 1
    1184:	9e af       	std	Y+62, r25	; 0x3e
    1186:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1188:	8d ad       	ldd	r24, Y+61	; 0x3d
    118a:	9e ad       	ldd	r25, Y+62	; 0x3e
    118c:	00 97       	sbiw	r24, 0x00	; 0
    118e:	69 f7       	brne	.-38     	; 0x116a <main+0x624>
    1190:	16 c0       	rjmp	.+44     	; 0x11be <main+0x678>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1192:	fe 01       	movw	r30, r28
    1194:	ff 96       	adiw	r30, 0x3f	; 63
    1196:	60 81       	ld	r22, Z
    1198:	71 81       	ldd	r23, Z+1	; 0x01
    119a:	82 81       	ldd	r24, Z+2	; 0x02
    119c:	93 81       	ldd	r25, Z+3	; 0x03
    119e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11a2:	dc 01       	movw	r26, r24
    11a4:	cb 01       	movw	r24, r22
    11a6:	9e af       	std	Y+62, r25	; 0x3e
    11a8:	8d af       	std	Y+61, r24	; 0x3d
    11aa:	8d ad       	ldd	r24, Y+61	; 0x3d
    11ac:	9e ad       	ldd	r25, Y+62	; 0x3e
    11ae:	9a af       	std	Y+58, r25	; 0x3a
    11b0:	89 af       	std	Y+57, r24	; 0x39
    11b2:	89 ad       	ldd	r24, Y+57	; 0x39
    11b4:	9a ad       	ldd	r25, Y+58	; 0x3a
    11b6:	01 97       	sbiw	r24, 0x01	; 1
    11b8:	f1 f7       	brne	.-4      	; 0x11b6 <main+0x670>
    11ba:	9a af       	std	Y+58, r25	; 0x3a
    11bc:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(300);

			BuzzerOn(0);
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
    11c4:	80 e0       	ldi	r24, 0x00	; 0
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	a6 e9       	ldi	r26, 0x96	; 150
    11ca:	b3 e4       	ldi	r27, 0x43	; 67
    11cc:	8d ab       	std	Y+53, r24	; 0x35
    11ce:	9e ab       	std	Y+54, r25	; 0x36
    11d0:	af ab       	std	Y+55, r26	; 0x37
    11d2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11d4:	6d a9       	ldd	r22, Y+53	; 0x35
    11d6:	7e a9       	ldd	r23, Y+54	; 0x36
    11d8:	8f a9       	ldd	r24, Y+55	; 0x37
    11da:	98 ad       	ldd	r25, Y+56	; 0x38
    11dc:	20 e0       	ldi	r18, 0x00	; 0
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	4a ef       	ldi	r20, 0xFA	; 250
    11e2:	54 e4       	ldi	r21, 0x44	; 68
    11e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11e8:	dc 01       	movw	r26, r24
    11ea:	cb 01       	movw	r24, r22
    11ec:	89 ab       	std	Y+49, r24	; 0x31
    11ee:	9a ab       	std	Y+50, r25	; 0x32
    11f0:	ab ab       	std	Y+51, r26	; 0x33
    11f2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    11f4:	69 a9       	ldd	r22, Y+49	; 0x31
    11f6:	7a a9       	ldd	r23, Y+50	; 0x32
    11f8:	8b a9       	ldd	r24, Y+51	; 0x33
    11fa:	9c a9       	ldd	r25, Y+52	; 0x34
    11fc:	20 e0       	ldi	r18, 0x00	; 0
    11fe:	30 e0       	ldi	r19, 0x00	; 0
    1200:	40 e8       	ldi	r20, 0x80	; 128
    1202:	5f e3       	ldi	r21, 0x3F	; 63
    1204:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1208:	88 23       	and	r24, r24
    120a:	2c f4       	brge	.+10     	; 0x1216 <main+0x6d0>
		__ticks = 1;
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	98 ab       	std	Y+48, r25	; 0x30
    1212:	8f a7       	std	Y+47, r24	; 0x2f
    1214:	3f c0       	rjmp	.+126    	; 0x1294 <main+0x74e>
	else if (__tmp > 65535)
    1216:	69 a9       	ldd	r22, Y+49	; 0x31
    1218:	7a a9       	ldd	r23, Y+50	; 0x32
    121a:	8b a9       	ldd	r24, Y+51	; 0x33
    121c:	9c a9       	ldd	r25, Y+52	; 0x34
    121e:	20 e0       	ldi	r18, 0x00	; 0
    1220:	3f ef       	ldi	r19, 0xFF	; 255
    1222:	4f e7       	ldi	r20, 0x7F	; 127
    1224:	57 e4       	ldi	r21, 0x47	; 71
    1226:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    122a:	18 16       	cp	r1, r24
    122c:	4c f5       	brge	.+82     	; 0x1280 <main+0x73a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    122e:	6d a9       	ldd	r22, Y+53	; 0x35
    1230:	7e a9       	ldd	r23, Y+54	; 0x36
    1232:	8f a9       	ldd	r24, Y+55	; 0x37
    1234:	98 ad       	ldd	r25, Y+56	; 0x38
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	40 e2       	ldi	r20, 0x20	; 32
    123c:	51 e4       	ldi	r21, 0x41	; 65
    123e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1242:	dc 01       	movw	r26, r24
    1244:	cb 01       	movw	r24, r22
    1246:	bc 01       	movw	r22, r24
    1248:	cd 01       	movw	r24, r26
    124a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    124e:	dc 01       	movw	r26, r24
    1250:	cb 01       	movw	r24, r22
    1252:	98 ab       	std	Y+48, r25	; 0x30
    1254:	8f a7       	std	Y+47, r24	; 0x2f
    1256:	0f c0       	rjmp	.+30     	; 0x1276 <main+0x730>
    1258:	88 ec       	ldi	r24, 0xC8	; 200
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	9e a7       	std	Y+46, r25	; 0x2e
    125e:	8d a7       	std	Y+45, r24	; 0x2d
    1260:	8d a5       	ldd	r24, Y+45	; 0x2d
    1262:	9e a5       	ldd	r25, Y+46	; 0x2e
    1264:	01 97       	sbiw	r24, 0x01	; 1
    1266:	f1 f7       	brne	.-4      	; 0x1264 <main+0x71e>
    1268:	9e a7       	std	Y+46, r25	; 0x2e
    126a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    126c:	8f a5       	ldd	r24, Y+47	; 0x2f
    126e:	98 a9       	ldd	r25, Y+48	; 0x30
    1270:	01 97       	sbiw	r24, 0x01	; 1
    1272:	98 ab       	std	Y+48, r25	; 0x30
    1274:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1276:	8f a5       	ldd	r24, Y+47	; 0x2f
    1278:	98 a9       	ldd	r25, Y+48	; 0x30
    127a:	00 97       	sbiw	r24, 0x00	; 0
    127c:	69 f7       	brne	.-38     	; 0x1258 <main+0x712>
    127e:	14 c0       	rjmp	.+40     	; 0x12a8 <main+0x762>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1280:	69 a9       	ldd	r22, Y+49	; 0x31
    1282:	7a a9       	ldd	r23, Y+50	; 0x32
    1284:	8b a9       	ldd	r24, Y+51	; 0x33
    1286:	9c a9       	ldd	r25, Y+52	; 0x34
    1288:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    128c:	dc 01       	movw	r26, r24
    128e:	cb 01       	movw	r24, r22
    1290:	98 ab       	std	Y+48, r25	; 0x30
    1292:	8f a7       	std	Y+47, r24	; 0x2f
    1294:	8f a5       	ldd	r24, Y+47	; 0x2f
    1296:	98 a9       	ldd	r25, Y+48	; 0x30
    1298:	9c a7       	std	Y+44, r25	; 0x2c
    129a:	8b a7       	std	Y+43, r24	; 0x2b
    129c:	8b a5       	ldd	r24, Y+43	; 0x2b
    129e:	9c a5       	ldd	r25, Y+44	; 0x2c
    12a0:	01 97       	sbiw	r24, 0x01	; 1
    12a2:	f1 f7       	brne	.-4      	; 0x12a0 <main+0x75a>
    12a4:	9c a7       	std	Y+44, r25	; 0x2c
    12a6:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(300);

			BuzzerOn(200);
    12a8:	88 ec       	ldi	r24, 0xC8	; 200
    12aa:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	a6 e9       	ldi	r26, 0x96	; 150
    12b4:	b3 e4       	ldi	r27, 0x43	; 67
    12b6:	8f a3       	std	Y+39, r24	; 0x27
    12b8:	98 a7       	std	Y+40, r25	; 0x28
    12ba:	a9 a7       	std	Y+41, r26	; 0x29
    12bc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12be:	6f a1       	ldd	r22, Y+39	; 0x27
    12c0:	78 a5       	ldd	r23, Y+40	; 0x28
    12c2:	89 a5       	ldd	r24, Y+41	; 0x29
    12c4:	9a a5       	ldd	r25, Y+42	; 0x2a
    12c6:	20 e0       	ldi	r18, 0x00	; 0
    12c8:	30 e0       	ldi	r19, 0x00	; 0
    12ca:	4a ef       	ldi	r20, 0xFA	; 250
    12cc:	54 e4       	ldi	r21, 0x44	; 68
    12ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12d2:	dc 01       	movw	r26, r24
    12d4:	cb 01       	movw	r24, r22
    12d6:	8b a3       	std	Y+35, r24	; 0x23
    12d8:	9c a3       	std	Y+36, r25	; 0x24
    12da:	ad a3       	std	Y+37, r26	; 0x25
    12dc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    12de:	6b a1       	ldd	r22, Y+35	; 0x23
    12e0:	7c a1       	ldd	r23, Y+36	; 0x24
    12e2:	8d a1       	ldd	r24, Y+37	; 0x25
    12e4:	9e a1       	ldd	r25, Y+38	; 0x26
    12e6:	20 e0       	ldi	r18, 0x00	; 0
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	40 e8       	ldi	r20, 0x80	; 128
    12ec:	5f e3       	ldi	r21, 0x3F	; 63
    12ee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12f2:	88 23       	and	r24, r24
    12f4:	2c f4       	brge	.+10     	; 0x1300 <main+0x7ba>
		__ticks = 1;
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	9a a3       	std	Y+34, r25	; 0x22
    12fc:	89 a3       	std	Y+33, r24	; 0x21
    12fe:	3f c0       	rjmp	.+126    	; 0x137e <main+0x838>
	else if (__tmp > 65535)
    1300:	6b a1       	ldd	r22, Y+35	; 0x23
    1302:	7c a1       	ldd	r23, Y+36	; 0x24
    1304:	8d a1       	ldd	r24, Y+37	; 0x25
    1306:	9e a1       	ldd	r25, Y+38	; 0x26
    1308:	20 e0       	ldi	r18, 0x00	; 0
    130a:	3f ef       	ldi	r19, 0xFF	; 255
    130c:	4f e7       	ldi	r20, 0x7F	; 127
    130e:	57 e4       	ldi	r21, 0x47	; 71
    1310:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1314:	18 16       	cp	r1, r24
    1316:	4c f5       	brge	.+82     	; 0x136a <main+0x824>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1318:	6f a1       	ldd	r22, Y+39	; 0x27
    131a:	78 a5       	ldd	r23, Y+40	; 0x28
    131c:	89 a5       	ldd	r24, Y+41	; 0x29
    131e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1320:	20 e0       	ldi	r18, 0x00	; 0
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	40 e2       	ldi	r20, 0x20	; 32
    1326:	51 e4       	ldi	r21, 0x41	; 65
    1328:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	bc 01       	movw	r22, r24
    1332:	cd 01       	movw	r24, r26
    1334:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1338:	dc 01       	movw	r26, r24
    133a:	cb 01       	movw	r24, r22
    133c:	9a a3       	std	Y+34, r25	; 0x22
    133e:	89 a3       	std	Y+33, r24	; 0x21
    1340:	0f c0       	rjmp	.+30     	; 0x1360 <main+0x81a>
    1342:	88 ec       	ldi	r24, 0xC8	; 200
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	98 a3       	std	Y+32, r25	; 0x20
    1348:	8f 8f       	std	Y+31, r24	; 0x1f
    134a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    134c:	98 a1       	ldd	r25, Y+32	; 0x20
    134e:	01 97       	sbiw	r24, 0x01	; 1
    1350:	f1 f7       	brne	.-4      	; 0x134e <main+0x808>
    1352:	98 a3       	std	Y+32, r25	; 0x20
    1354:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1356:	89 a1       	ldd	r24, Y+33	; 0x21
    1358:	9a a1       	ldd	r25, Y+34	; 0x22
    135a:	01 97       	sbiw	r24, 0x01	; 1
    135c:	9a a3       	std	Y+34, r25	; 0x22
    135e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1360:	89 a1       	ldd	r24, Y+33	; 0x21
    1362:	9a a1       	ldd	r25, Y+34	; 0x22
    1364:	00 97       	sbiw	r24, 0x00	; 0
    1366:	69 f7       	brne	.-38     	; 0x1342 <main+0x7fc>
    1368:	14 c0       	rjmp	.+40     	; 0x1392 <main+0x84c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    136a:	6b a1       	ldd	r22, Y+35	; 0x23
    136c:	7c a1       	ldd	r23, Y+36	; 0x24
    136e:	8d a1       	ldd	r24, Y+37	; 0x25
    1370:	9e a1       	ldd	r25, Y+38	; 0x26
    1372:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1376:	dc 01       	movw	r26, r24
    1378:	cb 01       	movw	r24, r22
    137a:	9a a3       	std	Y+34, r25	; 0x22
    137c:	89 a3       	std	Y+33, r24	; 0x21
    137e:	89 a1       	ldd	r24, Y+33	; 0x21
    1380:	9a a1       	ldd	r25, Y+34	; 0x22
    1382:	9e 8f       	std	Y+30, r25	; 0x1e
    1384:	8d 8f       	std	Y+29, r24	; 0x1d
    1386:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1388:	9e 8d       	ldd	r25, Y+30	; 0x1e
    138a:	01 97       	sbiw	r24, 0x01	; 1
    138c:	f1 f7       	brne	.-4      	; 0x138a <main+0x844>
    138e:	9e 8f       	std	Y+30, r25	; 0x1e
    1390:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(300);

			BuzzerOn(0);
    1392:	80 e0       	ldi	r24, 0x00	; 0
    1394:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	a6 e9       	ldi	r26, 0x96	; 150
    139e:	b3 e4       	ldi	r27, 0x43	; 67
    13a0:	89 8f       	std	Y+25, r24	; 0x19
    13a2:	9a 8f       	std	Y+26, r25	; 0x1a
    13a4:	ab 8f       	std	Y+27, r26	; 0x1b
    13a6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13a8:	69 8d       	ldd	r22, Y+25	; 0x19
    13aa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13ac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13b0:	20 e0       	ldi	r18, 0x00	; 0
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	4a ef       	ldi	r20, 0xFA	; 250
    13b6:	54 e4       	ldi	r21, 0x44	; 68
    13b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13bc:	dc 01       	movw	r26, r24
    13be:	cb 01       	movw	r24, r22
    13c0:	8d 8b       	std	Y+21, r24	; 0x15
    13c2:	9e 8b       	std	Y+22, r25	; 0x16
    13c4:	af 8b       	std	Y+23, r26	; 0x17
    13c6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    13c8:	6d 89       	ldd	r22, Y+21	; 0x15
    13ca:	7e 89       	ldd	r23, Y+22	; 0x16
    13cc:	8f 89       	ldd	r24, Y+23	; 0x17
    13ce:	98 8d       	ldd	r25, Y+24	; 0x18
    13d0:	20 e0       	ldi	r18, 0x00	; 0
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	40 e8       	ldi	r20, 0x80	; 128
    13d6:	5f e3       	ldi	r21, 0x3F	; 63
    13d8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13dc:	88 23       	and	r24, r24
    13de:	2c f4       	brge	.+10     	; 0x13ea <main+0x8a4>
		__ticks = 1;
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	9c 8b       	std	Y+20, r25	; 0x14
    13e6:	8b 8b       	std	Y+19, r24	; 0x13
    13e8:	3f c0       	rjmp	.+126    	; 0x1468 <main+0x922>
	else if (__tmp > 65535)
    13ea:	6d 89       	ldd	r22, Y+21	; 0x15
    13ec:	7e 89       	ldd	r23, Y+22	; 0x16
    13ee:	8f 89       	ldd	r24, Y+23	; 0x17
    13f0:	98 8d       	ldd	r25, Y+24	; 0x18
    13f2:	20 e0       	ldi	r18, 0x00	; 0
    13f4:	3f ef       	ldi	r19, 0xFF	; 255
    13f6:	4f e7       	ldi	r20, 0x7F	; 127
    13f8:	57 e4       	ldi	r21, 0x47	; 71
    13fa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13fe:	18 16       	cp	r1, r24
    1400:	4c f5       	brge	.+82     	; 0x1454 <main+0x90e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1402:	69 8d       	ldd	r22, Y+25	; 0x19
    1404:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1406:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1408:	9c 8d       	ldd	r25, Y+28	; 0x1c
    140a:	20 e0       	ldi	r18, 0x00	; 0
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	40 e2       	ldi	r20, 0x20	; 32
    1410:	51 e4       	ldi	r21, 0x41	; 65
    1412:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1416:	dc 01       	movw	r26, r24
    1418:	cb 01       	movw	r24, r22
    141a:	bc 01       	movw	r22, r24
    141c:	cd 01       	movw	r24, r26
    141e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1422:	dc 01       	movw	r26, r24
    1424:	cb 01       	movw	r24, r22
    1426:	9c 8b       	std	Y+20, r25	; 0x14
    1428:	8b 8b       	std	Y+19, r24	; 0x13
    142a:	0f c0       	rjmp	.+30     	; 0x144a <main+0x904>
    142c:	88 ec       	ldi	r24, 0xC8	; 200
    142e:	90 e0       	ldi	r25, 0x00	; 0
    1430:	9a 8b       	std	Y+18, r25	; 0x12
    1432:	89 8b       	std	Y+17, r24	; 0x11
    1434:	89 89       	ldd	r24, Y+17	; 0x11
    1436:	9a 89       	ldd	r25, Y+18	; 0x12
    1438:	01 97       	sbiw	r24, 0x01	; 1
    143a:	f1 f7       	brne	.-4      	; 0x1438 <main+0x8f2>
    143c:	9a 8b       	std	Y+18, r25	; 0x12
    143e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1440:	8b 89       	ldd	r24, Y+19	; 0x13
    1442:	9c 89       	ldd	r25, Y+20	; 0x14
    1444:	01 97       	sbiw	r24, 0x01	; 1
    1446:	9c 8b       	std	Y+20, r25	; 0x14
    1448:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    144a:	8b 89       	ldd	r24, Y+19	; 0x13
    144c:	9c 89       	ldd	r25, Y+20	; 0x14
    144e:	00 97       	sbiw	r24, 0x00	; 0
    1450:	69 f7       	brne	.-38     	; 0x142c <main+0x8e6>
    1452:	14 c0       	rjmp	.+40     	; 0x147c <main+0x936>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1454:	6d 89       	ldd	r22, Y+21	; 0x15
    1456:	7e 89       	ldd	r23, Y+22	; 0x16
    1458:	8f 89       	ldd	r24, Y+23	; 0x17
    145a:	98 8d       	ldd	r25, Y+24	; 0x18
    145c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1460:	dc 01       	movw	r26, r24
    1462:	cb 01       	movw	r24, r22
    1464:	9c 8b       	std	Y+20, r25	; 0x14
    1466:	8b 8b       	std	Y+19, r24	; 0x13
    1468:	8b 89       	ldd	r24, Y+19	; 0x13
    146a:	9c 89       	ldd	r25, Y+20	; 0x14
    146c:	98 8b       	std	Y+16, r25	; 0x10
    146e:	8f 87       	std	Y+15, r24	; 0x0f
    1470:	8f 85       	ldd	r24, Y+15	; 0x0f
    1472:	98 89       	ldd	r25, Y+16	; 0x10
    1474:	01 97       	sbiw	r24, 0x01	; 1
    1476:	f1 f7       	brne	.-4      	; 0x1474 <main+0x92e>
    1478:	98 8b       	std	Y+16, r25	; 0x10
    147a:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(300);

			BuzzerOn(200);
    147c:	88 ec       	ldi	r24, 0xC8	; 200
    147e:	0e 94 f9 1f 	call	0x3ff2	; 0x3ff2 <BuzzerOn>
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	a6 e9       	ldi	r26, 0x96	; 150
    1488:	b3 e4       	ldi	r27, 0x43	; 67
    148a:	8b 87       	std	Y+11, r24	; 0x0b
    148c:	9c 87       	std	Y+12, r25	; 0x0c
    148e:	ad 87       	std	Y+13, r26	; 0x0d
    1490:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1492:	6b 85       	ldd	r22, Y+11	; 0x0b
    1494:	7c 85       	ldd	r23, Y+12	; 0x0c
    1496:	8d 85       	ldd	r24, Y+13	; 0x0d
    1498:	9e 85       	ldd	r25, Y+14	; 0x0e
    149a:	20 e0       	ldi	r18, 0x00	; 0
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	4a ef       	ldi	r20, 0xFA	; 250
    14a0:	54 e4       	ldi	r21, 0x44	; 68
    14a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14a6:	dc 01       	movw	r26, r24
    14a8:	cb 01       	movw	r24, r22
    14aa:	8f 83       	std	Y+7, r24	; 0x07
    14ac:	98 87       	std	Y+8, r25	; 0x08
    14ae:	a9 87       	std	Y+9, r26	; 0x09
    14b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14b2:	6f 81       	ldd	r22, Y+7	; 0x07
    14b4:	78 85       	ldd	r23, Y+8	; 0x08
    14b6:	89 85       	ldd	r24, Y+9	; 0x09
    14b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    14ba:	20 e0       	ldi	r18, 0x00	; 0
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	40 e8       	ldi	r20, 0x80	; 128
    14c0:	5f e3       	ldi	r21, 0x3F	; 63
    14c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14c6:	88 23       	and	r24, r24
    14c8:	2c f4       	brge	.+10     	; 0x14d4 <main+0x98e>
		__ticks = 1;
    14ca:	81 e0       	ldi	r24, 0x01	; 1
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	9e 83       	std	Y+6, r25	; 0x06
    14d0:	8d 83       	std	Y+5, r24	; 0x05
    14d2:	3f c0       	rjmp	.+126    	; 0x1552 <main+0xa0c>
	else if (__tmp > 65535)
    14d4:	6f 81       	ldd	r22, Y+7	; 0x07
    14d6:	78 85       	ldd	r23, Y+8	; 0x08
    14d8:	89 85       	ldd	r24, Y+9	; 0x09
    14da:	9a 85       	ldd	r25, Y+10	; 0x0a
    14dc:	20 e0       	ldi	r18, 0x00	; 0
    14de:	3f ef       	ldi	r19, 0xFF	; 255
    14e0:	4f e7       	ldi	r20, 0x7F	; 127
    14e2:	57 e4       	ldi	r21, 0x47	; 71
    14e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14e8:	18 16       	cp	r1, r24
    14ea:	4c f5       	brge	.+82     	; 0x153e <main+0x9f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    14ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    14f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    14f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    14f4:	20 e0       	ldi	r18, 0x00	; 0
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	40 e2       	ldi	r20, 0x20	; 32
    14fa:	51 e4       	ldi	r21, 0x41	; 65
    14fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1500:	dc 01       	movw	r26, r24
    1502:	cb 01       	movw	r24, r22
    1504:	bc 01       	movw	r22, r24
    1506:	cd 01       	movw	r24, r26
    1508:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    150c:	dc 01       	movw	r26, r24
    150e:	cb 01       	movw	r24, r22
    1510:	9e 83       	std	Y+6, r25	; 0x06
    1512:	8d 83       	std	Y+5, r24	; 0x05
    1514:	0f c0       	rjmp	.+30     	; 0x1534 <main+0x9ee>
    1516:	88 ec       	ldi	r24, 0xC8	; 200
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	9c 83       	std	Y+4, r25	; 0x04
    151c:	8b 83       	std	Y+3, r24	; 0x03
    151e:	8b 81       	ldd	r24, Y+3	; 0x03
    1520:	9c 81       	ldd	r25, Y+4	; 0x04
    1522:	01 97       	sbiw	r24, 0x01	; 1
    1524:	f1 f7       	brne	.-4      	; 0x1522 <main+0x9dc>
    1526:	9c 83       	std	Y+4, r25	; 0x04
    1528:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    152a:	8d 81       	ldd	r24, Y+5	; 0x05
    152c:	9e 81       	ldd	r25, Y+6	; 0x06
    152e:	01 97       	sbiw	r24, 0x01	; 1
    1530:	9e 83       	std	Y+6, r25	; 0x06
    1532:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1534:	8d 81       	ldd	r24, Y+5	; 0x05
    1536:	9e 81       	ldd	r25, Y+6	; 0x06
    1538:	00 97       	sbiw	r24, 0x00	; 0
    153a:	69 f7       	brne	.-38     	; 0x1516 <main+0x9d0>
    153c:	14 c0       	rjmp	.+40     	; 0x1566 <main+0xa20>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    153e:	6f 81       	ldd	r22, Y+7	; 0x07
    1540:	78 85       	ldd	r23, Y+8	; 0x08
    1542:	89 85       	ldd	r24, Y+9	; 0x09
    1544:	9a 85       	ldd	r25, Y+10	; 0x0a
    1546:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    154a:	dc 01       	movw	r26, r24
    154c:	cb 01       	movw	r24, r22
    154e:	9e 83       	std	Y+6, r25	; 0x06
    1550:	8d 83       	std	Y+5, r24	; 0x05
    1552:	8d 81       	ldd	r24, Y+5	; 0x05
    1554:	9e 81       	ldd	r25, Y+6	; 0x06
    1556:	9a 83       	std	Y+2, r25	; 0x02
    1558:	89 83       	std	Y+1, r24	; 0x01
    155a:	89 81       	ldd	r24, Y+1	; 0x01
    155c:	9a 81       	ldd	r25, Y+2	; 0x02
    155e:	01 97       	sbiw	r24, 0x01	; 1
    1560:	f1 f7       	brne	.-4      	; 0x155e <main+0xa18>
    1562:	9a 83       	std	Y+2, r25	; 0x02
    1564:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(300);

			BuzzerOff ();
    1566:	0e 94 0e 20 	call	0x401c	; 0x401c <BuzzerOff>

			attempts=3;
    156a:	83 e0       	ldi	r24, 0x03	; 3
    156c:	90 e0       	ldi	r25, 0x00	; 0
    156e:	90 93 e7 04 	sts	0x04E7, r25
    1572:	80 93 e6 04 	sts	0x04E6, r24
    1576:	00 cb       	rjmp	.-2560   	; 0xb78 <main+0x32>

00001578 <MDIO_voidSetPinDirection>:


// MDIO_voidSetPinDirection(DIO_PORTA, PIN0, DIO_OUTPUT);

void MDIO_voidSetPinDirection(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_DIRECTION_e A_pinDirection)
{
    1578:	df 93       	push	r29
    157a:	cf 93       	push	r28
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62
    1580:	2d 97       	sbiw	r28, 0x0d	; 13
    1582:	0f b6       	in	r0, 0x3f	; 63
    1584:	f8 94       	cli
    1586:	de bf       	out	0x3e, r29	; 62
    1588:	0f be       	out	0x3f, r0	; 63
    158a:	cd bf       	out	0x3d, r28	; 61
    158c:	89 83       	std	Y+1, r24	; 0x01
    158e:	6a 83       	std	Y+2, r22	; 0x02
    1590:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinDirection <= DIO_OUTPUT) )
    1592:	89 81       	ldd	r24, Y+1	; 0x01
    1594:	84 30       	cpi	r24, 0x04	; 4
    1596:	08 f0       	brcs	.+2      	; 0x159a <MDIO_voidSetPinDirection+0x22>
    1598:	09 c1       	rjmp	.+530    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
    159a:	8a 81       	ldd	r24, Y+2	; 0x02
    159c:	88 30       	cpi	r24, 0x08	; 8
    159e:	08 f0       	brcs	.+2      	; 0x15a2 <MDIO_voidSetPinDirection+0x2a>
    15a0:	05 c1       	rjmp	.+522    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
    15a2:	8b 81       	ldd	r24, Y+3	; 0x03
    15a4:	82 30       	cpi	r24, 0x02	; 2
    15a6:	08 f0       	brcs	.+2      	; 0x15aa <MDIO_voidSetPinDirection+0x32>
    15a8:	01 c1       	rjmp	.+514    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
	{
		switch (A_portID)
    15aa:	89 81       	ldd	r24, Y+1	; 0x01
    15ac:	28 2f       	mov	r18, r24
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	3d 87       	std	Y+13, r19	; 0x0d
    15b2:	2c 87       	std	Y+12, r18	; 0x0c
    15b4:	8c 85       	ldd	r24, Y+12	; 0x0c
    15b6:	9d 85       	ldd	r25, Y+13	; 0x0d
    15b8:	81 30       	cpi	r24, 0x01	; 1
    15ba:	91 05       	cpc	r25, r1
    15bc:	09 f4       	brne	.+2      	; 0x15c0 <MDIO_voidSetPinDirection+0x48>
    15be:	4f c0       	rjmp	.+158    	; 0x165e <MDIO_voidSetPinDirection+0xe6>
    15c0:	2c 85       	ldd	r18, Y+12	; 0x0c
    15c2:	3d 85       	ldd	r19, Y+13	; 0x0d
    15c4:	22 30       	cpi	r18, 0x02	; 2
    15c6:	31 05       	cpc	r19, r1
    15c8:	2c f4       	brge	.+10     	; 0x15d4 <MDIO_voidSetPinDirection+0x5c>
    15ca:	8c 85       	ldd	r24, Y+12	; 0x0c
    15cc:	9d 85       	ldd	r25, Y+13	; 0x0d
    15ce:	00 97       	sbiw	r24, 0x00	; 0
    15d0:	71 f0       	breq	.+28     	; 0x15ee <MDIO_voidSetPinDirection+0x76>
    15d2:	ec c0       	rjmp	.+472    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
    15d4:	2c 85       	ldd	r18, Y+12	; 0x0c
    15d6:	3d 85       	ldd	r19, Y+13	; 0x0d
    15d8:	22 30       	cpi	r18, 0x02	; 2
    15da:	31 05       	cpc	r19, r1
    15dc:	09 f4       	brne	.+2      	; 0x15e0 <MDIO_voidSetPinDirection+0x68>
    15de:	77 c0       	rjmp	.+238    	; 0x16ce <MDIO_voidSetPinDirection+0x156>
    15e0:	8c 85       	ldd	r24, Y+12	; 0x0c
    15e2:	9d 85       	ldd	r25, Y+13	; 0x0d
    15e4:	83 30       	cpi	r24, 0x03	; 3
    15e6:	91 05       	cpc	r25, r1
    15e8:	09 f4       	brne	.+2      	; 0x15ec <MDIO_voidSetPinDirection+0x74>
    15ea:	a9 c0       	rjmp	.+338    	; 0x173e <MDIO_voidSetPinDirection+0x1c6>
    15ec:	df c0       	rjmp	.+446    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
		{
		case DIO_PORTA:
			switch (A_pinDirection)
    15ee:	8b 81       	ldd	r24, Y+3	; 0x03
    15f0:	28 2f       	mov	r18, r24
    15f2:	30 e0       	ldi	r19, 0x00	; 0
    15f4:	3b 87       	std	Y+11, r19	; 0x0b
    15f6:	2a 87       	std	Y+10, r18	; 0x0a
    15f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    15fa:	9b 85       	ldd	r25, Y+11	; 0x0b
    15fc:	00 97       	sbiw	r24, 0x00	; 0
    15fe:	31 f0       	breq	.+12     	; 0x160c <MDIO_voidSetPinDirection+0x94>
    1600:	2a 85       	ldd	r18, Y+10	; 0x0a
    1602:	3b 85       	ldd	r19, Y+11	; 0x0b
    1604:	21 30       	cpi	r18, 0x01	; 1
    1606:	31 05       	cpc	r19, r1
    1608:	b1 f0       	breq	.+44     	; 0x1636 <MDIO_voidSetPinDirection+0xbe>
    160a:	d0 c0       	rjmp	.+416    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRA_REG,A_pinID);
    160c:	aa e3       	ldi	r26, 0x3A	; 58
    160e:	b0 e0       	ldi	r27, 0x00	; 0
    1610:	ea e3       	ldi	r30, 0x3A	; 58
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	48 2f       	mov	r20, r24
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	28 2f       	mov	r18, r24
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	81 e0       	ldi	r24, 0x01	; 1
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	02 2e       	mov	r0, r18
    1624:	02 c0       	rjmp	.+4      	; 0x162a <MDIO_voidSetPinDirection+0xb2>
    1626:	88 0f       	add	r24, r24
    1628:	99 1f       	adc	r25, r25
    162a:	0a 94       	dec	r0
    162c:	e2 f7       	brpl	.-8      	; 0x1626 <MDIO_voidSetPinDirection+0xae>
    162e:	80 95       	com	r24
    1630:	84 23       	and	r24, r20
    1632:	8c 93       	st	X, r24
    1634:	bb c0       	rjmp	.+374    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRA_REG,A_pinID);
    1636:	aa e3       	ldi	r26, 0x3A	; 58
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	ea e3       	ldi	r30, 0x3A	; 58
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	48 2f       	mov	r20, r24
    1642:	8a 81       	ldd	r24, Y+2	; 0x02
    1644:	28 2f       	mov	r18, r24
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	02 2e       	mov	r0, r18
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <MDIO_voidSetPinDirection+0xdc>
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	0a 94       	dec	r0
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <MDIO_voidSetPinDirection+0xd8>
    1658:	84 2b       	or	r24, r20
    165a:	8c 93       	st	X, r24
    165c:	a7 c0       	rjmp	.+334    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinDirection)
    165e:	8b 81       	ldd	r24, Y+3	; 0x03
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	39 87       	std	Y+9, r19	; 0x09
    1666:	28 87       	std	Y+8, r18	; 0x08
    1668:	88 85       	ldd	r24, Y+8	; 0x08
    166a:	99 85       	ldd	r25, Y+9	; 0x09
    166c:	00 97       	sbiw	r24, 0x00	; 0
    166e:	31 f0       	breq	.+12     	; 0x167c <MDIO_voidSetPinDirection+0x104>
    1670:	28 85       	ldd	r18, Y+8	; 0x08
    1672:	39 85       	ldd	r19, Y+9	; 0x09
    1674:	21 30       	cpi	r18, 0x01	; 1
    1676:	31 05       	cpc	r19, r1
    1678:	b1 f0       	breq	.+44     	; 0x16a6 <MDIO_voidSetPinDirection+0x12e>
    167a:	98 c0       	rjmp	.+304    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRB_REG,A_pinID);
    167c:	a7 e3       	ldi	r26, 0x37	; 55
    167e:	b0 e0       	ldi	r27, 0x00	; 0
    1680:	e7 e3       	ldi	r30, 0x37	; 55
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	80 81       	ld	r24, Z
    1686:	48 2f       	mov	r20, r24
    1688:	8a 81       	ldd	r24, Y+2	; 0x02
    168a:	28 2f       	mov	r18, r24
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	81 e0       	ldi	r24, 0x01	; 1
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	02 2e       	mov	r0, r18
    1694:	02 c0       	rjmp	.+4      	; 0x169a <MDIO_voidSetPinDirection+0x122>
    1696:	88 0f       	add	r24, r24
    1698:	99 1f       	adc	r25, r25
    169a:	0a 94       	dec	r0
    169c:	e2 f7       	brpl	.-8      	; 0x1696 <MDIO_voidSetPinDirection+0x11e>
    169e:	80 95       	com	r24
    16a0:	84 23       	and	r24, r20
    16a2:	8c 93       	st	X, r24
    16a4:	83 c0       	rjmp	.+262    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRB_REG,A_pinID);
    16a6:	a7 e3       	ldi	r26, 0x37	; 55
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e7 e3       	ldi	r30, 0x37	; 55
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	48 2f       	mov	r20, r24
    16b2:	8a 81       	ldd	r24, Y+2	; 0x02
    16b4:	28 2f       	mov	r18, r24
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	02 2e       	mov	r0, r18
    16be:	02 c0       	rjmp	.+4      	; 0x16c4 <MDIO_voidSetPinDirection+0x14c>
    16c0:	88 0f       	add	r24, r24
    16c2:	99 1f       	adc	r25, r25
    16c4:	0a 94       	dec	r0
    16c6:	e2 f7       	brpl	.-8      	; 0x16c0 <MDIO_voidSetPinDirection+0x148>
    16c8:	84 2b       	or	r24, r20
    16ca:	8c 93       	st	X, r24
    16cc:	6f c0       	rjmp	.+222    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinDirection)
    16ce:	8b 81       	ldd	r24, Y+3	; 0x03
    16d0:	28 2f       	mov	r18, r24
    16d2:	30 e0       	ldi	r19, 0x00	; 0
    16d4:	3f 83       	std	Y+7, r19	; 0x07
    16d6:	2e 83       	std	Y+6, r18	; 0x06
    16d8:	8e 81       	ldd	r24, Y+6	; 0x06
    16da:	9f 81       	ldd	r25, Y+7	; 0x07
    16dc:	00 97       	sbiw	r24, 0x00	; 0
    16de:	31 f0       	breq	.+12     	; 0x16ec <MDIO_voidSetPinDirection+0x174>
    16e0:	2e 81       	ldd	r18, Y+6	; 0x06
    16e2:	3f 81       	ldd	r19, Y+7	; 0x07
    16e4:	21 30       	cpi	r18, 0x01	; 1
    16e6:	31 05       	cpc	r19, r1
    16e8:	b1 f0       	breq	.+44     	; 0x1716 <MDIO_voidSetPinDirection+0x19e>
    16ea:	60 c0       	rjmp	.+192    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRC_REG,A_pinID);
    16ec:	a4 e3       	ldi	r26, 0x34	; 52
    16ee:	b0 e0       	ldi	r27, 0x00	; 0
    16f0:	e4 e3       	ldi	r30, 0x34	; 52
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	48 2f       	mov	r20, r24
    16f8:	8a 81       	ldd	r24, Y+2	; 0x02
    16fa:	28 2f       	mov	r18, r24
    16fc:	30 e0       	ldi	r19, 0x00	; 0
    16fe:	81 e0       	ldi	r24, 0x01	; 1
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	02 2e       	mov	r0, r18
    1704:	02 c0       	rjmp	.+4      	; 0x170a <MDIO_voidSetPinDirection+0x192>
    1706:	88 0f       	add	r24, r24
    1708:	99 1f       	adc	r25, r25
    170a:	0a 94       	dec	r0
    170c:	e2 f7       	brpl	.-8      	; 0x1706 <MDIO_voidSetPinDirection+0x18e>
    170e:	80 95       	com	r24
    1710:	84 23       	and	r24, r20
    1712:	8c 93       	st	X, r24
    1714:	4b c0       	rjmp	.+150    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRC_REG,A_pinID);
    1716:	a4 e3       	ldi	r26, 0x34	; 52
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e4 e3       	ldi	r30, 0x34	; 52
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	48 2f       	mov	r20, r24
    1722:	8a 81       	ldd	r24, Y+2	; 0x02
    1724:	28 2f       	mov	r18, r24
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	02 2e       	mov	r0, r18
    172e:	02 c0       	rjmp	.+4      	; 0x1734 <MDIO_voidSetPinDirection+0x1bc>
    1730:	88 0f       	add	r24, r24
    1732:	99 1f       	adc	r25, r25
    1734:	0a 94       	dec	r0
    1736:	e2 f7       	brpl	.-8      	; 0x1730 <MDIO_voidSetPinDirection+0x1b8>
    1738:	84 2b       	or	r24, r20
    173a:	8c 93       	st	X, r24
    173c:	37 c0       	rjmp	.+110    	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinDirection)
    173e:	8b 81       	ldd	r24, Y+3	; 0x03
    1740:	28 2f       	mov	r18, r24
    1742:	30 e0       	ldi	r19, 0x00	; 0
    1744:	3d 83       	std	Y+5, r19	; 0x05
    1746:	2c 83       	std	Y+4, r18	; 0x04
    1748:	8c 81       	ldd	r24, Y+4	; 0x04
    174a:	9d 81       	ldd	r25, Y+5	; 0x05
    174c:	00 97       	sbiw	r24, 0x00	; 0
    174e:	31 f0       	breq	.+12     	; 0x175c <MDIO_voidSetPinDirection+0x1e4>
    1750:	2c 81       	ldd	r18, Y+4	; 0x04
    1752:	3d 81       	ldd	r19, Y+5	; 0x05
    1754:	21 30       	cpi	r18, 0x01	; 1
    1756:	31 05       	cpc	r19, r1
    1758:	b1 f0       	breq	.+44     	; 0x1786 <MDIO_voidSetPinDirection+0x20e>
    175a:	28 c0       	rjmp	.+80     	; 0x17ac <MDIO_voidSetPinDirection+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRD_REG,A_pinID);
    175c:	a1 e3       	ldi	r26, 0x31	; 49
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e1 e3       	ldi	r30, 0x31	; 49
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	48 2f       	mov	r20, r24
    1768:	8a 81       	ldd	r24, Y+2	; 0x02
    176a:	28 2f       	mov	r18, r24
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	02 2e       	mov	r0, r18
    1774:	02 c0       	rjmp	.+4      	; 0x177a <MDIO_voidSetPinDirection+0x202>
    1776:	88 0f       	add	r24, r24
    1778:	99 1f       	adc	r25, r25
    177a:	0a 94       	dec	r0
    177c:	e2 f7       	brpl	.-8      	; 0x1776 <MDIO_voidSetPinDirection+0x1fe>
    177e:	80 95       	com	r24
    1780:	84 23       	and	r24, r20
    1782:	8c 93       	st	X, r24
    1784:	13 c0       	rjmp	.+38     	; 0x17ac <MDIO_voidSetPinDirection+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRD_REG,A_pinID);
    1786:	a1 e3       	ldi	r26, 0x31	; 49
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	e1 e3       	ldi	r30, 0x31	; 49
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	48 2f       	mov	r20, r24
    1792:	8a 81       	ldd	r24, Y+2	; 0x02
    1794:	28 2f       	mov	r18, r24
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	02 2e       	mov	r0, r18
    179e:	02 c0       	rjmp	.+4      	; 0x17a4 <MDIO_voidSetPinDirection+0x22c>
    17a0:	88 0f       	add	r24, r24
    17a2:	99 1f       	adc	r25, r25
    17a4:	0a 94       	dec	r0
    17a6:	e2 f7       	brpl	.-8      	; 0x17a0 <MDIO_voidSetPinDirection+0x228>
    17a8:	84 2b       	or	r24, r20
    17aa:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    17ac:	2d 96       	adiw	r28, 0x0d	; 13
    17ae:	0f b6       	in	r0, 0x3f	; 63
    17b0:	f8 94       	cli
    17b2:	de bf       	out	0x3e, r29	; 62
    17b4:	0f be       	out	0x3f, r0	; 63
    17b6:	cd bf       	out	0x3d, r28	; 61
    17b8:	cf 91       	pop	r28
    17ba:	df 91       	pop	r29
    17bc:	08 95       	ret

000017be <MDIO_voidSetPinValue>:


void MDIO_voidSetPinValue(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_VALUE_e A_pinValue)
{
    17be:	df 93       	push	r29
    17c0:	cf 93       	push	r28
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
    17c6:	2d 97       	sbiw	r28, 0x0d	; 13
    17c8:	0f b6       	in	r0, 0x3f	; 63
    17ca:	f8 94       	cli
    17cc:	de bf       	out	0x3e, r29	; 62
    17ce:	0f be       	out	0x3f, r0	; 63
    17d0:	cd bf       	out	0x3d, r28	; 61
    17d2:	89 83       	std	Y+1, r24	; 0x01
    17d4:	6a 83       	std	Y+2, r22	; 0x02
    17d6:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinValue <= DIO_SET) )
    17d8:	89 81       	ldd	r24, Y+1	; 0x01
    17da:	84 30       	cpi	r24, 0x04	; 4
    17dc:	08 f0       	brcs	.+2      	; 0x17e0 <MDIO_voidSetPinValue+0x22>
    17de:	09 c1       	rjmp	.+530    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
    17e0:	8a 81       	ldd	r24, Y+2	; 0x02
    17e2:	88 30       	cpi	r24, 0x08	; 8
    17e4:	08 f0       	brcs	.+2      	; 0x17e8 <MDIO_voidSetPinValue+0x2a>
    17e6:	05 c1       	rjmp	.+522    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	82 30       	cpi	r24, 0x02	; 2
    17ec:	08 f0       	brcs	.+2      	; 0x17f0 <MDIO_voidSetPinValue+0x32>
    17ee:	01 c1       	rjmp	.+514    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
	{
		switch (A_portID)
    17f0:	89 81       	ldd	r24, Y+1	; 0x01
    17f2:	28 2f       	mov	r18, r24
    17f4:	30 e0       	ldi	r19, 0x00	; 0
    17f6:	3d 87       	std	Y+13, r19	; 0x0d
    17f8:	2c 87       	std	Y+12, r18	; 0x0c
    17fa:	8c 85       	ldd	r24, Y+12	; 0x0c
    17fc:	9d 85       	ldd	r25, Y+13	; 0x0d
    17fe:	81 30       	cpi	r24, 0x01	; 1
    1800:	91 05       	cpc	r25, r1
    1802:	09 f4       	brne	.+2      	; 0x1806 <MDIO_voidSetPinValue+0x48>
    1804:	4f c0       	rjmp	.+158    	; 0x18a4 <MDIO_voidSetPinValue+0xe6>
    1806:	2c 85       	ldd	r18, Y+12	; 0x0c
    1808:	3d 85       	ldd	r19, Y+13	; 0x0d
    180a:	22 30       	cpi	r18, 0x02	; 2
    180c:	31 05       	cpc	r19, r1
    180e:	2c f4       	brge	.+10     	; 0x181a <MDIO_voidSetPinValue+0x5c>
    1810:	8c 85       	ldd	r24, Y+12	; 0x0c
    1812:	9d 85       	ldd	r25, Y+13	; 0x0d
    1814:	00 97       	sbiw	r24, 0x00	; 0
    1816:	71 f0       	breq	.+28     	; 0x1834 <MDIO_voidSetPinValue+0x76>
    1818:	ec c0       	rjmp	.+472    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
    181a:	2c 85       	ldd	r18, Y+12	; 0x0c
    181c:	3d 85       	ldd	r19, Y+13	; 0x0d
    181e:	22 30       	cpi	r18, 0x02	; 2
    1820:	31 05       	cpc	r19, r1
    1822:	09 f4       	brne	.+2      	; 0x1826 <MDIO_voidSetPinValue+0x68>
    1824:	77 c0       	rjmp	.+238    	; 0x1914 <MDIO_voidSetPinValue+0x156>
    1826:	8c 85       	ldd	r24, Y+12	; 0x0c
    1828:	9d 85       	ldd	r25, Y+13	; 0x0d
    182a:	83 30       	cpi	r24, 0x03	; 3
    182c:	91 05       	cpc	r25, r1
    182e:	09 f4       	brne	.+2      	; 0x1832 <MDIO_voidSetPinValue+0x74>
    1830:	a9 c0       	rjmp	.+338    	; 0x1984 <MDIO_voidSetPinValue+0x1c6>
    1832:	df c0       	rjmp	.+446    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
		{
		case DIO_PORTA:
			switch (A_pinValue)
    1834:	8b 81       	ldd	r24, Y+3	; 0x03
    1836:	28 2f       	mov	r18, r24
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	3b 87       	std	Y+11, r19	; 0x0b
    183c:	2a 87       	std	Y+10, r18	; 0x0a
    183e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1840:	9b 85       	ldd	r25, Y+11	; 0x0b
    1842:	00 97       	sbiw	r24, 0x00	; 0
    1844:	31 f0       	breq	.+12     	; 0x1852 <MDIO_voidSetPinValue+0x94>
    1846:	2a 85       	ldd	r18, Y+10	; 0x0a
    1848:	3b 85       	ldd	r19, Y+11	; 0x0b
    184a:	21 30       	cpi	r18, 0x01	; 1
    184c:	31 05       	cpc	r19, r1
    184e:	b1 f0       	breq	.+44     	; 0x187c <MDIO_voidSetPinValue+0xbe>
    1850:	d0 c0       	rjmp	.+416    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTA_REG,A_pinID);
    1852:	ab e3       	ldi	r26, 0x3B	; 59
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	eb e3       	ldi	r30, 0x3B	; 59
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	48 2f       	mov	r20, r24
    185e:	8a 81       	ldd	r24, Y+2	; 0x02
    1860:	28 2f       	mov	r18, r24
    1862:	30 e0       	ldi	r19, 0x00	; 0
    1864:	81 e0       	ldi	r24, 0x01	; 1
    1866:	90 e0       	ldi	r25, 0x00	; 0
    1868:	02 2e       	mov	r0, r18
    186a:	02 c0       	rjmp	.+4      	; 0x1870 <MDIO_voidSetPinValue+0xb2>
    186c:	88 0f       	add	r24, r24
    186e:	99 1f       	adc	r25, r25
    1870:	0a 94       	dec	r0
    1872:	e2 f7       	brpl	.-8      	; 0x186c <MDIO_voidSetPinValue+0xae>
    1874:	80 95       	com	r24
    1876:	84 23       	and	r24, r20
    1878:	8c 93       	st	X, r24
    187a:	bb c0       	rjmp	.+374    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTA_REG,A_pinID);
    187c:	ab e3       	ldi	r26, 0x3B	; 59
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	eb e3       	ldi	r30, 0x3B	; 59
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	48 2f       	mov	r20, r24
    1888:	8a 81       	ldd	r24, Y+2	; 0x02
    188a:	28 2f       	mov	r18, r24
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	81 e0       	ldi	r24, 0x01	; 1
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	02 2e       	mov	r0, r18
    1894:	02 c0       	rjmp	.+4      	; 0x189a <MDIO_voidSetPinValue+0xdc>
    1896:	88 0f       	add	r24, r24
    1898:	99 1f       	adc	r25, r25
    189a:	0a 94       	dec	r0
    189c:	e2 f7       	brpl	.-8      	; 0x1896 <MDIO_voidSetPinValue+0xd8>
    189e:	84 2b       	or	r24, r20
    18a0:	8c 93       	st	X, r24
    18a2:	a7 c0       	rjmp	.+334    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinValue)
    18a4:	8b 81       	ldd	r24, Y+3	; 0x03
    18a6:	28 2f       	mov	r18, r24
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	39 87       	std	Y+9, r19	; 0x09
    18ac:	28 87       	std	Y+8, r18	; 0x08
    18ae:	88 85       	ldd	r24, Y+8	; 0x08
    18b0:	99 85       	ldd	r25, Y+9	; 0x09
    18b2:	00 97       	sbiw	r24, 0x00	; 0
    18b4:	31 f0       	breq	.+12     	; 0x18c2 <MDIO_voidSetPinValue+0x104>
    18b6:	28 85       	ldd	r18, Y+8	; 0x08
    18b8:	39 85       	ldd	r19, Y+9	; 0x09
    18ba:	21 30       	cpi	r18, 0x01	; 1
    18bc:	31 05       	cpc	r19, r1
    18be:	b1 f0       	breq	.+44     	; 0x18ec <MDIO_voidSetPinValue+0x12e>
    18c0:	98 c0       	rjmp	.+304    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTB_REG,A_pinID);
    18c2:	a8 e3       	ldi	r26, 0x38	; 56
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	e8 e3       	ldi	r30, 0x38	; 56
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	48 2f       	mov	r20, r24
    18ce:	8a 81       	ldd	r24, Y+2	; 0x02
    18d0:	28 2f       	mov	r18, r24
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	81 e0       	ldi	r24, 0x01	; 1
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	02 2e       	mov	r0, r18
    18da:	02 c0       	rjmp	.+4      	; 0x18e0 <MDIO_voidSetPinValue+0x122>
    18dc:	88 0f       	add	r24, r24
    18de:	99 1f       	adc	r25, r25
    18e0:	0a 94       	dec	r0
    18e2:	e2 f7       	brpl	.-8      	; 0x18dc <MDIO_voidSetPinValue+0x11e>
    18e4:	80 95       	com	r24
    18e6:	84 23       	and	r24, r20
    18e8:	8c 93       	st	X, r24
    18ea:	83 c0       	rjmp	.+262    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTB_REG,A_pinID);
    18ec:	a8 e3       	ldi	r26, 0x38	; 56
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	e8 e3       	ldi	r30, 0x38	; 56
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	48 2f       	mov	r20, r24
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	28 2f       	mov	r18, r24
    18fc:	30 e0       	ldi	r19, 0x00	; 0
    18fe:	81 e0       	ldi	r24, 0x01	; 1
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	02 2e       	mov	r0, r18
    1904:	02 c0       	rjmp	.+4      	; 0x190a <MDIO_voidSetPinValue+0x14c>
    1906:	88 0f       	add	r24, r24
    1908:	99 1f       	adc	r25, r25
    190a:	0a 94       	dec	r0
    190c:	e2 f7       	brpl	.-8      	; 0x1906 <MDIO_voidSetPinValue+0x148>
    190e:	84 2b       	or	r24, r20
    1910:	8c 93       	st	X, r24
    1912:	6f c0       	rjmp	.+222    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinValue)
    1914:	8b 81       	ldd	r24, Y+3	; 0x03
    1916:	28 2f       	mov	r18, r24
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	3f 83       	std	Y+7, r19	; 0x07
    191c:	2e 83       	std	Y+6, r18	; 0x06
    191e:	8e 81       	ldd	r24, Y+6	; 0x06
    1920:	9f 81       	ldd	r25, Y+7	; 0x07
    1922:	00 97       	sbiw	r24, 0x00	; 0
    1924:	31 f0       	breq	.+12     	; 0x1932 <MDIO_voidSetPinValue+0x174>
    1926:	2e 81       	ldd	r18, Y+6	; 0x06
    1928:	3f 81       	ldd	r19, Y+7	; 0x07
    192a:	21 30       	cpi	r18, 0x01	; 1
    192c:	31 05       	cpc	r19, r1
    192e:	b1 f0       	breq	.+44     	; 0x195c <MDIO_voidSetPinValue+0x19e>
    1930:	60 c0       	rjmp	.+192    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTC_REG,A_pinID);
    1932:	a5 e3       	ldi	r26, 0x35	; 53
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e5 e3       	ldi	r30, 0x35	; 53
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	48 2f       	mov	r20, r24
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	28 2f       	mov	r18, r24
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	02 2e       	mov	r0, r18
    194a:	02 c0       	rjmp	.+4      	; 0x1950 <MDIO_voidSetPinValue+0x192>
    194c:	88 0f       	add	r24, r24
    194e:	99 1f       	adc	r25, r25
    1950:	0a 94       	dec	r0
    1952:	e2 f7       	brpl	.-8      	; 0x194c <MDIO_voidSetPinValue+0x18e>
    1954:	80 95       	com	r24
    1956:	84 23       	and	r24, r20
    1958:	8c 93       	st	X, r24
    195a:	4b c0       	rjmp	.+150    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTC_REG,A_pinID);
    195c:	a5 e3       	ldi	r26, 0x35	; 53
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	e5 e3       	ldi	r30, 0x35	; 53
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	48 2f       	mov	r20, r24
    1968:	8a 81       	ldd	r24, Y+2	; 0x02
    196a:	28 2f       	mov	r18, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	02 2e       	mov	r0, r18
    1974:	02 c0       	rjmp	.+4      	; 0x197a <MDIO_voidSetPinValue+0x1bc>
    1976:	88 0f       	add	r24, r24
    1978:	99 1f       	adc	r25, r25
    197a:	0a 94       	dec	r0
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <MDIO_voidSetPinValue+0x1b8>
    197e:	84 2b       	or	r24, r20
    1980:	8c 93       	st	X, r24
    1982:	37 c0       	rjmp	.+110    	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinValue)
    1984:	8b 81       	ldd	r24, Y+3	; 0x03
    1986:	28 2f       	mov	r18, r24
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	3d 83       	std	Y+5, r19	; 0x05
    198c:	2c 83       	std	Y+4, r18	; 0x04
    198e:	8c 81       	ldd	r24, Y+4	; 0x04
    1990:	9d 81       	ldd	r25, Y+5	; 0x05
    1992:	00 97       	sbiw	r24, 0x00	; 0
    1994:	31 f0       	breq	.+12     	; 0x19a2 <MDIO_voidSetPinValue+0x1e4>
    1996:	2c 81       	ldd	r18, Y+4	; 0x04
    1998:	3d 81       	ldd	r19, Y+5	; 0x05
    199a:	21 30       	cpi	r18, 0x01	; 1
    199c:	31 05       	cpc	r19, r1
    199e:	b1 f0       	breq	.+44     	; 0x19cc <MDIO_voidSetPinValue+0x20e>
    19a0:	28 c0       	rjmp	.+80     	; 0x19f2 <MDIO_voidSetPinValue+0x234>
			{
			case DIO_RESET:
				CLR_BIT(PORTD_REG,A_pinID);
    19a2:	a2 e3       	ldi	r26, 0x32	; 50
    19a4:	b0 e0       	ldi	r27, 0x00	; 0
    19a6:	e2 e3       	ldi	r30, 0x32	; 50
    19a8:	f0 e0       	ldi	r31, 0x00	; 0
    19aa:	80 81       	ld	r24, Z
    19ac:	48 2f       	mov	r20, r24
    19ae:	8a 81       	ldd	r24, Y+2	; 0x02
    19b0:	28 2f       	mov	r18, r24
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	81 e0       	ldi	r24, 0x01	; 1
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	02 2e       	mov	r0, r18
    19ba:	02 c0       	rjmp	.+4      	; 0x19c0 <MDIO_voidSetPinValue+0x202>
    19bc:	88 0f       	add	r24, r24
    19be:	99 1f       	adc	r25, r25
    19c0:	0a 94       	dec	r0
    19c2:	e2 f7       	brpl	.-8      	; 0x19bc <MDIO_voidSetPinValue+0x1fe>
    19c4:	80 95       	com	r24
    19c6:	84 23       	and	r24, r20
    19c8:	8c 93       	st	X, r24
    19ca:	13 c0       	rjmp	.+38     	; 0x19f2 <MDIO_voidSetPinValue+0x234>
				break;
			case DIO_SET:
				SET_BIT(PORTD_REG,A_pinID);
    19cc:	a2 e3       	ldi	r26, 0x32	; 50
    19ce:	b0 e0       	ldi	r27, 0x00	; 0
    19d0:	e2 e3       	ldi	r30, 0x32	; 50
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	80 81       	ld	r24, Z
    19d6:	48 2f       	mov	r20, r24
    19d8:	8a 81       	ldd	r24, Y+2	; 0x02
    19da:	28 2f       	mov	r18, r24
    19dc:	30 e0       	ldi	r19, 0x00	; 0
    19de:	81 e0       	ldi	r24, 0x01	; 1
    19e0:	90 e0       	ldi	r25, 0x00	; 0
    19e2:	02 2e       	mov	r0, r18
    19e4:	02 c0       	rjmp	.+4      	; 0x19ea <MDIO_voidSetPinValue+0x22c>
    19e6:	88 0f       	add	r24, r24
    19e8:	99 1f       	adc	r25, r25
    19ea:	0a 94       	dec	r0
    19ec:	e2 f7       	brpl	.-8      	; 0x19e6 <MDIO_voidSetPinValue+0x228>
    19ee:	84 2b       	or	r24, r20
    19f0:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    19f2:	2d 96       	adiw	r28, 0x0d	; 13
    19f4:	0f b6       	in	r0, 0x3f	; 63
    19f6:	f8 94       	cli
    19f8:	de bf       	out	0x3e, r29	; 62
    19fa:	0f be       	out	0x3f, r0	; 63
    19fc:	cd bf       	out	0x3d, r28	; 61
    19fe:	cf 91       	pop	r28
    1a00:	df 91       	pop	r29
    1a02:	08 95       	ret

00001a04 <MDIO_getPinValue>:


DIO_VALUE_e MDIO_getPinValue(DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
    1a04:	df 93       	push	r29
    1a06:	cf 93       	push	r28
    1a08:	00 d0       	rcall	.+0      	; 0x1a0a <MDIO_getPinValue+0x6>
    1a0a:	00 d0       	rcall	.+0      	; 0x1a0c <MDIO_getPinValue+0x8>
    1a0c:	0f 92       	push	r0
    1a0e:	cd b7       	in	r28, 0x3d	; 61
    1a10:	de b7       	in	r29, 0x3e	; 62
    1a12:	8a 83       	std	Y+2, r24	; 0x02
    1a14:	6b 83       	std	Y+3, r22	; 0x03
	DIO_VALUE_e local_PinValue;

	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
    1a16:	8a 81       	ldd	r24, Y+2	; 0x02
    1a18:	84 30       	cpi	r24, 0x04	; 4
    1a1a:	08 f0       	brcs	.+2      	; 0x1a1e <MDIO_getPinValue+0x1a>
    1a1c:	6b c0       	rjmp	.+214    	; 0x1af4 <MDIO_getPinValue+0xf0>
    1a1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a20:	88 30       	cpi	r24, 0x08	; 8
    1a22:	08 f0       	brcs	.+2      	; 0x1a26 <MDIO_getPinValue+0x22>
    1a24:	67 c0       	rjmp	.+206    	; 0x1af4 <MDIO_getPinValue+0xf0>
	{
		switch (A_portID)
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	28 2f       	mov	r18, r24
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	3d 83       	std	Y+5, r19	; 0x05
    1a2e:	2c 83       	std	Y+4, r18	; 0x04
    1a30:	4c 81       	ldd	r20, Y+4	; 0x04
    1a32:	5d 81       	ldd	r21, Y+5	; 0x05
    1a34:	41 30       	cpi	r20, 0x01	; 1
    1a36:	51 05       	cpc	r21, r1
    1a38:	41 f1       	breq	.+80     	; 0x1a8a <MDIO_getPinValue+0x86>
    1a3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a3e:	82 30       	cpi	r24, 0x02	; 2
    1a40:	91 05       	cpc	r25, r1
    1a42:	34 f4       	brge	.+12     	; 0x1a50 <MDIO_getPinValue+0x4c>
    1a44:	2c 81       	ldd	r18, Y+4	; 0x04
    1a46:	3d 81       	ldd	r19, Y+5	; 0x05
    1a48:	21 15       	cp	r18, r1
    1a4a:	31 05       	cpc	r19, r1
    1a4c:	61 f0       	breq	.+24     	; 0x1a66 <MDIO_getPinValue+0x62>
    1a4e:	52 c0       	rjmp	.+164    	; 0x1af4 <MDIO_getPinValue+0xf0>
    1a50:	4c 81       	ldd	r20, Y+4	; 0x04
    1a52:	5d 81       	ldd	r21, Y+5	; 0x05
    1a54:	42 30       	cpi	r20, 0x02	; 2
    1a56:	51 05       	cpc	r21, r1
    1a58:	51 f1       	breq	.+84     	; 0x1aae <MDIO_getPinValue+0xaa>
    1a5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a5c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a5e:	83 30       	cpi	r24, 0x03	; 3
    1a60:	91 05       	cpc	r25, r1
    1a62:	b9 f1       	breq	.+110    	; 0x1ad2 <MDIO_getPinValue+0xce>
    1a64:	47 c0       	rjmp	.+142    	; 0x1af4 <MDIO_getPinValue+0xf0>
		{
		case DIO_PORTA:
			local_PinValue = GET_BIT(PINA_REG,A_pinID);
    1a66:	e9 e3       	ldi	r30, 0x39	; 57
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	28 2f       	mov	r18, r24
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	8b 81       	ldd	r24, Y+3	; 0x03
    1a72:	88 2f       	mov	r24, r24
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	a9 01       	movw	r20, r18
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <MDIO_getPinValue+0x7a>
    1a7a:	55 95       	asr	r21
    1a7c:	47 95       	ror	r20
    1a7e:	8a 95       	dec	r24
    1a80:	e2 f7       	brpl	.-8      	; 0x1a7a <MDIO_getPinValue+0x76>
    1a82:	ca 01       	movw	r24, r20
    1a84:	81 70       	andi	r24, 0x01	; 1
    1a86:	89 83       	std	Y+1, r24	; 0x01
    1a88:	35 c0       	rjmp	.+106    	; 0x1af4 <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTB:
			local_PinValue = GET_BIT(PINB_REG,A_pinID);
    1a8a:	e6 e3       	ldi	r30, 0x36	; 54
    1a8c:	f0 e0       	ldi	r31, 0x00	; 0
    1a8e:	80 81       	ld	r24, Z
    1a90:	28 2f       	mov	r18, r24
    1a92:	30 e0       	ldi	r19, 0x00	; 0
    1a94:	8b 81       	ldd	r24, Y+3	; 0x03
    1a96:	88 2f       	mov	r24, r24
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	a9 01       	movw	r20, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <MDIO_getPinValue+0x9e>
    1a9e:	55 95       	asr	r21
    1aa0:	47 95       	ror	r20
    1aa2:	8a 95       	dec	r24
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <MDIO_getPinValue+0x9a>
    1aa6:	ca 01       	movw	r24, r20
    1aa8:	81 70       	andi	r24, 0x01	; 1
    1aaa:	89 83       	std	Y+1, r24	; 0x01
    1aac:	23 c0       	rjmp	.+70     	; 0x1af4 <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTC:
			local_PinValue = GET_BIT(PINC_REG,A_pinID);
    1aae:	e3 e3       	ldi	r30, 0x33	; 51
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	28 2f       	mov	r18, r24
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aba:	88 2f       	mov	r24, r24
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	a9 01       	movw	r20, r18
    1ac0:	02 c0       	rjmp	.+4      	; 0x1ac6 <MDIO_getPinValue+0xc2>
    1ac2:	55 95       	asr	r21
    1ac4:	47 95       	ror	r20
    1ac6:	8a 95       	dec	r24
    1ac8:	e2 f7       	brpl	.-8      	; 0x1ac2 <MDIO_getPinValue+0xbe>
    1aca:	ca 01       	movw	r24, r20
    1acc:	81 70       	andi	r24, 0x01	; 1
    1ace:	89 83       	std	Y+1, r24	; 0x01
    1ad0:	11 c0       	rjmp	.+34     	; 0x1af4 <MDIO_getPinValue+0xf0>
			break;
		case DIO_PORTD:
			local_PinValue = GET_BIT(PIND_REG,A_pinID);
    1ad2:	e0 e3       	ldi	r30, 0x30	; 48
    1ad4:	f0 e0       	ldi	r31, 0x00	; 0
    1ad6:	80 81       	ld	r24, Z
    1ad8:	28 2f       	mov	r18, r24
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ade:	88 2f       	mov	r24, r24
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	a9 01       	movw	r20, r18
    1ae4:	02 c0       	rjmp	.+4      	; 0x1aea <MDIO_getPinValue+0xe6>
    1ae6:	55 95       	asr	r21
    1ae8:	47 95       	ror	r20
    1aea:	8a 95       	dec	r24
    1aec:	e2 f7       	brpl	.-8      	; 0x1ae6 <MDIO_getPinValue+0xe2>
    1aee:	ca 01       	movw	r24, r20
    1af0:	81 70       	andi	r24, 0x01	; 1
    1af2:	89 83       	std	Y+1, r24	; 0x01
	{
		// Do Nothing
	}


	return local_PinValue;
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1af6:	0f 90       	pop	r0
    1af8:	0f 90       	pop	r0
    1afa:	0f 90       	pop	r0
    1afc:	0f 90       	pop	r0
    1afe:	0f 90       	pop	r0
    1b00:	cf 91       	pop	r28
    1b02:	df 91       	pop	r29
    1b04:	08 95       	ret

00001b06 <MDIO_voidTogglePinValue>:

void MDIO_voidTogglePinValue (DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
    1b06:	df 93       	push	r29
    1b08:	cf 93       	push	r28
    1b0a:	00 d0       	rcall	.+0      	; 0x1b0c <MDIO_voidTogglePinValue+0x6>
    1b0c:	00 d0       	rcall	.+0      	; 0x1b0e <MDIO_voidTogglePinValue+0x8>
    1b0e:	cd b7       	in	r28, 0x3d	; 61
    1b10:	de b7       	in	r29, 0x3e	; 62
    1b12:	89 83       	std	Y+1, r24	; 0x01
    1b14:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
    1b16:	89 81       	ldd	r24, Y+1	; 0x01
    1b18:	84 30       	cpi	r24, 0x04	; 4
    1b1a:	08 f0       	brcs	.+2      	; 0x1b1e <MDIO_voidTogglePinValue+0x18>
    1b1c:	72 c0       	rjmp	.+228    	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
    1b1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b20:	88 30       	cpi	r24, 0x08	; 8
    1b22:	08 f0       	brcs	.+2      	; 0x1b26 <MDIO_voidTogglePinValue+0x20>
    1b24:	6e c0       	rjmp	.+220    	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
	{
		switch (A_portID)
    1b26:	89 81       	ldd	r24, Y+1	; 0x01
    1b28:	28 2f       	mov	r18, r24
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	3c 83       	std	Y+4, r19	; 0x04
    1b2e:	2b 83       	std	Y+3, r18	; 0x03
    1b30:	8b 81       	ldd	r24, Y+3	; 0x03
    1b32:	9c 81       	ldd	r25, Y+4	; 0x04
    1b34:	81 30       	cpi	r24, 0x01	; 1
    1b36:	91 05       	cpc	r25, r1
    1b38:	49 f1       	breq	.+82     	; 0x1b8c <MDIO_voidTogglePinValue+0x86>
    1b3a:	2b 81       	ldd	r18, Y+3	; 0x03
    1b3c:	3c 81       	ldd	r19, Y+4	; 0x04
    1b3e:	22 30       	cpi	r18, 0x02	; 2
    1b40:	31 05       	cpc	r19, r1
    1b42:	2c f4       	brge	.+10     	; 0x1b4e <MDIO_voidTogglePinValue+0x48>
    1b44:	8b 81       	ldd	r24, Y+3	; 0x03
    1b46:	9c 81       	ldd	r25, Y+4	; 0x04
    1b48:	00 97       	sbiw	r24, 0x00	; 0
    1b4a:	61 f0       	breq	.+24     	; 0x1b64 <MDIO_voidTogglePinValue+0x5e>
    1b4c:	5a c0       	rjmp	.+180    	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
    1b4e:	2b 81       	ldd	r18, Y+3	; 0x03
    1b50:	3c 81       	ldd	r19, Y+4	; 0x04
    1b52:	22 30       	cpi	r18, 0x02	; 2
    1b54:	31 05       	cpc	r19, r1
    1b56:	71 f1       	breq	.+92     	; 0x1bb4 <MDIO_voidTogglePinValue+0xae>
    1b58:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b5c:	83 30       	cpi	r24, 0x03	; 3
    1b5e:	91 05       	cpc	r25, r1
    1b60:	e9 f1       	breq	.+122    	; 0x1bdc <MDIO_voidTogglePinValue+0xd6>
    1b62:	4f c0       	rjmp	.+158    	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
		{
		case DIO_PORTA:
			TOGGLE_BIT(PORTA_REG,A_pinID);
    1b64:	ab e3       	ldi	r26, 0x3B	; 59
    1b66:	b0 e0       	ldi	r27, 0x00	; 0
    1b68:	eb e3       	ldi	r30, 0x3B	; 59
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	80 81       	ld	r24, Z
    1b6e:	48 2f       	mov	r20, r24
    1b70:	8a 81       	ldd	r24, Y+2	; 0x02
    1b72:	28 2f       	mov	r18, r24
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	02 2e       	mov	r0, r18
    1b7c:	02 c0       	rjmp	.+4      	; 0x1b82 <MDIO_voidTogglePinValue+0x7c>
    1b7e:	88 0f       	add	r24, r24
    1b80:	99 1f       	adc	r25, r25
    1b82:	0a 94       	dec	r0
    1b84:	e2 f7       	brpl	.-8      	; 0x1b7e <MDIO_voidTogglePinValue+0x78>
    1b86:	84 27       	eor	r24, r20
    1b88:	8c 93       	st	X, r24
    1b8a:	3b c0       	rjmp	.+118    	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB_REG,A_pinID);
    1b8c:	a8 e3       	ldi	r26, 0x38	; 56
    1b8e:	b0 e0       	ldi	r27, 0x00	; 0
    1b90:	e8 e3       	ldi	r30, 0x38	; 56
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	80 81       	ld	r24, Z
    1b96:	48 2f       	mov	r20, r24
    1b98:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9a:	28 2f       	mov	r18, r24
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	81 e0       	ldi	r24, 0x01	; 1
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	02 2e       	mov	r0, r18
    1ba4:	02 c0       	rjmp	.+4      	; 0x1baa <MDIO_voidTogglePinValue+0xa4>
    1ba6:	88 0f       	add	r24, r24
    1ba8:	99 1f       	adc	r25, r25
    1baa:	0a 94       	dec	r0
    1bac:	e2 f7       	brpl	.-8      	; 0x1ba6 <MDIO_voidTogglePinValue+0xa0>
    1bae:	84 27       	eor	r24, r20
    1bb0:	8c 93       	st	X, r24
    1bb2:	27 c0       	rjmp	.+78     	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC_REG,A_pinID);
    1bb4:	a5 e3       	ldi	r26, 0x35	; 53
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e5 e3       	ldi	r30, 0x35	; 53
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	48 2f       	mov	r20, r24
    1bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc2:	28 2f       	mov	r18, r24
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	02 2e       	mov	r0, r18
    1bcc:	02 c0       	rjmp	.+4      	; 0x1bd2 <MDIO_voidTogglePinValue+0xcc>
    1bce:	88 0f       	add	r24, r24
    1bd0:	99 1f       	adc	r25, r25
    1bd2:	0a 94       	dec	r0
    1bd4:	e2 f7       	brpl	.-8      	; 0x1bce <MDIO_voidTogglePinValue+0xc8>
    1bd6:	84 27       	eor	r24, r20
    1bd8:	8c 93       	st	X, r24
    1bda:	13 c0       	rjmp	.+38     	; 0x1c02 <MDIO_voidTogglePinValue+0xfc>
			break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD_REG,A_pinID);
    1bdc:	a2 e3       	ldi	r26, 0x32	; 50
    1bde:	b0 e0       	ldi	r27, 0x00	; 0
    1be0:	e2 e3       	ldi	r30, 0x32	; 50
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	48 2f       	mov	r20, r24
    1be8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bea:	28 2f       	mov	r18, r24
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	81 e0       	ldi	r24, 0x01	; 1
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	02 2e       	mov	r0, r18
    1bf4:	02 c0       	rjmp	.+4      	; 0x1bfa <MDIO_voidTogglePinValue+0xf4>
    1bf6:	88 0f       	add	r24, r24
    1bf8:	99 1f       	adc	r25, r25
    1bfa:	0a 94       	dec	r0
    1bfc:	e2 f7       	brpl	.-8      	; 0x1bf6 <MDIO_voidTogglePinValue+0xf0>
    1bfe:	84 27       	eor	r24, r20
    1c00:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    1c02:	0f 90       	pop	r0
    1c04:	0f 90       	pop	r0
    1c06:	0f 90       	pop	r0
    1c08:	0f 90       	pop	r0
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	08 95       	ret

00001c10 <MDIO_voidSetPortDirection>:


void MDIO_voidSetPortDirection (DIO_PORT_e A_portID, u8 A_u8PortDirection)
{
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	00 d0       	rcall	.+0      	; 0x1c16 <MDIO_voidSetPortDirection+0x6>
    1c16:	00 d0       	rcall	.+0      	; 0x1c18 <MDIO_voidSetPortDirection+0x8>
    1c18:	cd b7       	in	r28, 0x3d	; 61
    1c1a:	de b7       	in	r29, 0x3e	; 62
    1c1c:	89 83       	std	Y+1, r24	; 0x01
    1c1e:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	84 30       	cpi	r24, 0x04	; 4
    1c24:	90 f5       	brcc	.+100    	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
	{
		switch (A_portID)
    1c26:	89 81       	ldd	r24, Y+1	; 0x01
    1c28:	28 2f       	mov	r18, r24
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	3c 83       	std	Y+4, r19	; 0x04
    1c2e:	2b 83       	std	Y+3, r18	; 0x03
    1c30:	8b 81       	ldd	r24, Y+3	; 0x03
    1c32:	9c 81       	ldd	r25, Y+4	; 0x04
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	91 05       	cpc	r25, r1
    1c38:	d1 f0       	breq	.+52     	; 0x1c6e <MDIO_voidSetPortDirection+0x5e>
    1c3a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c3c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c3e:	22 30       	cpi	r18, 0x02	; 2
    1c40:	31 05       	cpc	r19, r1
    1c42:	2c f4       	brge	.+10     	; 0x1c4e <MDIO_voidSetPortDirection+0x3e>
    1c44:	8b 81       	ldd	r24, Y+3	; 0x03
    1c46:	9c 81       	ldd	r25, Y+4	; 0x04
    1c48:	00 97       	sbiw	r24, 0x00	; 0
    1c4a:	61 f0       	breq	.+24     	; 0x1c64 <MDIO_voidSetPortDirection+0x54>
    1c4c:	1e c0       	rjmp	.+60     	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
    1c4e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c50:	3c 81       	ldd	r19, Y+4	; 0x04
    1c52:	22 30       	cpi	r18, 0x02	; 2
    1c54:	31 05       	cpc	r19, r1
    1c56:	81 f0       	breq	.+32     	; 0x1c78 <MDIO_voidSetPortDirection+0x68>
    1c58:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c5c:	83 30       	cpi	r24, 0x03	; 3
    1c5e:	91 05       	cpc	r25, r1
    1c60:	81 f0       	breq	.+32     	; 0x1c82 <MDIO_voidSetPortDirection+0x72>
    1c62:	13 c0       	rjmp	.+38     	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
		{
		case DIO_PORTA:
			DDRA_REG = A_u8PortDirection;
    1c64:	ea e3       	ldi	r30, 0x3A	; 58
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6a:	80 83       	st	Z, r24
    1c6c:	0e c0       	rjmp	.+28     	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTB:
			DDRB_REG = A_u8PortDirection;
    1c6e:	e7 e3       	ldi	r30, 0x37	; 55
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	8a 81       	ldd	r24, Y+2	; 0x02
    1c74:	80 83       	st	Z, r24
    1c76:	09 c0       	rjmp	.+18     	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTC:
			DDRC_REG = A_u8PortDirection;
    1c78:	e4 e3       	ldi	r30, 0x34	; 52
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7e:	80 83       	st	Z, r24
    1c80:	04 c0       	rjmp	.+8      	; 0x1c8a <MDIO_voidSetPortDirection+0x7a>
			break;
		case DIO_PORTD:
			DDRD_REG = A_u8PortDirection;
    1c82:	e1 e3       	ldi	r30, 0x31	; 49
    1c84:	f0 e0       	ldi	r31, 0x00	; 0
    1c86:	8a 81       	ldd	r24, Y+2	; 0x02
    1c88:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
    1c8a:	0f 90       	pop	r0
    1c8c:	0f 90       	pop	r0
    1c8e:	0f 90       	pop	r0
    1c90:	0f 90       	pop	r0
    1c92:	cf 91       	pop	r28
    1c94:	df 91       	pop	r29
    1c96:	08 95       	ret

00001c98 <MDIO_voidSetPortValue>:

void MDIO_voidSetPortValue (DIO_PORT_e A_portID, u8 A_u8PortValue)
{
    1c98:	df 93       	push	r29
    1c9a:	cf 93       	push	r28
    1c9c:	00 d0       	rcall	.+0      	; 0x1c9e <MDIO_voidSetPortValue+0x6>
    1c9e:	00 d0       	rcall	.+0      	; 0x1ca0 <MDIO_voidSetPortValue+0x8>
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    1ca4:	89 83       	std	Y+1, r24	; 0x01
    1ca6:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
    1ca8:	89 81       	ldd	r24, Y+1	; 0x01
    1caa:	84 30       	cpi	r24, 0x04	; 4
    1cac:	90 f5       	brcc	.+100    	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
	{
		switch (A_portID)
    1cae:	89 81       	ldd	r24, Y+1	; 0x01
    1cb0:	28 2f       	mov	r18, r24
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	3c 83       	std	Y+4, r19	; 0x04
    1cb6:	2b 83       	std	Y+3, r18	; 0x03
    1cb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cba:	9c 81       	ldd	r25, Y+4	; 0x04
    1cbc:	81 30       	cpi	r24, 0x01	; 1
    1cbe:	91 05       	cpc	r25, r1
    1cc0:	d1 f0       	breq	.+52     	; 0x1cf6 <MDIO_voidSetPortValue+0x5e>
    1cc2:	2b 81       	ldd	r18, Y+3	; 0x03
    1cc4:	3c 81       	ldd	r19, Y+4	; 0x04
    1cc6:	22 30       	cpi	r18, 0x02	; 2
    1cc8:	31 05       	cpc	r19, r1
    1cca:	2c f4       	brge	.+10     	; 0x1cd6 <MDIO_voidSetPortValue+0x3e>
    1ccc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cce:	9c 81       	ldd	r25, Y+4	; 0x04
    1cd0:	00 97       	sbiw	r24, 0x00	; 0
    1cd2:	61 f0       	breq	.+24     	; 0x1cec <MDIO_voidSetPortValue+0x54>
    1cd4:	1e c0       	rjmp	.+60     	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
    1cd6:	2b 81       	ldd	r18, Y+3	; 0x03
    1cd8:	3c 81       	ldd	r19, Y+4	; 0x04
    1cda:	22 30       	cpi	r18, 0x02	; 2
    1cdc:	31 05       	cpc	r19, r1
    1cde:	81 f0       	breq	.+32     	; 0x1d00 <MDIO_voidSetPortValue+0x68>
    1ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ce4:	83 30       	cpi	r24, 0x03	; 3
    1ce6:	91 05       	cpc	r25, r1
    1ce8:	81 f0       	breq	.+32     	; 0x1d0a <MDIO_voidSetPortValue+0x72>
    1cea:	13 c0       	rjmp	.+38     	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
		{
		case DIO_PORTA:
			PORTA_REG = A_u8PortValue;
    1cec:	eb e3       	ldi	r30, 0x3B	; 59
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf2:	80 83       	st	Z, r24
    1cf4:	0e c0       	rjmp	.+28     	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTB:
			PORTB_REG = A_u8PortValue;
    1cf6:	e8 e3       	ldi	r30, 0x38	; 56
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfc:	80 83       	st	Z, r24
    1cfe:	09 c0       	rjmp	.+18     	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTC:
			PORTC_REG = A_u8PortValue;
    1d00:	e5 e3       	ldi	r30, 0x35	; 53
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	8a 81       	ldd	r24, Y+2	; 0x02
    1d06:	80 83       	st	Z, r24
    1d08:	04 c0       	rjmp	.+8      	; 0x1d12 <MDIO_voidSetPortValue+0x7a>
			break;
		case DIO_PORTD:
			PORTD_REG = A_u8PortValue;
    1d0a:	e2 e3       	ldi	r30, 0x32	; 50
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d10:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
    1d12:	0f 90       	pop	r0
    1d14:	0f 90       	pop	r0
    1d16:	0f 90       	pop	r0
    1d18:	0f 90       	pop	r0
    1d1a:	cf 91       	pop	r28
    1d1c:	df 91       	pop	r29
    1d1e:	08 95       	ret

00001d20 <MDIO_voidInit>:


void MDIO_voidInit (void)
{
    1d20:	df 93       	push	r29
    1d22:	cf 93       	push	r28
    1d24:	cd b7       	in	r28, 0x3d	; 61
    1d26:	de b7       	in	r29, 0x3e	; 62

	DDRA_REG = CONC_BIT(PA7_INITIAL_DIRECTION,PA6_INITIAL_DIRECTION,
    1d28:	ea e3       	ldi	r30, 0x3A	; 58
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	8f ef       	ldi	r24, 0xFF	; 255
    1d2e:	80 83       	st	Z, r24
						PA5_INITIAL_DIRECTION,PA4_INITIAL_DIRECTION,
						PA3_INITIAL_DIRECTION,PA2_INITIAL_DIRECTION,
						PA1_INITIAL_DIRECTION,PA0_INITIAL_DIRECTION);

	DDRB_REG = CONC_BIT(PB7_INITIAL_DIRECTION,PB6_INITIAL_DIRECTION,
    1d30:	e7 e3       	ldi	r30, 0x37	; 55
    1d32:	f0 e0       	ldi	r31, 0x00	; 0
    1d34:	87 ef       	ldi	r24, 0xF7	; 247
    1d36:	80 83       	st	Z, r24
						PB5_INITIAL_DIRECTION,PB4_INITIAL_DIRECTION,
						PB3_INITIAL_DIRECTION,PB2_INITIAL_DIRECTION,
						PB1_INITIAL_DIRECTION,PB0_INITIAL_DIRECTION);

	DDRC_REG = CONC_BIT(PC7_INITIAL_DIRECTION,PC6_INITIAL_DIRECTION,
    1d38:	e4 e3       	ldi	r30, 0x34	; 52
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	10 82       	st	Z, r1
						PC5_INITIAL_DIRECTION,PC4_INITIAL_DIRECTION,
						PC3_INITIAL_DIRECTION,PC2_INITIAL_DIRECTION,
						PC1_INITIAL_DIRECTION,PC0_INITIAL_DIRECTION);

	DDRD_REG = CONC_BIT(PD7_INITIAL_DIRECTION,PD6_INITIAL_DIRECTION,
    1d3e:	e1 e3       	ldi	r30, 0x31	; 49
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	8e e7       	ldi	r24, 0x7E	; 126
    1d44:	80 83       	st	Z, r24
						PD3_INITIAL_DIRECTION,PD2_INITIAL_DIRECTION,
						PD1_INITIAL_DIRECTION,PD0_INITIAL_DIRECTION);

	/**********************************************************************/

	PORTA_REG = CONC_BIT(PA7_INITIAL_VALUE,PA6_INITIAL_VALUE,
    1d46:	eb e3       	ldi	r30, 0x3B	; 59
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	10 82       	st	Z, r1
						 PA5_INITIAL_VALUE,PA4_INITIAL_VALUE,
						 PA3_INITIAL_VALUE,PA2_INITIAL_VALUE,
						 PA1_INITIAL_VALUE,PA0_INITIAL_VALUE);

	PORTB_REG = CONC_BIT(PB7_INITIAL_VALUE,PB6_INITIAL_VALUE,
    1d4c:	e8 e3       	ldi	r30, 0x38	; 56
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	88 e1       	ldi	r24, 0x18	; 24
    1d52:	80 83       	st	Z, r24
						 PB5_INITIAL_VALUE,PB4_INITIAL_VALUE,
						 PB3_INITIAL_VALUE,PB2_INITIAL_VALUE,
						 PB1_INITIAL_VALUE,PB0_INITIAL_VALUE);

	PORTC_REG = CONC_BIT(PC7_INITIAL_VALUE,PC6_INITIAL_VALUE,
    1d54:	e5 e3       	ldi	r30, 0x35	; 53
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	10 82       	st	Z, r1
						 PC5_INITIAL_VALUE,PC4_INITIAL_VALUE,
						 PC3_INITIAL_VALUE,PC2_INITIAL_VALUE,
						 PC1_INITIAL_VALUE,PC0_INITIAL_VALUE);

	PORTD_REG = CONC_BIT(PD7_INITIAL_VALUE,PD6_INITIAL_VALUE,
    1d5a:	e2 e3       	ldi	r30, 0x32	; 50
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	10 82       	st	Z, r1
						 PD5_INITIAL_VALUE,PD4_INITIAL_VALUE,
						 PD3_INITIAL_VALUE,PD2_INITIAL_VALUE,
						 PD1_INITIAL_VALUE,PD0_INITIAL_VALUE);
}
    1d60:	cf 91       	pop	r28
    1d62:	df 91       	pop	r29
    1d64:	08 95       	ret

00001d66 <EEPROM_voidSendDataByte>:
#define M24C08_A0_CONNECTION 0

#define EEPROM_FIXED_ADDRESS 0b1010000  // 1010 (fixed) + A2A1A0 (configurable)

void EEPROM_voidSendDataByte(u16 Copy_u16LocationAddress, u8 Copy_u8DataByte)
{
    1d66:	df 93       	push	r29
    1d68:	cf 93       	push	r28
    1d6a:	cd b7       	in	r28, 0x3d	; 61
    1d6c:	de b7       	in	r29, 0x3e	; 62
    1d6e:	62 97       	sbiw	r28, 0x12	; 18
    1d70:	0f b6       	in	r0, 0x3f	; 63
    1d72:	f8 94       	cli
    1d74:	de bf       	out	0x3e, r29	; 62
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	cd bf       	out	0x3d, r28	; 61
    1d7a:	99 8b       	std	Y+17, r25	; 0x11
    1d7c:	88 8b       	std	Y+16, r24	; 0x10
    1d7e:	6a 8b       	std	Y+18, r22	; 0x12
    u8 Local_u8AddressPacket;

    Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (M24C08_A2_CONNECTION << 2) | (M24C08_A1_CONNECTION << 1) | (M24C08_A0_CONNECTION);
    1d80:	80 e5       	ldi	r24, 0x50	; 80
    1d82:	8f 87       	std	Y+15, r24	; 0x0f

    /*Send start condition*/
    TWI_ErrorStatusSendStartConditionWithACK();
    1d84:	0e 94 c4 21 	call	0x4388	; 0x4388 <TWI_ErrorStatusSendStartConditionWithACK>

    /*Send the address packet*/
    TWI_ErrorStatusSendSlaveAddressWithWriteACK(Local_u8AddressPacket);
    1d88:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d8a:	0e 94 11 22 	call	0x4422	; 0x4422 <TWI_ErrorStatusSendSlaveAddressWithWriteACK>

    /*Send the rest 8bits of the location address*/
    TWI_ErrorStatusMasterWriteDataByteWithACK((u8)Copy_u16LocationAddress);
    1d8e:	88 89       	ldd	r24, Y+16	; 0x10
    1d90:	0e 94 81 22 	call	0x4502	; 0x4502 <TWI_ErrorStatusMasterWriteDataByteWithACK>

    /*Send the data byte to the memory location*/
    TWI_ErrorStatusMasterWriteDataByteWithACK(Copy_u8DataByte);
    1d94:	8a 89       	ldd	r24, Y+18	; 0x12
    1d96:	0e 94 81 22 	call	0x4502	; 0x4502 <TWI_ErrorStatusMasterWriteDataByteWithACK>

    /*Send stop condition*/
    TWI_voidSendStopCondition();
    1d9a:	0e 94 d9 22 	call	0x45b2	; 0x45b2 <TWI_voidSendStopCondition>
    1d9e:	80 e0       	ldi	r24, 0x00	; 0
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	a0 e2       	ldi	r26, 0x20	; 32
    1da4:	b1 e4       	ldi	r27, 0x41	; 65
    1da6:	8b 87       	std	Y+11, r24	; 0x0b
    1da8:	9c 87       	std	Y+12, r25	; 0x0c
    1daa:	ad 87       	std	Y+13, r26	; 0x0d
    1dac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dae:	6b 85       	ldd	r22, Y+11	; 0x0b
    1db0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1db2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1db4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1db6:	20 e0       	ldi	r18, 0x00	; 0
    1db8:	30 e0       	ldi	r19, 0x00	; 0
    1dba:	4a ef       	ldi	r20, 0xFA	; 250
    1dbc:	54 e4       	ldi	r21, 0x44	; 68
    1dbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	cb 01       	movw	r24, r22
    1dc6:	8f 83       	std	Y+7, r24	; 0x07
    1dc8:	98 87       	std	Y+8, r25	; 0x08
    1dca:	a9 87       	std	Y+9, r26	; 0x09
    1dcc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dce:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd0:	78 85       	ldd	r23, Y+8	; 0x08
    1dd2:	89 85       	ldd	r24, Y+9	; 0x09
    1dd4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	40 e8       	ldi	r20, 0x80	; 128
    1ddc:	5f e3       	ldi	r21, 0x3F	; 63
    1dde:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1de2:	88 23       	and	r24, r24
    1de4:	2c f4       	brge	.+10     	; 0x1df0 <EEPROM_voidSendDataByte+0x8a>
		__ticks = 1;
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	90 e0       	ldi	r25, 0x00	; 0
    1dea:	9e 83       	std	Y+6, r25	; 0x06
    1dec:	8d 83       	std	Y+5, r24	; 0x05
    1dee:	3f c0       	rjmp	.+126    	; 0x1e6e <EEPROM_voidSendDataByte+0x108>
	else if (__tmp > 65535)
    1df0:	6f 81       	ldd	r22, Y+7	; 0x07
    1df2:	78 85       	ldd	r23, Y+8	; 0x08
    1df4:	89 85       	ldd	r24, Y+9	; 0x09
    1df6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1df8:	20 e0       	ldi	r18, 0x00	; 0
    1dfa:	3f ef       	ldi	r19, 0xFF	; 255
    1dfc:	4f e7       	ldi	r20, 0x7F	; 127
    1dfe:	57 e4       	ldi	r21, 0x47	; 71
    1e00:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e04:	18 16       	cp	r1, r24
    1e06:	4c f5       	brge	.+82     	; 0x1e5a <EEPROM_voidSendDataByte+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e08:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e0a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e0e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e10:	20 e0       	ldi	r18, 0x00	; 0
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	40 e2       	ldi	r20, 0x20	; 32
    1e16:	51 e4       	ldi	r21, 0x41	; 65
    1e18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e1c:	dc 01       	movw	r26, r24
    1e1e:	cb 01       	movw	r24, r22
    1e20:	bc 01       	movw	r22, r24
    1e22:	cd 01       	movw	r24, r26
    1e24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e28:	dc 01       	movw	r26, r24
    1e2a:	cb 01       	movw	r24, r22
    1e2c:	9e 83       	std	Y+6, r25	; 0x06
    1e2e:	8d 83       	std	Y+5, r24	; 0x05
    1e30:	0f c0       	rjmp	.+30     	; 0x1e50 <EEPROM_voidSendDataByte+0xea>
    1e32:	88 ec       	ldi	r24, 0xC8	; 200
    1e34:	90 e0       	ldi	r25, 0x00	; 0
    1e36:	9c 83       	std	Y+4, r25	; 0x04
    1e38:	8b 83       	std	Y+3, r24	; 0x03
    1e3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e3e:	01 97       	sbiw	r24, 0x01	; 1
    1e40:	f1 f7       	brne	.-4      	; 0x1e3e <EEPROM_voidSendDataByte+0xd8>
    1e42:	9c 83       	std	Y+4, r25	; 0x04
    1e44:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e46:	8d 81       	ldd	r24, Y+5	; 0x05
    1e48:	9e 81       	ldd	r25, Y+6	; 0x06
    1e4a:	01 97       	sbiw	r24, 0x01	; 1
    1e4c:	9e 83       	std	Y+6, r25	; 0x06
    1e4e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e50:	8d 81       	ldd	r24, Y+5	; 0x05
    1e52:	9e 81       	ldd	r25, Y+6	; 0x06
    1e54:	00 97       	sbiw	r24, 0x00	; 0
    1e56:	69 f7       	brne	.-38     	; 0x1e32 <EEPROM_voidSendDataByte+0xcc>
    1e58:	14 c0       	rjmp	.+40     	; 0x1e82 <EEPROM_voidSendDataByte+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1e5c:	78 85       	ldd	r23, Y+8	; 0x08
    1e5e:	89 85       	ldd	r24, Y+9	; 0x09
    1e60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e66:	dc 01       	movw	r26, r24
    1e68:	cb 01       	movw	r24, r22
    1e6a:	9e 83       	std	Y+6, r25	; 0x06
    1e6c:	8d 83       	std	Y+5, r24	; 0x05
    1e6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e70:	9e 81       	ldd	r25, Y+6	; 0x06
    1e72:	9a 83       	std	Y+2, r25	; 0x02
    1e74:	89 83       	std	Y+1, r24	; 0x01
    1e76:	89 81       	ldd	r24, Y+1	; 0x01
    1e78:	9a 81       	ldd	r25, Y+2	; 0x02
    1e7a:	01 97       	sbiw	r24, 0x01	; 1
    1e7c:	f1 f7       	brne	.-4      	; 0x1e7a <EEPROM_voidSendDataByte+0x114>
    1e7e:	9a 83       	std	Y+2, r25	; 0x02
    1e80:	89 83       	std	Y+1, r24	; 0x01

    /*Delay until the write cycle is finished*/
    _delay_ms(10);
}
    1e82:	62 96       	adiw	r28, 0x12	; 18
    1e84:	0f b6       	in	r0, 0x3f	; 63
    1e86:	f8 94       	cli
    1e88:	de bf       	out	0x3e, r29	; 62
    1e8a:	0f be       	out	0x3f, r0	; 63
    1e8c:	cd bf       	out	0x3d, r28	; 61
    1e8e:	cf 91       	pop	r28
    1e90:	df 91       	pop	r29
    1e92:	08 95       	ret

00001e94 <EEPROM_u8ReadDataByte>:

u8 EEPROM_u8ReadDataByte(u16 Copy_u16LocationAddress)
{
    1e94:	df 93       	push	r29
    1e96:	cf 93       	push	r28
    1e98:	00 d0       	rcall	.+0      	; 0x1e9a <EEPROM_u8ReadDataByte+0x6>
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <EEPROM_u8ReadDataByte+0x8>
    1e9c:	cd b7       	in	r28, 0x3d	; 61
    1e9e:	de b7       	in	r29, 0x3e	; 62
    1ea0:	9c 83       	std	Y+4, r25	; 0x04
    1ea2:	8b 83       	std	Y+3, r24	; 0x03
    u8 Local_u8AddressPacket, Local_u8Data;

    Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (M24C08_A2_CONNECTION << 2) | (M24C08_A1_CONNECTION << 1) | (M24C08_A0_CONNECTION);
    1ea4:	80 e5       	ldi	r24, 0x50	; 80
    1ea6:	89 83       	std	Y+1, r24	; 0x01

    /*Send start condition*/
    TWI_ErrorStatusSendStartConditionWithACK();
    1ea8:	0e 94 c4 21 	call	0x4388	; 0x4388 <TWI_ErrorStatusSendStartConditionWithACK>

    /*Send the address packet with write request*/
    TWI_ErrorStatusSendSlaveAddressWithWriteACK(Local_u8AddressPacket);
    1eac:	89 81       	ldd	r24, Y+1	; 0x01
    1eae:	0e 94 11 22 	call	0x4422	; 0x4422 <TWI_ErrorStatusSendSlaveAddressWithWriteACK>

    /*Send the rest 8bits of the location address*/
    TWI_ErrorStatusMasterWriteDataByteWithACK((u8)Copy_u16LocationAddress);
    1eb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb4:	0e 94 81 22 	call	0x4502	; 0x4502 <TWI_ErrorStatusMasterWriteDataByteWithACK>

    /*Send repeated start to change write request into read request*/
    TWI_ErrorStatusSendRepeatedStartConditionWithACK();
    1eb8:	0e 94 ee 21 	call	0x43dc	; 0x43dc <TWI_ErrorStatusSendRepeatedStartConditionWithACK>

    /*Send the address packet with read request*/
    TWI_ErrorStatusSendSlaveAddressWithReadACK(Local_u8AddressPacket);
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	0e 94 49 22 	call	0x4492	; 0x4492 <TWI_ErrorStatusSendSlaveAddressWithReadACK>

    /*Get the data from memory*/
    TWI_ErrorStatusMasterReadDataByteWithACK(&Local_u8Data);
    1ec2:	ce 01       	movw	r24, r28
    1ec4:	02 96       	adiw	r24, 0x02	; 2
    1ec6:	0e 94 aa 22 	call	0x4554	; 0x4554 <TWI_ErrorStatusMasterReadDataByteWithACK>

    /*send the stop condition*/
    TWI_voidSendStopCondition();
    1eca:	0e 94 d9 22 	call	0x45b2	; 0x45b2 <TWI_voidSendStopCondition>

    return Local_u8Data;
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	cf 91       	pop	r28
    1eda:	df 91       	pop	r29
    1edc:	08 95       	ret

00001ede <MEXTI_voidConfig>:
void (*EXTI0_Callback) (void) = NULL;
void (*EXTI1_Callback) (void) = NULL;
void (*EXTI2_Callback) (void) = NULL;

void MEXTI_voidConfig (EXTI_ID A_EXTI_ID, EXTI_SENSE_MODE A_EXTISenseMode)
{
    1ede:	df 93       	push	r29
    1ee0:	cf 93       	push	r28
    1ee2:	00 d0       	rcall	.+0      	; 0x1ee4 <MEXTI_voidConfig+0x6>
    1ee4:	00 d0       	rcall	.+0      	; 0x1ee6 <MEXTI_voidConfig+0x8>
    1ee6:	00 d0       	rcall	.+0      	; 0x1ee8 <MEXTI_voidConfig+0xa>
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	89 83       	std	Y+1, r24	; 0x01
    1eee:	6a 83       	std	Y+2, r22	; 0x02
	//Input Validation
	if((A_EXTI_ID <= EXTI2) && (A_EXTISenseMode <= RISING_EDGE))
    1ef0:	89 81       	ldd	r24, Y+1	; 0x01
    1ef2:	83 30       	cpi	r24, 0x03	; 3
    1ef4:	08 f0       	brcs	.+2      	; 0x1ef8 <MEXTI_voidConfig+0x1a>
    1ef6:	54 c0       	rjmp	.+168    	; 0x1fa0 <MEXTI_voidConfig+0xc2>
    1ef8:	8a 81       	ldd	r24, Y+2	; 0x02
    1efa:	84 30       	cpi	r24, 0x04	; 4
    1efc:	08 f0       	brcs	.+2      	; 0x1f00 <MEXTI_voidConfig+0x22>
    1efe:	50 c0       	rjmp	.+160    	; 0x1fa0 <MEXTI_voidConfig+0xc2>
	{
		switch (A_EXTI_ID)
    1f00:	89 81       	ldd	r24, Y+1	; 0x01
    1f02:	28 2f       	mov	r18, r24
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	3e 83       	std	Y+6, r19	; 0x06
    1f08:	2d 83       	std	Y+5, r18	; 0x05
    1f0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0e:	81 30       	cpi	r24, 0x01	; 1
    1f10:	91 05       	cpc	r25, r1
    1f12:	c1 f0       	breq	.+48     	; 0x1f44 <MEXTI_voidConfig+0x66>
    1f14:	2d 81       	ldd	r18, Y+5	; 0x05
    1f16:	3e 81       	ldd	r19, Y+6	; 0x06
    1f18:	22 30       	cpi	r18, 0x02	; 2
    1f1a:	31 05       	cpc	r19, r1
    1f1c:	11 f1       	breq	.+68     	; 0x1f62 <MEXTI_voidConfig+0x84>
    1f1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f20:	9e 81       	ldd	r25, Y+6	; 0x06
    1f22:	00 97       	sbiw	r24, 0x00	; 0
    1f24:	e9 f5       	brne	.+122    	; 0x1fa0 <MEXTI_voidConfig+0xc2>
		{
		case EXTI0:
			MCUCR &= ~(SENSE_MODE_MASK << EXTI0_SENSE_MODE_BITS);
    1f26:	a5 e5       	ldi	r26, 0x55	; 85
    1f28:	b0 e0       	ldi	r27, 0x00	; 0
    1f2a:	e5 e5       	ldi	r30, 0x55	; 85
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	80 81       	ld	r24, Z
    1f30:	8c 7f       	andi	r24, 0xFC	; 252
    1f32:	8c 93       	st	X, r24
			MCUCR |= (SENSE_MODE_MASK << EXTI0_SENSE_MODE_BITS);
    1f34:	a5 e5       	ldi	r26, 0x55	; 85
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	e5 e5       	ldi	r30, 0x55	; 85
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	80 81       	ld	r24, Z
    1f3e:	83 60       	ori	r24, 0x03	; 3
    1f40:	8c 93       	st	X, r24
    1f42:	2e c0       	rjmp	.+92     	; 0x1fa0 <MEXTI_voidConfig+0xc2>
			break;
		case EXTI1:
			MCUCR &= ~(SENSE_MODE_MASK << EXTI1_SENSE_MODE_BITS);
    1f44:	a5 e5       	ldi	r26, 0x55	; 85
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e5 e5       	ldi	r30, 0x55	; 85
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	83 7f       	andi	r24, 0xF3	; 243
    1f50:	8c 93       	st	X, r24
			MCUCR |= (SENSE_MODE_MASK << EXTI1_SENSE_MODE_BITS);
    1f52:	a5 e5       	ldi	r26, 0x55	; 85
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e5 e5       	ldi	r30, 0x55	; 85
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	8c 60       	ori	r24, 0x0C	; 12
    1f5e:	8c 93       	st	X, r24
    1f60:	1f c0       	rjmp	.+62     	; 0x1fa0 <MEXTI_voidConfig+0xc2>
			break;
		case EXTI2:
			switch(A_EXTISenseMode)
    1f62:	8a 81       	ldd	r24, Y+2	; 0x02
    1f64:	28 2f       	mov	r18, r24
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	3c 83       	std	Y+4, r19	; 0x04
    1f6a:	2b 83       	std	Y+3, r18	; 0x03
    1f6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f6e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f70:	82 30       	cpi	r24, 0x02	; 2
    1f72:	91 05       	cpc	r25, r1
    1f74:	31 f0       	breq	.+12     	; 0x1f82 <MEXTI_voidConfig+0xa4>
    1f76:	2b 81       	ldd	r18, Y+3	; 0x03
    1f78:	3c 81       	ldd	r19, Y+4	; 0x04
    1f7a:	23 30       	cpi	r18, 0x03	; 3
    1f7c:	31 05       	cpc	r19, r1
    1f7e:	49 f0       	breq	.+18     	; 0x1f92 <MEXTI_voidConfig+0xb4>
    1f80:	0f c0       	rjmp	.+30     	; 0x1fa0 <MEXTI_voidConfig+0xc2>
			{
			case FALLING_EDGE:
				CLR_BIT(MCUCSR,EXTI2_SENSE_MODE_BITS);
    1f82:	a4 e5       	ldi	r26, 0x54	; 84
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	e4 e5       	ldi	r30, 0x54	; 84
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	8f 7b       	andi	r24, 0xBF	; 191
    1f8e:	8c 93       	st	X, r24
    1f90:	07 c0       	rjmp	.+14     	; 0x1fa0 <MEXTI_voidConfig+0xc2>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCSR,EXTI2_SENSE_MODE_BITS);
    1f92:	a4 e5       	ldi	r26, 0x54	; 84
    1f94:	b0 e0       	ldi	r27, 0x00	; 0
    1f96:	e4 e5       	ldi	r30, 0x54	; 84
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	80 81       	ld	r24, Z
    1f9c:	80 64       	ori	r24, 0x40	; 64
    1f9e:	8c 93       	st	X, r24
			break;
			default:
				break;
		}
	}
}
    1fa0:	26 96       	adiw	r28, 0x06	; 6
    1fa2:	0f b6       	in	r0, 0x3f	; 63
    1fa4:	f8 94       	cli
    1fa6:	de bf       	out	0x3e, r29	; 62
    1fa8:	0f be       	out	0x3f, r0	; 63
    1faa:	cd bf       	out	0x3d, r28	; 61
    1fac:	cf 91       	pop	r28
    1fae:	df 91       	pop	r29
    1fb0:	08 95       	ret

00001fb2 <MEXTI_voidEnable>:
void MEXTI_voidEnable (EXTI_ID A_EXTI_ID)
{
    1fb2:	df 93       	push	r29
    1fb4:	cf 93       	push	r28
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <MEXTI_voidEnable+0x6>
    1fb8:	0f 92       	push	r0
    1fba:	cd b7       	in	r28, 0x3d	; 61
    1fbc:	de b7       	in	r29, 0x3e	; 62
    1fbe:	89 83       	std	Y+1, r24	; 0x01
	if(A_EXTI_ID <= EXTI2)
    1fc0:	89 81       	ldd	r24, Y+1	; 0x01
    1fc2:	83 30       	cpi	r24, 0x03	; 3
    1fc4:	50 f5       	brcc	.+84     	; 0x201a <MEXTI_voidEnable+0x68>
	{
		switch (A_EXTI_ID)
    1fc6:	89 81       	ldd	r24, Y+1	; 0x01
    1fc8:	28 2f       	mov	r18, r24
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	3b 83       	std	Y+3, r19	; 0x03
    1fce:	2a 83       	std	Y+2, r18	; 0x02
    1fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd2:	9b 81       	ldd	r25, Y+3	; 0x03
    1fd4:	81 30       	cpi	r24, 0x01	; 1
    1fd6:	91 05       	cpc	r25, r1
    1fd8:	89 f0       	breq	.+34     	; 0x1ffc <MEXTI_voidEnable+0x4a>
    1fda:	2a 81       	ldd	r18, Y+2	; 0x02
    1fdc:	3b 81       	ldd	r19, Y+3	; 0x03
    1fde:	22 30       	cpi	r18, 0x02	; 2
    1fe0:	31 05       	cpc	r19, r1
    1fe2:	a1 f0       	breq	.+40     	; 0x200c <MEXTI_voidEnable+0x5a>
    1fe4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe6:	9b 81       	ldd	r25, Y+3	; 0x03
    1fe8:	00 97       	sbiw	r24, 0x00	; 0
    1fea:	b9 f4       	brne	.+46     	; 0x201a <MEXTI_voidEnable+0x68>
		{
		case EXTI0:
			SET_BIT(GICR,EXTI0_ENABLE_BIT);
    1fec:	ab e5       	ldi	r26, 0x5B	; 91
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	eb e5       	ldi	r30, 0x5B	; 91
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	80 81       	ld	r24, Z
    1ff6:	80 64       	ori	r24, 0x40	; 64
    1ff8:	8c 93       	st	X, r24
    1ffa:	0f c0       	rjmp	.+30     	; 0x201a <MEXTI_voidEnable+0x68>
			break;
		case EXTI1:
			SET_BIT(GICR,EXTI1_ENABLE_BIT);
    1ffc:	ab e5       	ldi	r26, 0x5B	; 91
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	eb e5       	ldi	r30, 0x5B	; 91
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	80 68       	ori	r24, 0x80	; 128
    2008:	8c 93       	st	X, r24
    200a:	07 c0       	rjmp	.+14     	; 0x201a <MEXTI_voidEnable+0x68>
			break;
		case EXTI2:
			SET_BIT(GICR,EXTI2_ENABLE_BIT);
    200c:	ab e5       	ldi	r26, 0x5B	; 91
    200e:	b0 e0       	ldi	r27, 0x00	; 0
    2010:	eb e5       	ldi	r30, 0x5B	; 91
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	80 81       	ld	r24, Z
    2016:	80 62       	ori	r24, 0x20	; 32
    2018:	8c 93       	st	X, r24
			break;
		}
	}
}
    201a:	0f 90       	pop	r0
    201c:	0f 90       	pop	r0
    201e:	0f 90       	pop	r0
    2020:	cf 91       	pop	r28
    2022:	df 91       	pop	r29
    2024:	08 95       	ret

00002026 <MEXTI_voidDisable>:
void MEXTI_voidDisable (EXTI_ID A_EXTI_ID)
{
    2026:	df 93       	push	r29
    2028:	cf 93       	push	r28
    202a:	00 d0       	rcall	.+0      	; 0x202c <MEXTI_voidDisable+0x6>
    202c:	0f 92       	push	r0
    202e:	cd b7       	in	r28, 0x3d	; 61
    2030:	de b7       	in	r29, 0x3e	; 62
    2032:	89 83       	std	Y+1, r24	; 0x01
	if(A_EXTI_ID <= EXTI2)
    2034:	89 81       	ldd	r24, Y+1	; 0x01
    2036:	83 30       	cpi	r24, 0x03	; 3
    2038:	50 f5       	brcc	.+84     	; 0x208e <MEXTI_voidDisable+0x68>
	{
		switch (A_EXTI_ID)
    203a:	89 81       	ldd	r24, Y+1	; 0x01
    203c:	28 2f       	mov	r18, r24
    203e:	30 e0       	ldi	r19, 0x00	; 0
    2040:	3b 83       	std	Y+3, r19	; 0x03
    2042:	2a 83       	std	Y+2, r18	; 0x02
    2044:	8a 81       	ldd	r24, Y+2	; 0x02
    2046:	9b 81       	ldd	r25, Y+3	; 0x03
    2048:	81 30       	cpi	r24, 0x01	; 1
    204a:	91 05       	cpc	r25, r1
    204c:	89 f0       	breq	.+34     	; 0x2070 <MEXTI_voidDisable+0x4a>
    204e:	2a 81       	ldd	r18, Y+2	; 0x02
    2050:	3b 81       	ldd	r19, Y+3	; 0x03
    2052:	22 30       	cpi	r18, 0x02	; 2
    2054:	31 05       	cpc	r19, r1
    2056:	a1 f0       	breq	.+40     	; 0x2080 <MEXTI_voidDisable+0x5a>
    2058:	8a 81       	ldd	r24, Y+2	; 0x02
    205a:	9b 81       	ldd	r25, Y+3	; 0x03
    205c:	00 97       	sbiw	r24, 0x00	; 0
    205e:	b9 f4       	brne	.+46     	; 0x208e <MEXTI_voidDisable+0x68>
		{
		case EXTI0:
			CLR_BIT(GICR,EXTI0_ENABLE_BIT);
    2060:	ab e5       	ldi	r26, 0x5B	; 91
    2062:	b0 e0       	ldi	r27, 0x00	; 0
    2064:	eb e5       	ldi	r30, 0x5B	; 91
    2066:	f0 e0       	ldi	r31, 0x00	; 0
    2068:	80 81       	ld	r24, Z
    206a:	8f 7b       	andi	r24, 0xBF	; 191
    206c:	8c 93       	st	X, r24
    206e:	0f c0       	rjmp	.+30     	; 0x208e <MEXTI_voidDisable+0x68>
			break;
		case EXTI1:
			CLR_BIT(GICR,EXTI1_ENABLE_BIT);
    2070:	ab e5       	ldi	r26, 0x5B	; 91
    2072:	b0 e0       	ldi	r27, 0x00	; 0
    2074:	eb e5       	ldi	r30, 0x5B	; 91
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	80 81       	ld	r24, Z
    207a:	8f 77       	andi	r24, 0x7F	; 127
    207c:	8c 93       	st	X, r24
    207e:	07 c0       	rjmp	.+14     	; 0x208e <MEXTI_voidDisable+0x68>
			break;
		case EXTI2:
			CLR_BIT(GICR,EXTI2_ENABLE_BIT);
    2080:	ab e5       	ldi	r26, 0x5B	; 91
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	eb e5       	ldi	r30, 0x5B	; 91
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	8f 7d       	andi	r24, 0xDF	; 223
    208c:	8c 93       	st	X, r24
			break;
		}
	}
}
    208e:	0f 90       	pop	r0
    2090:	0f 90       	pop	r0
    2092:	0f 90       	pop	r0
    2094:	cf 91       	pop	r28
    2096:	df 91       	pop	r29
    2098:	08 95       	ret

0000209a <MEXTI_voidClearFlag>:
void MEXTI_voidClearFlag (EXTI_ID A_EXTI_ID)
{
    209a:	df 93       	push	r29
    209c:	cf 93       	push	r28
    209e:	00 d0       	rcall	.+0      	; 0x20a0 <MEXTI_voidClearFlag+0x6>
    20a0:	0f 92       	push	r0
    20a2:	cd b7       	in	r28, 0x3d	; 61
    20a4:	de b7       	in	r29, 0x3e	; 62
    20a6:	89 83       	std	Y+1, r24	; 0x01
	if(A_EXTI_ID <= EXTI2)
    20a8:	89 81       	ldd	r24, Y+1	; 0x01
    20aa:	83 30       	cpi	r24, 0x03	; 3
    20ac:	50 f5       	brcc	.+84     	; 0x2102 <MEXTI_voidClearFlag+0x68>
	{
		switch (A_EXTI_ID)
    20ae:	89 81       	ldd	r24, Y+1	; 0x01
    20b0:	28 2f       	mov	r18, r24
    20b2:	30 e0       	ldi	r19, 0x00	; 0
    20b4:	3b 83       	std	Y+3, r19	; 0x03
    20b6:	2a 83       	std	Y+2, r18	; 0x02
    20b8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ba:	9b 81       	ldd	r25, Y+3	; 0x03
    20bc:	81 30       	cpi	r24, 0x01	; 1
    20be:	91 05       	cpc	r25, r1
    20c0:	89 f0       	breq	.+34     	; 0x20e4 <MEXTI_voidClearFlag+0x4a>
    20c2:	2a 81       	ldd	r18, Y+2	; 0x02
    20c4:	3b 81       	ldd	r19, Y+3	; 0x03
    20c6:	22 30       	cpi	r18, 0x02	; 2
    20c8:	31 05       	cpc	r19, r1
    20ca:	a1 f0       	breq	.+40     	; 0x20f4 <MEXTI_voidClearFlag+0x5a>
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	9b 81       	ldd	r25, Y+3	; 0x03
    20d0:	00 97       	sbiw	r24, 0x00	; 0
    20d2:	b9 f4       	brne	.+46     	; 0x2102 <MEXTI_voidClearFlag+0x68>
		{
		case EXTI0:
			SET_BIT(GIFR,EXTI0_ENABLE_BIT);
    20d4:	aa e5       	ldi	r26, 0x5A	; 90
    20d6:	b0 e0       	ldi	r27, 0x00	; 0
    20d8:	ea e5       	ldi	r30, 0x5A	; 90
    20da:	f0 e0       	ldi	r31, 0x00	; 0
    20dc:	80 81       	ld	r24, Z
    20de:	80 64       	ori	r24, 0x40	; 64
    20e0:	8c 93       	st	X, r24
    20e2:	0f c0       	rjmp	.+30     	; 0x2102 <MEXTI_voidClearFlag+0x68>
			break;
		case EXTI1:
			SET_BIT(GIFR,EXTI1_ENABLE_BIT);
    20e4:	aa e5       	ldi	r26, 0x5A	; 90
    20e6:	b0 e0       	ldi	r27, 0x00	; 0
    20e8:	ea e5       	ldi	r30, 0x5A	; 90
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	80 68       	ori	r24, 0x80	; 128
    20f0:	8c 93       	st	X, r24
    20f2:	07 c0       	rjmp	.+14     	; 0x2102 <MEXTI_voidClearFlag+0x68>
			break;
		case EXTI2:
			SET_BIT(GIFR,EXTI2_ENABLE_BIT);
    20f4:	aa e5       	ldi	r26, 0x5A	; 90
    20f6:	b0 e0       	ldi	r27, 0x00	; 0
    20f8:	ea e5       	ldi	r30, 0x5A	; 90
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	80 81       	ld	r24, Z
    20fe:	80 62       	ori	r24, 0x20	; 32
    2100:	8c 93       	st	X, r24
			break;
		}
	}
}
    2102:	0f 90       	pop	r0
    2104:	0f 90       	pop	r0
    2106:	0f 90       	pop	r0
    2108:	cf 91       	pop	r28
    210a:	df 91       	pop	r29
    210c:	08 95       	ret

0000210e <MEXTI_voidSetCallBack>:
void MEXTI_voidSetCallBack (EXTI_ID A_EXTI_ID, void(*A_ptrToFunc)(void))
{
    210e:	df 93       	push	r29
    2110:	cf 93       	push	r28
    2112:	00 d0       	rcall	.+0      	; 0x2114 <MEXTI_voidSetCallBack+0x6>
    2114:	00 d0       	rcall	.+0      	; 0x2116 <MEXTI_voidSetCallBack+0x8>
    2116:	0f 92       	push	r0
    2118:	cd b7       	in	r28, 0x3d	; 61
    211a:	de b7       	in	r29, 0x3e	; 62
    211c:	89 83       	std	Y+1, r24	; 0x01
    211e:	7b 83       	std	Y+3, r23	; 0x03
    2120:	6a 83       	std	Y+2, r22	; 0x02
	if((A_EXTI_ID <= EXTI2) && (A_ptrToFunc != NULL))
    2122:	89 81       	ldd	r24, Y+1	; 0x01
    2124:	83 30       	cpi	r24, 0x03	; 3
    2126:	58 f5       	brcc	.+86     	; 0x217e <MEXTI_voidSetCallBack+0x70>
    2128:	8a 81       	ldd	r24, Y+2	; 0x02
    212a:	9b 81       	ldd	r25, Y+3	; 0x03
    212c:	00 97       	sbiw	r24, 0x00	; 0
    212e:	39 f1       	breq	.+78     	; 0x217e <MEXTI_voidSetCallBack+0x70>
	{
		switch (A_EXTI_ID)
    2130:	89 81       	ldd	r24, Y+1	; 0x01
    2132:	28 2f       	mov	r18, r24
    2134:	30 e0       	ldi	r19, 0x00	; 0
    2136:	3d 83       	std	Y+5, r19	; 0x05
    2138:	2c 83       	std	Y+4, r18	; 0x04
    213a:	8c 81       	ldd	r24, Y+4	; 0x04
    213c:	9d 81       	ldd	r25, Y+5	; 0x05
    213e:	81 30       	cpi	r24, 0x01	; 1
    2140:	91 05       	cpc	r25, r1
    2142:	81 f0       	breq	.+32     	; 0x2164 <MEXTI_voidSetCallBack+0x56>
    2144:	2c 81       	ldd	r18, Y+4	; 0x04
    2146:	3d 81       	ldd	r19, Y+5	; 0x05
    2148:	22 30       	cpi	r18, 0x02	; 2
    214a:	31 05       	cpc	r19, r1
    214c:	91 f0       	breq	.+36     	; 0x2172 <MEXTI_voidSetCallBack+0x64>
    214e:	8c 81       	ldd	r24, Y+4	; 0x04
    2150:	9d 81       	ldd	r25, Y+5	; 0x05
    2152:	00 97       	sbiw	r24, 0x00	; 0
    2154:	a1 f4       	brne	.+40     	; 0x217e <MEXTI_voidSetCallBack+0x70>
		{
		case EXTI0:
			EXTI0_Callback = A_ptrToFunc;
    2156:	8a 81       	ldd	r24, Y+2	; 0x02
    2158:	9b 81       	ldd	r25, Y+3	; 0x03
    215a:	90 93 e9 04 	sts	0x04E9, r25
    215e:	80 93 e8 04 	sts	0x04E8, r24
    2162:	0d c0       	rjmp	.+26     	; 0x217e <MEXTI_voidSetCallBack+0x70>
			break;
		case EXTI1:
			EXTI1_Callback = A_ptrToFunc;
    2164:	8a 81       	ldd	r24, Y+2	; 0x02
    2166:	9b 81       	ldd	r25, Y+3	; 0x03
    2168:	90 93 eb 04 	sts	0x04EB, r25
    216c:	80 93 ea 04 	sts	0x04EA, r24
    2170:	06 c0       	rjmp	.+12     	; 0x217e <MEXTI_voidSetCallBack+0x70>
			break;
		case EXTI2:
			EXTI2_Callback = A_ptrToFunc;
    2172:	8a 81       	ldd	r24, Y+2	; 0x02
    2174:	9b 81       	ldd	r25, Y+3	; 0x03
    2176:	90 93 ed 04 	sts	0x04ED, r25
    217a:	80 93 ec 04 	sts	0x04EC, r24
			break;
		}
	}

}
    217e:	0f 90       	pop	r0
    2180:	0f 90       	pop	r0
    2182:	0f 90       	pop	r0
    2184:	0f 90       	pop	r0
    2186:	0f 90       	pop	r0
    2188:	cf 91       	pop	r28
    218a:	df 91       	pop	r29
    218c:	08 95       	ret

0000218e <void__vector_1>:
voi__vector_1(void)__attribute__((signal));
void__vector_1(void)
{
    218e:	df 93       	push	r29
    2190:	cf 93       	push	r28
    2192:	00 d0       	rcall	.+0      	; 0x2194 <void__vector_1+0x6>
    2194:	cd b7       	in	r28, 0x3d	; 61
    2196:	de b7       	in	r29, 0x3e	; 62
	if(EXTI0_Callback != NULL)
    2198:	80 91 e8 04 	lds	r24, 0x04E8
    219c:	90 91 e9 04 	lds	r25, 0x04E9
    21a0:	00 97       	sbiw	r24, 0x00	; 0
    21a2:	29 f0       	breq	.+10     	; 0x21ae <void__vector_1+0x20>
	{
		EXTI0_Callback ();
    21a4:	e0 91 e8 04 	lds	r30, 0x04E8
    21a8:	f0 91 e9 04 	lds	r31, 0x04E9
    21ac:	09 95       	icall
	}
}
    21ae:	0f 90       	pop	r0
    21b0:	0f 90       	pop	r0
    21b2:	cf 91       	pop	r28
    21b4:	df 91       	pop	r29
    21b6:	08 95       	ret

000021b8 <void__vector_2>:

voi__vector_2(void)__attribute__((signal));
void__vector_2(void)
{
    21b8:	df 93       	push	r29
    21ba:	cf 93       	push	r28
    21bc:	00 d0       	rcall	.+0      	; 0x21be <void__vector_2+0x6>
    21be:	cd b7       	in	r28, 0x3d	; 61
    21c0:	de b7       	in	r29, 0x3e	; 62
	if(EXTI0_Callback != NULL)
    21c2:	80 91 e8 04 	lds	r24, 0x04E8
    21c6:	90 91 e9 04 	lds	r25, 0x04E9
    21ca:	00 97       	sbiw	r24, 0x00	; 0
    21cc:	29 f0       	breq	.+10     	; 0x21d8 <void__vector_2+0x20>
	{
		EXTI0_Callback ();
    21ce:	e0 91 e8 04 	lds	r30, 0x04E8
    21d2:	f0 91 e9 04 	lds	r31, 0x04E9
    21d6:	09 95       	icall
	}
}
    21d8:	0f 90       	pop	r0
    21da:	0f 90       	pop	r0
    21dc:	cf 91       	pop	r28
    21de:	df 91       	pop	r29
    21e0:	08 95       	ret

000021e2 <void__vector_3>:

voi__vector_3(void)__attribute__((signal));
void__vector_3(void)
{
    21e2:	df 93       	push	r29
    21e4:	cf 93       	push	r28
    21e6:	00 d0       	rcall	.+0      	; 0x21e8 <void__vector_3+0x6>
    21e8:	cd b7       	in	r28, 0x3d	; 61
    21ea:	de b7       	in	r29, 0x3e	; 62
	if(EXTI0_Callback != NULL)
    21ec:	80 91 e8 04 	lds	r24, 0x04E8
    21f0:	90 91 e9 04 	lds	r25, 0x04E9
    21f4:	00 97       	sbiw	r24, 0x00	; 0
    21f6:	29 f0       	breq	.+10     	; 0x2202 <void__vector_3+0x20>
	{
		EXTI0_Callback ();
    21f8:	e0 91 e8 04 	lds	r30, 0x04E8
    21fc:	f0 91 e9 04 	lds	r31, 0x04E9
    2200:	09 95       	icall
	}
}
    2202:	0f 90       	pop	r0
    2204:	0f 90       	pop	r0
    2206:	cf 91       	pop	r28
    2208:	df 91       	pop	r29
    220a:	08 95       	ret

0000220c <MGI_voidEnable>:
#include "../Include/MCAL/GI/GI_private.h"
#include "../Include/MCAL/GI/GI_configuration.h"


void MGI_voidEnable (void)
{
    220c:	df 93       	push	r29
    220e:	cf 93       	push	r28
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,GLOBAL_INTERRUPT_ENABLE_BIT);
    2214:	af e5       	ldi	r26, 0x5F	; 95
    2216:	b0 e0       	ldi	r27, 0x00	; 0
    2218:	ef e5       	ldi	r30, 0x5F	; 95
    221a:	f0 e0       	ldi	r31, 0x00	; 0
    221c:	80 81       	ld	r24, Z
    221e:	80 68       	ori	r24, 0x80	; 128
    2220:	8c 93       	st	X, r24
}
    2222:	cf 91       	pop	r28
    2224:	df 91       	pop	r29
    2226:	08 95       	ret

00002228 <MGI_voidDisable>:
void MGI_voidDisable (void)
{
    2228:	df 93       	push	r29
    222a:	cf 93       	push	r28
    222c:	cd b7       	in	r28, 0x3d	; 61
    222e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,GLOBAL_INTERRUPT_ENABLE_BIT);
    2230:	af e5       	ldi	r26, 0x5F	; 95
    2232:	b0 e0       	ldi	r27, 0x00	; 0
    2234:	ef e5       	ldi	r30, 0x5F	; 95
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	80 81       	ld	r24, Z
    223a:	8f 77       	andi	r24, 0x7F	; 127
    223c:	8c 93       	st	X, r24
}
    223e:	cf 91       	pop	r28
    2240:	df 91       	pop	r29
    2242:	08 95       	ret

00002244 <HLCD_voidSendCommand>:
#include "../Include/HAL/LCD/LCD_Cfg.h"

#define F_CPU 8000000UL

void HLCD_voidSendCommand (u8 A_u8Command)
{
    2244:	df 93       	push	r29
    2246:	cf 93       	push	r28
    2248:	cd b7       	in	r28, 0x3d	; 61
    224a:	de b7       	in	r29, 0x3e	; 62
    224c:	2f 97       	sbiw	r28, 0x0f	; 15
    224e:	0f b6       	in	r0, 0x3f	; 63
    2250:	f8 94       	cli
    2252:	de bf       	out	0x3e, r29	; 62
    2254:	0f be       	out	0x3f, r0	; 63
    2256:	cd bf       	out	0x3d, r28	; 61
    2258:	8f 87       	std	Y+15, r24	; 0x0f
	// To send Command --> (RS-->0) , (RW-->0)
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN, DIO_RESET);
    225a:	81 e0       	ldi	r24, 0x01	; 1
    225c:	60 e0       	ldi	r22, 0x00	; 0
    225e:	40 e0       	ldi	r20, 0x00	; 0
    2260:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN, DIO_RESET);
    2264:	81 e0       	ldi	r24, 0x01	; 1
    2266:	61 e0       	ldi	r22, 0x01	; 1
    2268:	40 e0       	ldi	r20, 0x00	; 0
    226a:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>

	// Send Command
	MDIO_voidSetPortValue(LCD_DATA_PORT, A_u8Command);
    226e:	80 e0       	ldi	r24, 0x00	; 0
    2270:	6f 85       	ldd	r22, Y+15	; 0x0f
    2272:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <MDIO_voidSetPortValue>

	// Set Pulse on E Pin
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_E_PIN, DIO_SET);
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	62 e0       	ldi	r22, 0x02	; 2
    227a:	41 e0       	ldi	r20, 0x01	; 1
    227c:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
    2280:	80 e0       	ldi	r24, 0x00	; 0
    2282:	90 e0       	ldi	r25, 0x00	; 0
    2284:	a0 e0       	ldi	r26, 0x00	; 0
    2286:	b0 e4       	ldi	r27, 0x40	; 64
    2288:	8b 87       	std	Y+11, r24	; 0x0b
    228a:	9c 87       	std	Y+12, r25	; 0x0c
    228c:	ad 87       	std	Y+13, r26	; 0x0d
    228e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2290:	6b 85       	ldd	r22, Y+11	; 0x0b
    2292:	7c 85       	ldd	r23, Y+12	; 0x0c
    2294:	8d 85       	ldd	r24, Y+13	; 0x0d
    2296:	9e 85       	ldd	r25, Y+14	; 0x0e
    2298:	20 e0       	ldi	r18, 0x00	; 0
    229a:	30 e0       	ldi	r19, 0x00	; 0
    229c:	4a ef       	ldi	r20, 0xFA	; 250
    229e:	54 e4       	ldi	r21, 0x44	; 68
    22a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22a4:	dc 01       	movw	r26, r24
    22a6:	cb 01       	movw	r24, r22
    22a8:	8f 83       	std	Y+7, r24	; 0x07
    22aa:	98 87       	std	Y+8, r25	; 0x08
    22ac:	a9 87       	std	Y+9, r26	; 0x09
    22ae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22b0:	6f 81       	ldd	r22, Y+7	; 0x07
    22b2:	78 85       	ldd	r23, Y+8	; 0x08
    22b4:	89 85       	ldd	r24, Y+9	; 0x09
    22b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    22b8:	20 e0       	ldi	r18, 0x00	; 0
    22ba:	30 e0       	ldi	r19, 0x00	; 0
    22bc:	40 e8       	ldi	r20, 0x80	; 128
    22be:	5f e3       	ldi	r21, 0x3F	; 63
    22c0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    22c4:	88 23       	and	r24, r24
    22c6:	2c f4       	brge	.+10     	; 0x22d2 <HLCD_voidSendCommand+0x8e>
		__ticks = 1;
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	9e 83       	std	Y+6, r25	; 0x06
    22ce:	8d 83       	std	Y+5, r24	; 0x05
    22d0:	3f c0       	rjmp	.+126    	; 0x2350 <HLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    22d2:	6f 81       	ldd	r22, Y+7	; 0x07
    22d4:	78 85       	ldd	r23, Y+8	; 0x08
    22d6:	89 85       	ldd	r24, Y+9	; 0x09
    22d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    22da:	20 e0       	ldi	r18, 0x00	; 0
    22dc:	3f ef       	ldi	r19, 0xFF	; 255
    22de:	4f e7       	ldi	r20, 0x7F	; 127
    22e0:	57 e4       	ldi	r21, 0x47	; 71
    22e2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22e6:	18 16       	cp	r1, r24
    22e8:	4c f5       	brge	.+82     	; 0x233c <HLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    22ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    22ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    22f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    22f2:	20 e0       	ldi	r18, 0x00	; 0
    22f4:	30 e0       	ldi	r19, 0x00	; 0
    22f6:	40 e2       	ldi	r20, 0x20	; 32
    22f8:	51 e4       	ldi	r21, 0x41	; 65
    22fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22fe:	dc 01       	movw	r26, r24
    2300:	cb 01       	movw	r24, r22
    2302:	bc 01       	movw	r22, r24
    2304:	cd 01       	movw	r24, r26
    2306:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    230a:	dc 01       	movw	r26, r24
    230c:	cb 01       	movw	r24, r22
    230e:	9e 83       	std	Y+6, r25	; 0x06
    2310:	8d 83       	std	Y+5, r24	; 0x05
    2312:	0f c0       	rjmp	.+30     	; 0x2332 <HLCD_voidSendCommand+0xee>
    2314:	88 ec       	ldi	r24, 0xC8	; 200
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	9c 83       	std	Y+4, r25	; 0x04
    231a:	8b 83       	std	Y+3, r24	; 0x03
    231c:	8b 81       	ldd	r24, Y+3	; 0x03
    231e:	9c 81       	ldd	r25, Y+4	; 0x04
    2320:	01 97       	sbiw	r24, 0x01	; 1
    2322:	f1 f7       	brne	.-4      	; 0x2320 <HLCD_voidSendCommand+0xdc>
    2324:	9c 83       	std	Y+4, r25	; 0x04
    2326:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2328:	8d 81       	ldd	r24, Y+5	; 0x05
    232a:	9e 81       	ldd	r25, Y+6	; 0x06
    232c:	01 97       	sbiw	r24, 0x01	; 1
    232e:	9e 83       	std	Y+6, r25	; 0x06
    2330:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2332:	8d 81       	ldd	r24, Y+5	; 0x05
    2334:	9e 81       	ldd	r25, Y+6	; 0x06
    2336:	00 97       	sbiw	r24, 0x00	; 0
    2338:	69 f7       	brne	.-38     	; 0x2314 <HLCD_voidSendCommand+0xd0>
    233a:	14 c0       	rjmp	.+40     	; 0x2364 <HLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    233c:	6f 81       	ldd	r22, Y+7	; 0x07
    233e:	78 85       	ldd	r23, Y+8	; 0x08
    2340:	89 85       	ldd	r24, Y+9	; 0x09
    2342:	9a 85       	ldd	r25, Y+10	; 0x0a
    2344:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2348:	dc 01       	movw	r26, r24
    234a:	cb 01       	movw	r24, r22
    234c:	9e 83       	std	Y+6, r25	; 0x06
    234e:	8d 83       	std	Y+5, r24	; 0x05
    2350:	8d 81       	ldd	r24, Y+5	; 0x05
    2352:	9e 81       	ldd	r25, Y+6	; 0x06
    2354:	9a 83       	std	Y+2, r25	; 0x02
    2356:	89 83       	std	Y+1, r24	; 0x01
    2358:	89 81       	ldd	r24, Y+1	; 0x01
    235a:	9a 81       	ldd	r25, Y+2	; 0x02
    235c:	01 97       	sbiw	r24, 0x01	; 1
    235e:	f1 f7       	brne	.-4      	; 0x235c <HLCD_voidSendCommand+0x118>
    2360:	9a 83       	std	Y+2, r25	; 0x02
    2362:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_E_PIN, DIO_RESET);
    2364:	81 e0       	ldi	r24, 0x01	; 1
    2366:	62 e0       	ldi	r22, 0x02	; 2
    2368:	40 e0       	ldi	r20, 0x00	; 0
    236a:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
}
    236e:	2f 96       	adiw	r28, 0x0f	; 15
    2370:	0f b6       	in	r0, 0x3f	; 63
    2372:	f8 94       	cli
    2374:	de bf       	out	0x3e, r29	; 62
    2376:	0f be       	out	0x3f, r0	; 63
    2378:	cd bf       	out	0x3d, r28	; 61
    237a:	cf 91       	pop	r28
    237c:	df 91       	pop	r29
    237e:	08 95       	ret

00002380 <HLCD_voidSendData>:

void HLCD_voidSendData (u8 A_u8Data)
{
    2380:	df 93       	push	r29
    2382:	cf 93       	push	r28
    2384:	cd b7       	in	r28, 0x3d	; 61
    2386:	de b7       	in	r29, 0x3e	; 62
    2388:	2f 97       	sbiw	r28, 0x0f	; 15
    238a:	0f b6       	in	r0, 0x3f	; 63
    238c:	f8 94       	cli
    238e:	de bf       	out	0x3e, r29	; 62
    2390:	0f be       	out	0x3f, r0	; 63
    2392:	cd bf       	out	0x3d, r28	; 61
    2394:	8f 87       	std	Y+15, r24	; 0x0f
	// To send Data --> (RS-->1) , (RW-->0)
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN, DIO_SET);
    2396:	81 e0       	ldi	r24, 0x01	; 1
    2398:	60 e0       	ldi	r22, 0x00	; 0
    239a:	41 e0       	ldi	r20, 0x01	; 1
    239c:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN, DIO_RESET);
    23a0:	81 e0       	ldi	r24, 0x01	; 1
    23a2:	61 e0       	ldi	r22, 0x01	; 1
    23a4:	40 e0       	ldi	r20, 0x00	; 0
    23a6:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>

	// Send Data
	MDIO_voidSetPortValue(LCD_DATA_PORT, A_u8Data);
    23aa:	80 e0       	ldi	r24, 0x00	; 0
    23ac:	6f 85       	ldd	r22, Y+15	; 0x0f
    23ae:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <MDIO_voidSetPortValue>

	// Set Pulse on E Pin
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_E_PIN, DIO_SET);
    23b2:	81 e0       	ldi	r24, 0x01	; 1
    23b4:	62 e0       	ldi	r22, 0x02	; 2
    23b6:	41 e0       	ldi	r20, 0x01	; 1
    23b8:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
    23bc:	80 e0       	ldi	r24, 0x00	; 0
    23be:	90 e0       	ldi	r25, 0x00	; 0
    23c0:	a0 e0       	ldi	r26, 0x00	; 0
    23c2:	b0 e4       	ldi	r27, 0x40	; 64
    23c4:	8b 87       	std	Y+11, r24	; 0x0b
    23c6:	9c 87       	std	Y+12, r25	; 0x0c
    23c8:	ad 87       	std	Y+13, r26	; 0x0d
    23ca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    23ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    23d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    23d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    23d4:	20 e0       	ldi	r18, 0x00	; 0
    23d6:	30 e0       	ldi	r19, 0x00	; 0
    23d8:	4a ef       	ldi	r20, 0xFA	; 250
    23da:	54 e4       	ldi	r21, 0x44	; 68
    23dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23e0:	dc 01       	movw	r26, r24
    23e2:	cb 01       	movw	r24, r22
    23e4:	8f 83       	std	Y+7, r24	; 0x07
    23e6:	98 87       	std	Y+8, r25	; 0x08
    23e8:	a9 87       	std	Y+9, r26	; 0x09
    23ea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    23ec:	6f 81       	ldd	r22, Y+7	; 0x07
    23ee:	78 85       	ldd	r23, Y+8	; 0x08
    23f0:	89 85       	ldd	r24, Y+9	; 0x09
    23f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    23f4:	20 e0       	ldi	r18, 0x00	; 0
    23f6:	30 e0       	ldi	r19, 0x00	; 0
    23f8:	40 e8       	ldi	r20, 0x80	; 128
    23fa:	5f e3       	ldi	r21, 0x3F	; 63
    23fc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2400:	88 23       	and	r24, r24
    2402:	2c f4       	brge	.+10     	; 0x240e <HLCD_voidSendData+0x8e>
		__ticks = 1;
    2404:	81 e0       	ldi	r24, 0x01	; 1
    2406:	90 e0       	ldi	r25, 0x00	; 0
    2408:	9e 83       	std	Y+6, r25	; 0x06
    240a:	8d 83       	std	Y+5, r24	; 0x05
    240c:	3f c0       	rjmp	.+126    	; 0x248c <HLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    240e:	6f 81       	ldd	r22, Y+7	; 0x07
    2410:	78 85       	ldd	r23, Y+8	; 0x08
    2412:	89 85       	ldd	r24, Y+9	; 0x09
    2414:	9a 85       	ldd	r25, Y+10	; 0x0a
    2416:	20 e0       	ldi	r18, 0x00	; 0
    2418:	3f ef       	ldi	r19, 0xFF	; 255
    241a:	4f e7       	ldi	r20, 0x7F	; 127
    241c:	57 e4       	ldi	r21, 0x47	; 71
    241e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2422:	18 16       	cp	r1, r24
    2424:	4c f5       	brge	.+82     	; 0x2478 <HLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2426:	6b 85       	ldd	r22, Y+11	; 0x0b
    2428:	7c 85       	ldd	r23, Y+12	; 0x0c
    242a:	8d 85       	ldd	r24, Y+13	; 0x0d
    242c:	9e 85       	ldd	r25, Y+14	; 0x0e
    242e:	20 e0       	ldi	r18, 0x00	; 0
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	40 e2       	ldi	r20, 0x20	; 32
    2434:	51 e4       	ldi	r21, 0x41	; 65
    2436:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    243a:	dc 01       	movw	r26, r24
    243c:	cb 01       	movw	r24, r22
    243e:	bc 01       	movw	r22, r24
    2440:	cd 01       	movw	r24, r26
    2442:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2446:	dc 01       	movw	r26, r24
    2448:	cb 01       	movw	r24, r22
    244a:	9e 83       	std	Y+6, r25	; 0x06
    244c:	8d 83       	std	Y+5, r24	; 0x05
    244e:	0f c0       	rjmp	.+30     	; 0x246e <HLCD_voidSendData+0xee>
    2450:	88 ec       	ldi	r24, 0xC8	; 200
    2452:	90 e0       	ldi	r25, 0x00	; 0
    2454:	9c 83       	std	Y+4, r25	; 0x04
    2456:	8b 83       	std	Y+3, r24	; 0x03
    2458:	8b 81       	ldd	r24, Y+3	; 0x03
    245a:	9c 81       	ldd	r25, Y+4	; 0x04
    245c:	01 97       	sbiw	r24, 0x01	; 1
    245e:	f1 f7       	brne	.-4      	; 0x245c <HLCD_voidSendData+0xdc>
    2460:	9c 83       	std	Y+4, r25	; 0x04
    2462:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2464:	8d 81       	ldd	r24, Y+5	; 0x05
    2466:	9e 81       	ldd	r25, Y+6	; 0x06
    2468:	01 97       	sbiw	r24, 0x01	; 1
    246a:	9e 83       	std	Y+6, r25	; 0x06
    246c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    246e:	8d 81       	ldd	r24, Y+5	; 0x05
    2470:	9e 81       	ldd	r25, Y+6	; 0x06
    2472:	00 97       	sbiw	r24, 0x00	; 0
    2474:	69 f7       	brne	.-38     	; 0x2450 <HLCD_voidSendData+0xd0>
    2476:	14 c0       	rjmp	.+40     	; 0x24a0 <HLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2478:	6f 81       	ldd	r22, Y+7	; 0x07
    247a:	78 85       	ldd	r23, Y+8	; 0x08
    247c:	89 85       	ldd	r24, Y+9	; 0x09
    247e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2480:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2484:	dc 01       	movw	r26, r24
    2486:	cb 01       	movw	r24, r22
    2488:	9e 83       	std	Y+6, r25	; 0x06
    248a:	8d 83       	std	Y+5, r24	; 0x05
    248c:	8d 81       	ldd	r24, Y+5	; 0x05
    248e:	9e 81       	ldd	r25, Y+6	; 0x06
    2490:	9a 83       	std	Y+2, r25	; 0x02
    2492:	89 83       	std	Y+1, r24	; 0x01
    2494:	89 81       	ldd	r24, Y+1	; 0x01
    2496:	9a 81       	ldd	r25, Y+2	; 0x02
    2498:	01 97       	sbiw	r24, 0x01	; 1
    249a:	f1 f7       	brne	.-4      	; 0x2498 <HLCD_voidSendData+0x118>
    249c:	9a 83       	std	Y+2, r25	; 0x02
    249e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_voidSetPinValue(LCD_CTRL_PORT, LCD_E_PIN, DIO_RESET);
    24a0:	81 e0       	ldi	r24, 0x01	; 1
    24a2:	62 e0       	ldi	r22, 0x02	; 2
    24a4:	40 e0       	ldi	r20, 0x00	; 0
    24a6:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
}
    24aa:	2f 96       	adiw	r28, 0x0f	; 15
    24ac:	0f b6       	in	r0, 0x3f	; 63
    24ae:	f8 94       	cli
    24b0:	de bf       	out	0x3e, r29	; 62
    24b2:	0f be       	out	0x3f, r0	; 63
    24b4:	cd bf       	out	0x3d, r28	; 61
    24b6:	cf 91       	pop	r28
    24b8:	df 91       	pop	r29
    24ba:	08 95       	ret

000024bc <HLCD_voidInit>:


void HLCD_voidInit(void)
{
    24bc:	0f 93       	push	r16
    24be:	1f 93       	push	r17
    24c0:	df 93       	push	r29
    24c2:	cf 93       	push	r28
    24c4:	cd b7       	in	r28, 0x3d	; 61
    24c6:	de b7       	in	r29, 0x3e	; 62
    24c8:	c6 54       	subi	r28, 0x46	; 70
    24ca:	d0 40       	sbci	r29, 0x00	; 0
    24cc:	0f b6       	in	r0, 0x3f	; 63
    24ce:	f8 94       	cli
    24d0:	de bf       	out	0x3e, r29	; 62
    24d2:	0f be       	out	0x3f, r0	; 63
    24d4:	cd bf       	out	0x3d, r28	; 61
    24d6:	fe 01       	movw	r30, r28
    24d8:	ed 5b       	subi	r30, 0xBD	; 189
    24da:	ff 4f       	sbci	r31, 0xFF	; 255
    24dc:	80 e0       	ldi	r24, 0x00	; 0
    24de:	90 e0       	ldi	r25, 0x00	; 0
    24e0:	a0 ef       	ldi	r26, 0xF0	; 240
    24e2:	b1 e4       	ldi	r27, 0x41	; 65
    24e4:	80 83       	st	Z, r24
    24e6:	91 83       	std	Z+1, r25	; 0x01
    24e8:	a2 83       	std	Z+2, r26	; 0x02
    24ea:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24ec:	8e 01       	movw	r16, r28
    24ee:	01 5c       	subi	r16, 0xC1	; 193
    24f0:	1f 4f       	sbci	r17, 0xFF	; 255
    24f2:	fe 01       	movw	r30, r28
    24f4:	ed 5b       	subi	r30, 0xBD	; 189
    24f6:	ff 4f       	sbci	r31, 0xFF	; 255
    24f8:	60 81       	ld	r22, Z
    24fa:	71 81       	ldd	r23, Z+1	; 0x01
    24fc:	82 81       	ldd	r24, Z+2	; 0x02
    24fe:	93 81       	ldd	r25, Z+3	; 0x03
    2500:	20 e0       	ldi	r18, 0x00	; 0
    2502:	30 e0       	ldi	r19, 0x00	; 0
    2504:	4a ef       	ldi	r20, 0xFA	; 250
    2506:	54 e4       	ldi	r21, 0x44	; 68
    2508:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    250c:	dc 01       	movw	r26, r24
    250e:	cb 01       	movw	r24, r22
    2510:	f8 01       	movw	r30, r16
    2512:	80 83       	st	Z, r24
    2514:	91 83       	std	Z+1, r25	; 0x01
    2516:	a2 83       	std	Z+2, r26	; 0x02
    2518:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    251a:	fe 01       	movw	r30, r28
    251c:	ff 96       	adiw	r30, 0x3f	; 63
    251e:	60 81       	ld	r22, Z
    2520:	71 81       	ldd	r23, Z+1	; 0x01
    2522:	82 81       	ldd	r24, Z+2	; 0x02
    2524:	93 81       	ldd	r25, Z+3	; 0x03
    2526:	20 e0       	ldi	r18, 0x00	; 0
    2528:	30 e0       	ldi	r19, 0x00	; 0
    252a:	40 e8       	ldi	r20, 0x80	; 128
    252c:	5f e3       	ldi	r21, 0x3F	; 63
    252e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2532:	88 23       	and	r24, r24
    2534:	2c f4       	brge	.+10     	; 0x2540 <HLCD_voidInit+0x84>
		__ticks = 1;
    2536:	81 e0       	ldi	r24, 0x01	; 1
    2538:	90 e0       	ldi	r25, 0x00	; 0
    253a:	9e af       	std	Y+62, r25	; 0x3e
    253c:	8d af       	std	Y+61, r24	; 0x3d
    253e:	46 c0       	rjmp	.+140    	; 0x25cc <HLCD_voidInit+0x110>
	else if (__tmp > 65535)
    2540:	fe 01       	movw	r30, r28
    2542:	ff 96       	adiw	r30, 0x3f	; 63
    2544:	60 81       	ld	r22, Z
    2546:	71 81       	ldd	r23, Z+1	; 0x01
    2548:	82 81       	ldd	r24, Z+2	; 0x02
    254a:	93 81       	ldd	r25, Z+3	; 0x03
    254c:	20 e0       	ldi	r18, 0x00	; 0
    254e:	3f ef       	ldi	r19, 0xFF	; 255
    2550:	4f e7       	ldi	r20, 0x7F	; 127
    2552:	57 e4       	ldi	r21, 0x47	; 71
    2554:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2558:	18 16       	cp	r1, r24
    255a:	64 f5       	brge	.+88     	; 0x25b4 <HLCD_voidInit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    255c:	fe 01       	movw	r30, r28
    255e:	ed 5b       	subi	r30, 0xBD	; 189
    2560:	ff 4f       	sbci	r31, 0xFF	; 255
    2562:	60 81       	ld	r22, Z
    2564:	71 81       	ldd	r23, Z+1	; 0x01
    2566:	82 81       	ldd	r24, Z+2	; 0x02
    2568:	93 81       	ldd	r25, Z+3	; 0x03
    256a:	20 e0       	ldi	r18, 0x00	; 0
    256c:	30 e0       	ldi	r19, 0x00	; 0
    256e:	40 e2       	ldi	r20, 0x20	; 32
    2570:	51 e4       	ldi	r21, 0x41	; 65
    2572:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2576:	dc 01       	movw	r26, r24
    2578:	cb 01       	movw	r24, r22
    257a:	bc 01       	movw	r22, r24
    257c:	cd 01       	movw	r24, r26
    257e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2582:	dc 01       	movw	r26, r24
    2584:	cb 01       	movw	r24, r22
    2586:	9e af       	std	Y+62, r25	; 0x3e
    2588:	8d af       	std	Y+61, r24	; 0x3d
    258a:	0f c0       	rjmp	.+30     	; 0x25aa <HLCD_voidInit+0xee>
    258c:	88 ec       	ldi	r24, 0xC8	; 200
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	9c af       	std	Y+60, r25	; 0x3c
    2592:	8b af       	std	Y+59, r24	; 0x3b
    2594:	8b ad       	ldd	r24, Y+59	; 0x3b
    2596:	9c ad       	ldd	r25, Y+60	; 0x3c
    2598:	01 97       	sbiw	r24, 0x01	; 1
    259a:	f1 f7       	brne	.-4      	; 0x2598 <HLCD_voidInit+0xdc>
    259c:	9c af       	std	Y+60, r25	; 0x3c
    259e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25a0:	8d ad       	ldd	r24, Y+61	; 0x3d
    25a2:	9e ad       	ldd	r25, Y+62	; 0x3e
    25a4:	01 97       	sbiw	r24, 0x01	; 1
    25a6:	9e af       	std	Y+62, r25	; 0x3e
    25a8:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25aa:	8d ad       	ldd	r24, Y+61	; 0x3d
    25ac:	9e ad       	ldd	r25, Y+62	; 0x3e
    25ae:	00 97       	sbiw	r24, 0x00	; 0
    25b0:	69 f7       	brne	.-38     	; 0x258c <HLCD_voidInit+0xd0>
    25b2:	16 c0       	rjmp	.+44     	; 0x25e0 <HLCD_voidInit+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25b4:	fe 01       	movw	r30, r28
    25b6:	ff 96       	adiw	r30, 0x3f	; 63
    25b8:	60 81       	ld	r22, Z
    25ba:	71 81       	ldd	r23, Z+1	; 0x01
    25bc:	82 81       	ldd	r24, Z+2	; 0x02
    25be:	93 81       	ldd	r25, Z+3	; 0x03
    25c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25c4:	dc 01       	movw	r26, r24
    25c6:	cb 01       	movw	r24, r22
    25c8:	9e af       	std	Y+62, r25	; 0x3e
    25ca:	8d af       	std	Y+61, r24	; 0x3d
    25cc:	8d ad       	ldd	r24, Y+61	; 0x3d
    25ce:	9e ad       	ldd	r25, Y+62	; 0x3e
    25d0:	9a af       	std	Y+58, r25	; 0x3a
    25d2:	89 af       	std	Y+57, r24	; 0x39
    25d4:	89 ad       	ldd	r24, Y+57	; 0x39
    25d6:	9a ad       	ldd	r25, Y+58	; 0x3a
    25d8:	01 97       	sbiw	r24, 0x01	; 1
    25da:	f1 f7       	brne	.-4      	; 0x25d8 <HLCD_voidInit+0x11c>
    25dc:	9a af       	std	Y+58, r25	; 0x3a
    25de:	89 af       	std	Y+57, r24	; 0x39
	// Wait for more than 30ms after VDD rises to 4.5v
	_delay_ms(30);

	// Function Set Command then wait for more than 39us
	HLCD_voidSendCommand(FUNCTION_SET);
    25e0:	88 e3       	ldi	r24, 0x38	; 56
    25e2:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    25e6:	80 e0       	ldi	r24, 0x00	; 0
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	a0 e8       	ldi	r26, 0x80	; 128
    25ec:	bf e3       	ldi	r27, 0x3F	; 63
    25ee:	8d ab       	std	Y+53, r24	; 0x35
    25f0:	9e ab       	std	Y+54, r25	; 0x36
    25f2:	af ab       	std	Y+55, r26	; 0x37
    25f4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25f6:	6d a9       	ldd	r22, Y+53	; 0x35
    25f8:	7e a9       	ldd	r23, Y+54	; 0x36
    25fa:	8f a9       	ldd	r24, Y+55	; 0x37
    25fc:	98 ad       	ldd	r25, Y+56	; 0x38
    25fe:	20 e0       	ldi	r18, 0x00	; 0
    2600:	30 e0       	ldi	r19, 0x00	; 0
    2602:	4a ef       	ldi	r20, 0xFA	; 250
    2604:	54 e4       	ldi	r21, 0x44	; 68
    2606:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    260a:	dc 01       	movw	r26, r24
    260c:	cb 01       	movw	r24, r22
    260e:	89 ab       	std	Y+49, r24	; 0x31
    2610:	9a ab       	std	Y+50, r25	; 0x32
    2612:	ab ab       	std	Y+51, r26	; 0x33
    2614:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2616:	69 a9       	ldd	r22, Y+49	; 0x31
    2618:	7a a9       	ldd	r23, Y+50	; 0x32
    261a:	8b a9       	ldd	r24, Y+51	; 0x33
    261c:	9c a9       	ldd	r25, Y+52	; 0x34
    261e:	20 e0       	ldi	r18, 0x00	; 0
    2620:	30 e0       	ldi	r19, 0x00	; 0
    2622:	40 e8       	ldi	r20, 0x80	; 128
    2624:	5f e3       	ldi	r21, 0x3F	; 63
    2626:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    262a:	88 23       	and	r24, r24
    262c:	2c f4       	brge	.+10     	; 0x2638 <HLCD_voidInit+0x17c>
		__ticks = 1;
    262e:	81 e0       	ldi	r24, 0x01	; 1
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	98 ab       	std	Y+48, r25	; 0x30
    2634:	8f a7       	std	Y+47, r24	; 0x2f
    2636:	3f c0       	rjmp	.+126    	; 0x26b6 <HLCD_voidInit+0x1fa>
	else if (__tmp > 65535)
    2638:	69 a9       	ldd	r22, Y+49	; 0x31
    263a:	7a a9       	ldd	r23, Y+50	; 0x32
    263c:	8b a9       	ldd	r24, Y+51	; 0x33
    263e:	9c a9       	ldd	r25, Y+52	; 0x34
    2640:	20 e0       	ldi	r18, 0x00	; 0
    2642:	3f ef       	ldi	r19, 0xFF	; 255
    2644:	4f e7       	ldi	r20, 0x7F	; 127
    2646:	57 e4       	ldi	r21, 0x47	; 71
    2648:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    264c:	18 16       	cp	r1, r24
    264e:	4c f5       	brge	.+82     	; 0x26a2 <HLCD_voidInit+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2650:	6d a9       	ldd	r22, Y+53	; 0x35
    2652:	7e a9       	ldd	r23, Y+54	; 0x36
    2654:	8f a9       	ldd	r24, Y+55	; 0x37
    2656:	98 ad       	ldd	r25, Y+56	; 0x38
    2658:	20 e0       	ldi	r18, 0x00	; 0
    265a:	30 e0       	ldi	r19, 0x00	; 0
    265c:	40 e2       	ldi	r20, 0x20	; 32
    265e:	51 e4       	ldi	r21, 0x41	; 65
    2660:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2664:	dc 01       	movw	r26, r24
    2666:	cb 01       	movw	r24, r22
    2668:	bc 01       	movw	r22, r24
    266a:	cd 01       	movw	r24, r26
    266c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2670:	dc 01       	movw	r26, r24
    2672:	cb 01       	movw	r24, r22
    2674:	98 ab       	std	Y+48, r25	; 0x30
    2676:	8f a7       	std	Y+47, r24	; 0x2f
    2678:	0f c0       	rjmp	.+30     	; 0x2698 <HLCD_voidInit+0x1dc>
    267a:	88 ec       	ldi	r24, 0xC8	; 200
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	9e a7       	std	Y+46, r25	; 0x2e
    2680:	8d a7       	std	Y+45, r24	; 0x2d
    2682:	8d a5       	ldd	r24, Y+45	; 0x2d
    2684:	9e a5       	ldd	r25, Y+46	; 0x2e
    2686:	01 97       	sbiw	r24, 0x01	; 1
    2688:	f1 f7       	brne	.-4      	; 0x2686 <HLCD_voidInit+0x1ca>
    268a:	9e a7       	std	Y+46, r25	; 0x2e
    268c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    268e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2690:	98 a9       	ldd	r25, Y+48	; 0x30
    2692:	01 97       	sbiw	r24, 0x01	; 1
    2694:	98 ab       	std	Y+48, r25	; 0x30
    2696:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2698:	8f a5       	ldd	r24, Y+47	; 0x2f
    269a:	98 a9       	ldd	r25, Y+48	; 0x30
    269c:	00 97       	sbiw	r24, 0x00	; 0
    269e:	69 f7       	brne	.-38     	; 0x267a <HLCD_voidInit+0x1be>
    26a0:	14 c0       	rjmp	.+40     	; 0x26ca <HLCD_voidInit+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26a2:	69 a9       	ldd	r22, Y+49	; 0x31
    26a4:	7a a9       	ldd	r23, Y+50	; 0x32
    26a6:	8b a9       	ldd	r24, Y+51	; 0x33
    26a8:	9c a9       	ldd	r25, Y+52	; 0x34
    26aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26ae:	dc 01       	movw	r26, r24
    26b0:	cb 01       	movw	r24, r22
    26b2:	98 ab       	std	Y+48, r25	; 0x30
    26b4:	8f a7       	std	Y+47, r24	; 0x2f
    26b6:	8f a5       	ldd	r24, Y+47	; 0x2f
    26b8:	98 a9       	ldd	r25, Y+48	; 0x30
    26ba:	9c a7       	std	Y+44, r25	; 0x2c
    26bc:	8b a7       	std	Y+43, r24	; 0x2b
    26be:	8b a5       	ldd	r24, Y+43	; 0x2b
    26c0:	9c a5       	ldd	r25, Y+44	; 0x2c
    26c2:	01 97       	sbiw	r24, 0x01	; 1
    26c4:	f1 f7       	brne	.-4      	; 0x26c2 <HLCD_voidInit+0x206>
    26c6:	9c a7       	std	Y+44, r25	; 0x2c
    26c8:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	// Display ON/OFF Control Command then wait for more than 39us
	HLCD_voidSendCommand(DISPLAY_ON_OFF_CONTROL);
    26ca:	8f e0       	ldi	r24, 0x0F	; 15
    26cc:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    26d0:	80 e0       	ldi	r24, 0x00	; 0
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	a0 e8       	ldi	r26, 0x80	; 128
    26d6:	bf e3       	ldi	r27, 0x3F	; 63
    26d8:	8f a3       	std	Y+39, r24	; 0x27
    26da:	98 a7       	std	Y+40, r25	; 0x28
    26dc:	a9 a7       	std	Y+41, r26	; 0x29
    26de:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26e0:	6f a1       	ldd	r22, Y+39	; 0x27
    26e2:	78 a5       	ldd	r23, Y+40	; 0x28
    26e4:	89 a5       	ldd	r24, Y+41	; 0x29
    26e6:	9a a5       	ldd	r25, Y+42	; 0x2a
    26e8:	20 e0       	ldi	r18, 0x00	; 0
    26ea:	30 e0       	ldi	r19, 0x00	; 0
    26ec:	4a ef       	ldi	r20, 0xFA	; 250
    26ee:	54 e4       	ldi	r21, 0x44	; 68
    26f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26f4:	dc 01       	movw	r26, r24
    26f6:	cb 01       	movw	r24, r22
    26f8:	8b a3       	std	Y+35, r24	; 0x23
    26fa:	9c a3       	std	Y+36, r25	; 0x24
    26fc:	ad a3       	std	Y+37, r26	; 0x25
    26fe:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2700:	6b a1       	ldd	r22, Y+35	; 0x23
    2702:	7c a1       	ldd	r23, Y+36	; 0x24
    2704:	8d a1       	ldd	r24, Y+37	; 0x25
    2706:	9e a1       	ldd	r25, Y+38	; 0x26
    2708:	20 e0       	ldi	r18, 0x00	; 0
    270a:	30 e0       	ldi	r19, 0x00	; 0
    270c:	40 e8       	ldi	r20, 0x80	; 128
    270e:	5f e3       	ldi	r21, 0x3F	; 63
    2710:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2714:	88 23       	and	r24, r24
    2716:	2c f4       	brge	.+10     	; 0x2722 <HLCD_voidInit+0x266>
		__ticks = 1;
    2718:	81 e0       	ldi	r24, 0x01	; 1
    271a:	90 e0       	ldi	r25, 0x00	; 0
    271c:	9a a3       	std	Y+34, r25	; 0x22
    271e:	89 a3       	std	Y+33, r24	; 0x21
    2720:	3f c0       	rjmp	.+126    	; 0x27a0 <HLCD_voidInit+0x2e4>
	else if (__tmp > 65535)
    2722:	6b a1       	ldd	r22, Y+35	; 0x23
    2724:	7c a1       	ldd	r23, Y+36	; 0x24
    2726:	8d a1       	ldd	r24, Y+37	; 0x25
    2728:	9e a1       	ldd	r25, Y+38	; 0x26
    272a:	20 e0       	ldi	r18, 0x00	; 0
    272c:	3f ef       	ldi	r19, 0xFF	; 255
    272e:	4f e7       	ldi	r20, 0x7F	; 127
    2730:	57 e4       	ldi	r21, 0x47	; 71
    2732:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2736:	18 16       	cp	r1, r24
    2738:	4c f5       	brge	.+82     	; 0x278c <HLCD_voidInit+0x2d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    273a:	6f a1       	ldd	r22, Y+39	; 0x27
    273c:	78 a5       	ldd	r23, Y+40	; 0x28
    273e:	89 a5       	ldd	r24, Y+41	; 0x29
    2740:	9a a5       	ldd	r25, Y+42	; 0x2a
    2742:	20 e0       	ldi	r18, 0x00	; 0
    2744:	30 e0       	ldi	r19, 0x00	; 0
    2746:	40 e2       	ldi	r20, 0x20	; 32
    2748:	51 e4       	ldi	r21, 0x41	; 65
    274a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    274e:	dc 01       	movw	r26, r24
    2750:	cb 01       	movw	r24, r22
    2752:	bc 01       	movw	r22, r24
    2754:	cd 01       	movw	r24, r26
    2756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    275a:	dc 01       	movw	r26, r24
    275c:	cb 01       	movw	r24, r22
    275e:	9a a3       	std	Y+34, r25	; 0x22
    2760:	89 a3       	std	Y+33, r24	; 0x21
    2762:	0f c0       	rjmp	.+30     	; 0x2782 <HLCD_voidInit+0x2c6>
    2764:	88 ec       	ldi	r24, 0xC8	; 200
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	98 a3       	std	Y+32, r25	; 0x20
    276a:	8f 8f       	std	Y+31, r24	; 0x1f
    276c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    276e:	98 a1       	ldd	r25, Y+32	; 0x20
    2770:	01 97       	sbiw	r24, 0x01	; 1
    2772:	f1 f7       	brne	.-4      	; 0x2770 <HLCD_voidInit+0x2b4>
    2774:	98 a3       	std	Y+32, r25	; 0x20
    2776:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2778:	89 a1       	ldd	r24, Y+33	; 0x21
    277a:	9a a1       	ldd	r25, Y+34	; 0x22
    277c:	01 97       	sbiw	r24, 0x01	; 1
    277e:	9a a3       	std	Y+34, r25	; 0x22
    2780:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2782:	89 a1       	ldd	r24, Y+33	; 0x21
    2784:	9a a1       	ldd	r25, Y+34	; 0x22
    2786:	00 97       	sbiw	r24, 0x00	; 0
    2788:	69 f7       	brne	.-38     	; 0x2764 <HLCD_voidInit+0x2a8>
    278a:	14 c0       	rjmp	.+40     	; 0x27b4 <HLCD_voidInit+0x2f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    278c:	6b a1       	ldd	r22, Y+35	; 0x23
    278e:	7c a1       	ldd	r23, Y+36	; 0x24
    2790:	8d a1       	ldd	r24, Y+37	; 0x25
    2792:	9e a1       	ldd	r25, Y+38	; 0x26
    2794:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2798:	dc 01       	movw	r26, r24
    279a:	cb 01       	movw	r24, r22
    279c:	9a a3       	std	Y+34, r25	; 0x22
    279e:	89 a3       	std	Y+33, r24	; 0x21
    27a0:	89 a1       	ldd	r24, Y+33	; 0x21
    27a2:	9a a1       	ldd	r25, Y+34	; 0x22
    27a4:	9e 8f       	std	Y+30, r25	; 0x1e
    27a6:	8d 8f       	std	Y+29, r24	; 0x1d
    27a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    27aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    27ac:	01 97       	sbiw	r24, 0x01	; 1
    27ae:	f1 f7       	brne	.-4      	; 0x27ac <HLCD_voidInit+0x2f0>
    27b0:	9e 8f       	std	Y+30, r25	; 0x1e
    27b2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	// Display Clear Command then wait for more than 1.53ms
	HLCD_voidSendCommand(DISPLAY_CLEAR);
    27b4:	81 e0       	ldi	r24, 0x01	; 1
    27b6:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    27ba:	80 e0       	ldi	r24, 0x00	; 0
    27bc:	90 e0       	ldi	r25, 0x00	; 0
    27be:	a0 e0       	ldi	r26, 0x00	; 0
    27c0:	b0 e4       	ldi	r27, 0x40	; 64
    27c2:	89 8f       	std	Y+25, r24	; 0x19
    27c4:	9a 8f       	std	Y+26, r25	; 0x1a
    27c6:	ab 8f       	std	Y+27, r26	; 0x1b
    27c8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27ca:	69 8d       	ldd	r22, Y+25	; 0x19
    27cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    27ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    27d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    27d2:	20 e0       	ldi	r18, 0x00	; 0
    27d4:	30 e0       	ldi	r19, 0x00	; 0
    27d6:	4a ef       	ldi	r20, 0xFA	; 250
    27d8:	54 e4       	ldi	r21, 0x44	; 68
    27da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27de:	dc 01       	movw	r26, r24
    27e0:	cb 01       	movw	r24, r22
    27e2:	8d 8b       	std	Y+21, r24	; 0x15
    27e4:	9e 8b       	std	Y+22, r25	; 0x16
    27e6:	af 8b       	std	Y+23, r26	; 0x17
    27e8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    27ea:	6d 89       	ldd	r22, Y+21	; 0x15
    27ec:	7e 89       	ldd	r23, Y+22	; 0x16
    27ee:	8f 89       	ldd	r24, Y+23	; 0x17
    27f0:	98 8d       	ldd	r25, Y+24	; 0x18
    27f2:	20 e0       	ldi	r18, 0x00	; 0
    27f4:	30 e0       	ldi	r19, 0x00	; 0
    27f6:	40 e8       	ldi	r20, 0x80	; 128
    27f8:	5f e3       	ldi	r21, 0x3F	; 63
    27fa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    27fe:	88 23       	and	r24, r24
    2800:	2c f4       	brge	.+10     	; 0x280c <HLCD_voidInit+0x350>
		__ticks = 1;
    2802:	81 e0       	ldi	r24, 0x01	; 1
    2804:	90 e0       	ldi	r25, 0x00	; 0
    2806:	9c 8b       	std	Y+20, r25	; 0x14
    2808:	8b 8b       	std	Y+19, r24	; 0x13
    280a:	3f c0       	rjmp	.+126    	; 0x288a <HLCD_voidInit+0x3ce>
	else if (__tmp > 65535)
    280c:	6d 89       	ldd	r22, Y+21	; 0x15
    280e:	7e 89       	ldd	r23, Y+22	; 0x16
    2810:	8f 89       	ldd	r24, Y+23	; 0x17
    2812:	98 8d       	ldd	r25, Y+24	; 0x18
    2814:	20 e0       	ldi	r18, 0x00	; 0
    2816:	3f ef       	ldi	r19, 0xFF	; 255
    2818:	4f e7       	ldi	r20, 0x7F	; 127
    281a:	57 e4       	ldi	r21, 0x47	; 71
    281c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2820:	18 16       	cp	r1, r24
    2822:	4c f5       	brge	.+82     	; 0x2876 <HLCD_voidInit+0x3ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2824:	69 8d       	ldd	r22, Y+25	; 0x19
    2826:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2828:	8b 8d       	ldd	r24, Y+27	; 0x1b
    282a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    282c:	20 e0       	ldi	r18, 0x00	; 0
    282e:	30 e0       	ldi	r19, 0x00	; 0
    2830:	40 e2       	ldi	r20, 0x20	; 32
    2832:	51 e4       	ldi	r21, 0x41	; 65
    2834:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2838:	dc 01       	movw	r26, r24
    283a:	cb 01       	movw	r24, r22
    283c:	bc 01       	movw	r22, r24
    283e:	cd 01       	movw	r24, r26
    2840:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2844:	dc 01       	movw	r26, r24
    2846:	cb 01       	movw	r24, r22
    2848:	9c 8b       	std	Y+20, r25	; 0x14
    284a:	8b 8b       	std	Y+19, r24	; 0x13
    284c:	0f c0       	rjmp	.+30     	; 0x286c <HLCD_voidInit+0x3b0>
    284e:	88 ec       	ldi	r24, 0xC8	; 200
    2850:	90 e0       	ldi	r25, 0x00	; 0
    2852:	9a 8b       	std	Y+18, r25	; 0x12
    2854:	89 8b       	std	Y+17, r24	; 0x11
    2856:	89 89       	ldd	r24, Y+17	; 0x11
    2858:	9a 89       	ldd	r25, Y+18	; 0x12
    285a:	01 97       	sbiw	r24, 0x01	; 1
    285c:	f1 f7       	brne	.-4      	; 0x285a <HLCD_voidInit+0x39e>
    285e:	9a 8b       	std	Y+18, r25	; 0x12
    2860:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2862:	8b 89       	ldd	r24, Y+19	; 0x13
    2864:	9c 89       	ldd	r25, Y+20	; 0x14
    2866:	01 97       	sbiw	r24, 0x01	; 1
    2868:	9c 8b       	std	Y+20, r25	; 0x14
    286a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    286c:	8b 89       	ldd	r24, Y+19	; 0x13
    286e:	9c 89       	ldd	r25, Y+20	; 0x14
    2870:	00 97       	sbiw	r24, 0x00	; 0
    2872:	69 f7       	brne	.-38     	; 0x284e <HLCD_voidInit+0x392>
    2874:	14 c0       	rjmp	.+40     	; 0x289e <HLCD_voidInit+0x3e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2876:	6d 89       	ldd	r22, Y+21	; 0x15
    2878:	7e 89       	ldd	r23, Y+22	; 0x16
    287a:	8f 89       	ldd	r24, Y+23	; 0x17
    287c:	98 8d       	ldd	r25, Y+24	; 0x18
    287e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2882:	dc 01       	movw	r26, r24
    2884:	cb 01       	movw	r24, r22
    2886:	9c 8b       	std	Y+20, r25	; 0x14
    2888:	8b 8b       	std	Y+19, r24	; 0x13
    288a:	8b 89       	ldd	r24, Y+19	; 0x13
    288c:	9c 89       	ldd	r25, Y+20	; 0x14
    288e:	98 8b       	std	Y+16, r25	; 0x10
    2890:	8f 87       	std	Y+15, r24	; 0x0f
    2892:	8f 85       	ldd	r24, Y+15	; 0x0f
    2894:	98 89       	ldd	r25, Y+16	; 0x10
    2896:	01 97       	sbiw	r24, 0x01	; 1
    2898:	f1 f7       	brne	.-4      	; 0x2896 <HLCD_voidInit+0x3da>
    289a:	98 8b       	std	Y+16, r25	; 0x10
    289c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	// Entry Mode Set Command then wait for more than 39us
	HLCD_voidSendCommand(ENTRY_MODE_SET);
    289e:	86 e0       	ldi	r24, 0x06	; 6
    28a0:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    28a4:	80 e0       	ldi	r24, 0x00	; 0
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	a0 e8       	ldi	r26, 0x80	; 128
    28aa:	bf e3       	ldi	r27, 0x3F	; 63
    28ac:	8b 87       	std	Y+11, r24	; 0x0b
    28ae:	9c 87       	std	Y+12, r25	; 0x0c
    28b0:	ad 87       	std	Y+13, r26	; 0x0d
    28b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    28b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    28b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    28ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    28bc:	20 e0       	ldi	r18, 0x00	; 0
    28be:	30 e0       	ldi	r19, 0x00	; 0
    28c0:	4a ef       	ldi	r20, 0xFA	; 250
    28c2:	54 e4       	ldi	r21, 0x44	; 68
    28c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28c8:	dc 01       	movw	r26, r24
    28ca:	cb 01       	movw	r24, r22
    28cc:	8f 83       	std	Y+7, r24	; 0x07
    28ce:	98 87       	std	Y+8, r25	; 0x08
    28d0:	a9 87       	std	Y+9, r26	; 0x09
    28d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    28d4:	6f 81       	ldd	r22, Y+7	; 0x07
    28d6:	78 85       	ldd	r23, Y+8	; 0x08
    28d8:	89 85       	ldd	r24, Y+9	; 0x09
    28da:	9a 85       	ldd	r25, Y+10	; 0x0a
    28dc:	20 e0       	ldi	r18, 0x00	; 0
    28de:	30 e0       	ldi	r19, 0x00	; 0
    28e0:	40 e8       	ldi	r20, 0x80	; 128
    28e2:	5f e3       	ldi	r21, 0x3F	; 63
    28e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    28e8:	88 23       	and	r24, r24
    28ea:	2c f4       	brge	.+10     	; 0x28f6 <HLCD_voidInit+0x43a>
		__ticks = 1;
    28ec:	81 e0       	ldi	r24, 0x01	; 1
    28ee:	90 e0       	ldi	r25, 0x00	; 0
    28f0:	9e 83       	std	Y+6, r25	; 0x06
    28f2:	8d 83       	std	Y+5, r24	; 0x05
    28f4:	3f c0       	rjmp	.+126    	; 0x2974 <HLCD_voidInit+0x4b8>
	else if (__tmp > 65535)
    28f6:	6f 81       	ldd	r22, Y+7	; 0x07
    28f8:	78 85       	ldd	r23, Y+8	; 0x08
    28fa:	89 85       	ldd	r24, Y+9	; 0x09
    28fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    28fe:	20 e0       	ldi	r18, 0x00	; 0
    2900:	3f ef       	ldi	r19, 0xFF	; 255
    2902:	4f e7       	ldi	r20, 0x7F	; 127
    2904:	57 e4       	ldi	r21, 0x47	; 71
    2906:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    290a:	18 16       	cp	r1, r24
    290c:	4c f5       	brge	.+82     	; 0x2960 <HLCD_voidInit+0x4a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    290e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2910:	7c 85       	ldd	r23, Y+12	; 0x0c
    2912:	8d 85       	ldd	r24, Y+13	; 0x0d
    2914:	9e 85       	ldd	r25, Y+14	; 0x0e
    2916:	20 e0       	ldi	r18, 0x00	; 0
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	40 e2       	ldi	r20, 0x20	; 32
    291c:	51 e4       	ldi	r21, 0x41	; 65
    291e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2922:	dc 01       	movw	r26, r24
    2924:	cb 01       	movw	r24, r22
    2926:	bc 01       	movw	r22, r24
    2928:	cd 01       	movw	r24, r26
    292a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    292e:	dc 01       	movw	r26, r24
    2930:	cb 01       	movw	r24, r22
    2932:	9e 83       	std	Y+6, r25	; 0x06
    2934:	8d 83       	std	Y+5, r24	; 0x05
    2936:	0f c0       	rjmp	.+30     	; 0x2956 <HLCD_voidInit+0x49a>
    2938:	88 ec       	ldi	r24, 0xC8	; 200
    293a:	90 e0       	ldi	r25, 0x00	; 0
    293c:	9c 83       	std	Y+4, r25	; 0x04
    293e:	8b 83       	std	Y+3, r24	; 0x03
    2940:	8b 81       	ldd	r24, Y+3	; 0x03
    2942:	9c 81       	ldd	r25, Y+4	; 0x04
    2944:	01 97       	sbiw	r24, 0x01	; 1
    2946:	f1 f7       	brne	.-4      	; 0x2944 <HLCD_voidInit+0x488>
    2948:	9c 83       	std	Y+4, r25	; 0x04
    294a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    294c:	8d 81       	ldd	r24, Y+5	; 0x05
    294e:	9e 81       	ldd	r25, Y+6	; 0x06
    2950:	01 97       	sbiw	r24, 0x01	; 1
    2952:	9e 83       	std	Y+6, r25	; 0x06
    2954:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2956:	8d 81       	ldd	r24, Y+5	; 0x05
    2958:	9e 81       	ldd	r25, Y+6	; 0x06
    295a:	00 97       	sbiw	r24, 0x00	; 0
    295c:	69 f7       	brne	.-38     	; 0x2938 <HLCD_voidInit+0x47c>
    295e:	14 c0       	rjmp	.+40     	; 0x2988 <HLCD_voidInit+0x4cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2960:	6f 81       	ldd	r22, Y+7	; 0x07
    2962:	78 85       	ldd	r23, Y+8	; 0x08
    2964:	89 85       	ldd	r24, Y+9	; 0x09
    2966:	9a 85       	ldd	r25, Y+10	; 0x0a
    2968:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    296c:	dc 01       	movw	r26, r24
    296e:	cb 01       	movw	r24, r22
    2970:	9e 83       	std	Y+6, r25	; 0x06
    2972:	8d 83       	std	Y+5, r24	; 0x05
    2974:	8d 81       	ldd	r24, Y+5	; 0x05
    2976:	9e 81       	ldd	r25, Y+6	; 0x06
    2978:	9a 83       	std	Y+2, r25	; 0x02
    297a:	89 83       	std	Y+1, r24	; 0x01
    297c:	89 81       	ldd	r24, Y+1	; 0x01
    297e:	9a 81       	ldd	r25, Y+2	; 0x02
    2980:	01 97       	sbiw	r24, 0x01	; 1
    2982:	f1 f7       	brne	.-4      	; 0x2980 <HLCD_voidInit+0x4c4>
    2984:	9a 83       	std	Y+2, r25	; 0x02
    2986:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    2988:	ca 5b       	subi	r28, 0xBA	; 186
    298a:	df 4f       	sbci	r29, 0xFF	; 255
    298c:	0f b6       	in	r0, 0x3f	; 63
    298e:	f8 94       	cli
    2990:	de bf       	out	0x3e, r29	; 62
    2992:	0f be       	out	0x3f, r0	; 63
    2994:	cd bf       	out	0x3d, r28	; 61
    2996:	cf 91       	pop	r28
    2998:	df 91       	pop	r29
    299a:	1f 91       	pop	r17
    299c:	0f 91       	pop	r16
    299e:	08 95       	ret

000029a0 <HLCD_voidClearDisplay>:

void HLCD_voidClearDisplay(void)
{
    29a0:	df 93       	push	r29
    29a2:	cf 93       	push	r28
    29a4:	cd b7       	in	r28, 0x3d	; 61
    29a6:	de b7       	in	r29, 0x3e	; 62
    29a8:	2e 97       	sbiw	r28, 0x0e	; 14
    29aa:	0f b6       	in	r0, 0x3f	; 63
    29ac:	f8 94       	cli
    29ae:	de bf       	out	0x3e, r29	; 62
    29b0:	0f be       	out	0x3f, r0	; 63
    29b2:	cd bf       	out	0x3d, r28	; 61
	// Display Clear Command then wait for more than 1.53ms
	HLCD_voidSendCommand(DISPLAY_CLEAR);
    29b4:	81 e0       	ldi	r24, 0x01	; 1
    29b6:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    29ba:	80 e0       	ldi	r24, 0x00	; 0
    29bc:	90 e0       	ldi	r25, 0x00	; 0
    29be:	a0 e0       	ldi	r26, 0x00	; 0
    29c0:	b0 e4       	ldi	r27, 0x40	; 64
    29c2:	8b 87       	std	Y+11, r24	; 0x0b
    29c4:	9c 87       	std	Y+12, r25	; 0x0c
    29c6:	ad 87       	std	Y+13, r26	; 0x0d
    29c8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29ca:	6b 85       	ldd	r22, Y+11	; 0x0b
    29cc:	7c 85       	ldd	r23, Y+12	; 0x0c
    29ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    29d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    29d2:	20 e0       	ldi	r18, 0x00	; 0
    29d4:	30 e0       	ldi	r19, 0x00	; 0
    29d6:	4a ef       	ldi	r20, 0xFA	; 250
    29d8:	54 e4       	ldi	r21, 0x44	; 68
    29da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29de:	dc 01       	movw	r26, r24
    29e0:	cb 01       	movw	r24, r22
    29e2:	8f 83       	std	Y+7, r24	; 0x07
    29e4:	98 87       	std	Y+8, r25	; 0x08
    29e6:	a9 87       	std	Y+9, r26	; 0x09
    29e8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    29ea:	6f 81       	ldd	r22, Y+7	; 0x07
    29ec:	78 85       	ldd	r23, Y+8	; 0x08
    29ee:	89 85       	ldd	r24, Y+9	; 0x09
    29f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    29f2:	20 e0       	ldi	r18, 0x00	; 0
    29f4:	30 e0       	ldi	r19, 0x00	; 0
    29f6:	40 e8       	ldi	r20, 0x80	; 128
    29f8:	5f e3       	ldi	r21, 0x3F	; 63
    29fa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    29fe:	88 23       	and	r24, r24
    2a00:	2c f4       	brge	.+10     	; 0x2a0c <HLCD_voidClearDisplay+0x6c>
		__ticks = 1;
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	9e 83       	std	Y+6, r25	; 0x06
    2a08:	8d 83       	std	Y+5, r24	; 0x05
    2a0a:	3f c0       	rjmp	.+126    	; 0x2a8a <HLCD_voidClearDisplay+0xea>
	else if (__tmp > 65535)
    2a0c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a0e:	78 85       	ldd	r23, Y+8	; 0x08
    2a10:	89 85       	ldd	r24, Y+9	; 0x09
    2a12:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a14:	20 e0       	ldi	r18, 0x00	; 0
    2a16:	3f ef       	ldi	r19, 0xFF	; 255
    2a18:	4f e7       	ldi	r20, 0x7F	; 127
    2a1a:	57 e4       	ldi	r21, 0x47	; 71
    2a1c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a20:	18 16       	cp	r1, r24
    2a22:	4c f5       	brge	.+82     	; 0x2a76 <HLCD_voidClearDisplay+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a24:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a26:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a28:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a2a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a2c:	20 e0       	ldi	r18, 0x00	; 0
    2a2e:	30 e0       	ldi	r19, 0x00	; 0
    2a30:	40 e2       	ldi	r20, 0x20	; 32
    2a32:	51 e4       	ldi	r21, 0x41	; 65
    2a34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a38:	dc 01       	movw	r26, r24
    2a3a:	cb 01       	movw	r24, r22
    2a3c:	bc 01       	movw	r22, r24
    2a3e:	cd 01       	movw	r24, r26
    2a40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a44:	dc 01       	movw	r26, r24
    2a46:	cb 01       	movw	r24, r22
    2a48:	9e 83       	std	Y+6, r25	; 0x06
    2a4a:	8d 83       	std	Y+5, r24	; 0x05
    2a4c:	0f c0       	rjmp	.+30     	; 0x2a6c <HLCD_voidClearDisplay+0xcc>
    2a4e:	88 ec       	ldi	r24, 0xC8	; 200
    2a50:	90 e0       	ldi	r25, 0x00	; 0
    2a52:	9c 83       	std	Y+4, r25	; 0x04
    2a54:	8b 83       	std	Y+3, r24	; 0x03
    2a56:	8b 81       	ldd	r24, Y+3	; 0x03
    2a58:	9c 81       	ldd	r25, Y+4	; 0x04
    2a5a:	01 97       	sbiw	r24, 0x01	; 1
    2a5c:	f1 f7       	brne	.-4      	; 0x2a5a <HLCD_voidClearDisplay+0xba>
    2a5e:	9c 83       	std	Y+4, r25	; 0x04
    2a60:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a62:	8d 81       	ldd	r24, Y+5	; 0x05
    2a64:	9e 81       	ldd	r25, Y+6	; 0x06
    2a66:	01 97       	sbiw	r24, 0x01	; 1
    2a68:	9e 83       	std	Y+6, r25	; 0x06
    2a6a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a6c:	8d 81       	ldd	r24, Y+5	; 0x05
    2a6e:	9e 81       	ldd	r25, Y+6	; 0x06
    2a70:	00 97       	sbiw	r24, 0x00	; 0
    2a72:	69 f7       	brne	.-38     	; 0x2a4e <HLCD_voidClearDisplay+0xae>
    2a74:	14 c0       	rjmp	.+40     	; 0x2a9e <HLCD_voidClearDisplay+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a76:	6f 81       	ldd	r22, Y+7	; 0x07
    2a78:	78 85       	ldd	r23, Y+8	; 0x08
    2a7a:	89 85       	ldd	r24, Y+9	; 0x09
    2a7c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a82:	dc 01       	movw	r26, r24
    2a84:	cb 01       	movw	r24, r22
    2a86:	9e 83       	std	Y+6, r25	; 0x06
    2a88:	8d 83       	std	Y+5, r24	; 0x05
    2a8a:	8d 81       	ldd	r24, Y+5	; 0x05
    2a8c:	9e 81       	ldd	r25, Y+6	; 0x06
    2a8e:	9a 83       	std	Y+2, r25	; 0x02
    2a90:	89 83       	std	Y+1, r24	; 0x01
    2a92:	89 81       	ldd	r24, Y+1	; 0x01
    2a94:	9a 81       	ldd	r25, Y+2	; 0x02
    2a96:	01 97       	sbiw	r24, 0x01	; 1
    2a98:	f1 f7       	brne	.-4      	; 0x2a96 <HLCD_voidClearDisplay+0xf6>
    2a9a:	9a 83       	std	Y+2, r25	; 0x02
    2a9c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    2a9e:	2e 96       	adiw	r28, 0x0e	; 14
    2aa0:	0f b6       	in	r0, 0x3f	; 63
    2aa2:	f8 94       	cli
    2aa4:	de bf       	out	0x3e, r29	; 62
    2aa6:	0f be       	out	0x3f, r0	; 63
    2aa8:	cd bf       	out	0x3d, r28	; 61
    2aaa:	cf 91       	pop	r28
    2aac:	df 91       	pop	r29
    2aae:	08 95       	ret

00002ab0 <HLCD_voidDisplayString>:

void HLCD_voidDisplayString(u8 *A_8uPtrToString)
{
    2ab0:	df 93       	push	r29
    2ab2:	cf 93       	push	r28
    2ab4:	00 d0       	rcall	.+0      	; 0x2ab6 <HLCD_voidDisplayString+0x6>
    2ab6:	cd b7       	in	r28, 0x3d	; 61
    2ab8:	de b7       	in	r29, 0x3e	; 62
    2aba:	9a 83       	std	Y+2, r25	; 0x02
    2abc:	89 83       	std	Y+1, r24	; 0x01
    2abe:	0b c0       	rjmp	.+22     	; 0x2ad6 <HLCD_voidDisplayString+0x26>
	while (*A_8uPtrToString > 0)
	{
		HLCD_voidSendData(*A_8uPtrToString++);
    2ac0:	e9 81       	ldd	r30, Y+1	; 0x01
    2ac2:	fa 81       	ldd	r31, Y+2	; 0x02
    2ac4:	20 81       	ld	r18, Z
    2ac6:	89 81       	ldd	r24, Y+1	; 0x01
    2ac8:	9a 81       	ldd	r25, Y+2	; 0x02
    2aca:	01 96       	adiw	r24, 0x01	; 1
    2acc:	9a 83       	std	Y+2, r25	; 0x02
    2ace:	89 83       	std	Y+1, r24	; 0x01
    2ad0:	82 2f       	mov	r24, r18
    2ad2:	0e 94 c0 11 	call	0x2380	; 0x2380 <HLCD_voidSendData>
	_delay_ms(2);
}

void HLCD_voidDisplayString(u8 *A_8uPtrToString)
{
	while (*A_8uPtrToString > 0)
    2ad6:	e9 81       	ldd	r30, Y+1	; 0x01
    2ad8:	fa 81       	ldd	r31, Y+2	; 0x02
    2ada:	80 81       	ld	r24, Z
    2adc:	88 23       	and	r24, r24
    2ade:	81 f7       	brne	.-32     	; 0x2ac0 <HLCD_voidDisplayString+0x10>
	{
		HLCD_voidSendData(*A_8uPtrToString++);
	}
}
    2ae0:	0f 90       	pop	r0
    2ae2:	0f 90       	pop	r0
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <HLCD_voidGoToPos>:


void HLCD_voidGoToPos (LCD_ROW_e A_LCDRow, LCD_COL_e A_LCDCol)
{
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	00 d0       	rcall	.+0      	; 0x2af0 <HLCD_voidGoToPos+0x6>
    2af0:	00 d0       	rcall	.+0      	; 0x2af2 <HLCD_voidGoToPos+0x8>
    2af2:	cd b7       	in	r28, 0x3d	; 61
    2af4:	de b7       	in	r29, 0x3e	; 62
    2af6:	89 83       	std	Y+1, r24	; 0x01
    2af8:	6a 83       	std	Y+2, r22	; 0x02
	switch (A_LCDRow)
    2afa:	89 81       	ldd	r24, Y+1	; 0x01
    2afc:	28 2f       	mov	r18, r24
    2afe:	30 e0       	ldi	r19, 0x00	; 0
    2b00:	3c 83       	std	Y+4, r19	; 0x04
    2b02:	2b 83       	std	Y+3, r18	; 0x03
    2b04:	8b 81       	ldd	r24, Y+3	; 0x03
    2b06:	9c 81       	ldd	r25, Y+4	; 0x04
    2b08:	81 30       	cpi	r24, 0x01	; 1
    2b0a:	91 05       	cpc	r25, r1
    2b0c:	31 f0       	breq	.+12     	; 0x2b1a <HLCD_voidGoToPos+0x30>
    2b0e:	2b 81       	ldd	r18, Y+3	; 0x03
    2b10:	3c 81       	ldd	r19, Y+4	; 0x04
    2b12:	22 30       	cpi	r18, 0x02	; 2
    2b14:	31 05       	cpc	r19, r1
    2b16:	31 f0       	breq	.+12     	; 0x2b24 <HLCD_voidGoToPos+0x3a>
    2b18:	09 c0       	rjmp	.+18     	; 0x2b2c <HLCD_voidGoToPos+0x42>
	{
	case LCD_ROW1:
		HLCD_voidSendCommand(ROW1_BASE_ADD + A_LCDCol);
    2b1a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b1c:	81 58       	subi	r24, 0x81	; 129
    2b1e:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
    2b22:	04 c0       	rjmp	.+8      	; 0x2b2c <HLCD_voidGoToPos+0x42>
		break;
	case LCD_ROW2:
		HLCD_voidSendCommand(ROW2_BASE_ADD + A_LCDCol);
    2b24:	8a 81       	ldd	r24, Y+2	; 0x02
    2b26:	81 54       	subi	r24, 0x41	; 65
    2b28:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>
		break;
	default:
		break;
	}
}
    2b2c:	0f 90       	pop	r0
    2b2e:	0f 90       	pop	r0
    2b30:	0f 90       	pop	r0
    2b32:	0f 90       	pop	r0
    2b34:	cf 91       	pop	r28
    2b36:	df 91       	pop	r29
    2b38:	08 95       	ret

00002b3a <HLCD_voidDisplayNumber>:

void HLCD_voidDisplayNumber (u32 A_u32Number)
{
    2b3a:	ef 92       	push	r14
    2b3c:	ff 92       	push	r15
    2b3e:	0f 93       	push	r16
    2b40:	1f 93       	push	r17
    2b42:	df 93       	push	r29
    2b44:	cf 93       	push	r28
    2b46:	cd b7       	in	r28, 0x3d	; 61
    2b48:	de b7       	in	r29, 0x3e	; 62
    2b4a:	28 97       	sbiw	r28, 0x08	; 8
    2b4c:	0f b6       	in	r0, 0x3f	; 63
    2b4e:	f8 94       	cli
    2b50:	de bf       	out	0x3e, r29	; 62
    2b52:	0f be       	out	0x3f, r0	; 63
    2b54:	cd bf       	out	0x3d, r28	; 61
    2b56:	6d 83       	std	Y+5, r22	; 0x05
    2b58:	7e 83       	std	Y+6, r23	; 0x06
    2b5a:	8f 83       	std	Y+7, r24	; 0x07
    2b5c:	98 87       	std	Y+8, r25	; 0x08
	u32 local_u32Num = 1;
    2b5e:	81 e0       	ldi	r24, 0x01	; 1
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	a0 e0       	ldi	r26, 0x00	; 0
    2b64:	b0 e0       	ldi	r27, 0x00	; 0
    2b66:	89 83       	std	Y+1, r24	; 0x01
    2b68:	9a 83       	std	Y+2, r25	; 0x02
    2b6a:	ab 83       	std	Y+3, r26	; 0x03
    2b6c:	bc 83       	std	Y+4, r27	; 0x04
	if (A_u32Number == 0)
    2b6e:	8d 81       	ldd	r24, Y+5	; 0x05
    2b70:	9e 81       	ldd	r25, Y+6	; 0x06
    2b72:	af 81       	ldd	r26, Y+7	; 0x07
    2b74:	b8 85       	ldd	r27, Y+8	; 0x08
    2b76:	00 97       	sbiw	r24, 0x00	; 0
    2b78:	a1 05       	cpc	r26, r1
    2b7a:	b1 05       	cpc	r27, r1
    2b7c:	d1 f5       	brne	.+116    	; 0x2bf2 <HLCD_voidDisplayNumber+0xb8>
	{
		HLCD_voidSendData('0');
    2b7e:	80 e3       	ldi	r24, 0x30	; 48
    2b80:	0e 94 c0 11 	call	0x2380	; 0x2380 <HLCD_voidSendData>
    2b84:	36 c0       	rjmp	.+108    	; 0x2bf2 <HLCD_voidDisplayNumber+0xb8>
	}

	while (A_u32Number != 0)
	{
		local_u32Num = (local_u32Num * 10) + (A_u32Number % 10);
    2b86:	89 81       	ldd	r24, Y+1	; 0x01
    2b88:	9a 81       	ldd	r25, Y+2	; 0x02
    2b8a:	ab 81       	ldd	r26, Y+3	; 0x03
    2b8c:	bc 81       	ldd	r27, Y+4	; 0x04
    2b8e:	2a e0       	ldi	r18, 0x0A	; 10
    2b90:	30 e0       	ldi	r19, 0x00	; 0
    2b92:	40 e0       	ldi	r20, 0x00	; 0
    2b94:	50 e0       	ldi	r21, 0x00	; 0
    2b96:	bc 01       	movw	r22, r24
    2b98:	cd 01       	movw	r24, r26
    2b9a:	0e 94 d2 25 	call	0x4ba4	; 0x4ba4 <__mulsi3>
    2b9e:	7b 01       	movw	r14, r22
    2ba0:	8c 01       	movw	r16, r24
    2ba2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ba4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ba6:	af 81       	ldd	r26, Y+7	; 0x07
    2ba8:	b8 85       	ldd	r27, Y+8	; 0x08
    2baa:	2a e0       	ldi	r18, 0x0A	; 10
    2bac:	30 e0       	ldi	r19, 0x00	; 0
    2bae:	40 e0       	ldi	r20, 0x00	; 0
    2bb0:	50 e0       	ldi	r21, 0x00	; 0
    2bb2:	bc 01       	movw	r22, r24
    2bb4:	cd 01       	movw	r24, r26
    2bb6:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    2bba:	dc 01       	movw	r26, r24
    2bbc:	cb 01       	movw	r24, r22
    2bbe:	8e 0d       	add	r24, r14
    2bc0:	9f 1d       	adc	r25, r15
    2bc2:	a0 1f       	adc	r26, r16
    2bc4:	b1 1f       	adc	r27, r17
    2bc6:	89 83       	std	Y+1, r24	; 0x01
    2bc8:	9a 83       	std	Y+2, r25	; 0x02
    2bca:	ab 83       	std	Y+3, r26	; 0x03
    2bcc:	bc 83       	std	Y+4, r27	; 0x04
		A_u32Number = A_u32Number / 10;
    2bce:	8d 81       	ldd	r24, Y+5	; 0x05
    2bd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2bd2:	af 81       	ldd	r26, Y+7	; 0x07
    2bd4:	b8 85       	ldd	r27, Y+8	; 0x08
    2bd6:	2a e0       	ldi	r18, 0x0A	; 10
    2bd8:	30 e0       	ldi	r19, 0x00	; 0
    2bda:	40 e0       	ldi	r20, 0x00	; 0
    2bdc:	50 e0       	ldi	r21, 0x00	; 0
    2bde:	bc 01       	movw	r22, r24
    2be0:	cd 01       	movw	r24, r26
    2be2:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    2be6:	da 01       	movw	r26, r20
    2be8:	c9 01       	movw	r24, r18
    2bea:	8d 83       	std	Y+5, r24	; 0x05
    2bec:	9e 83       	std	Y+6, r25	; 0x06
    2bee:	af 83       	std	Y+7, r26	; 0x07
    2bf0:	b8 87       	std	Y+8, r27	; 0x08
	if (A_u32Number == 0)
	{
		HLCD_voidSendData('0');
	}

	while (A_u32Number != 0)
    2bf2:	8d 81       	ldd	r24, Y+5	; 0x05
    2bf4:	9e 81       	ldd	r25, Y+6	; 0x06
    2bf6:	af 81       	ldd	r26, Y+7	; 0x07
    2bf8:	b8 85       	ldd	r27, Y+8	; 0x08
    2bfa:	00 97       	sbiw	r24, 0x00	; 0
    2bfc:	a1 05       	cpc	r26, r1
    2bfe:	b1 05       	cpc	r27, r1
    2c00:	11 f6       	brne	.-124    	; 0x2b86 <HLCD_voidDisplayNumber+0x4c>
    2c02:	23 c0       	rjmp	.+70     	; 0x2c4a <HLCD_voidDisplayNumber+0x110>
		local_u32Num = (local_u32Num * 10) + (A_u32Number % 10);
		A_u32Number = A_u32Number / 10;
	}
	while (local_u32Num != 1)
	{
		HLCD_voidSendData ((local_u32Num % 10) + 48);
    2c04:	89 81       	ldd	r24, Y+1	; 0x01
    2c06:	9a 81       	ldd	r25, Y+2	; 0x02
    2c08:	ab 81       	ldd	r26, Y+3	; 0x03
    2c0a:	bc 81       	ldd	r27, Y+4	; 0x04
    2c0c:	2a e0       	ldi	r18, 0x0A	; 10
    2c0e:	30 e0       	ldi	r19, 0x00	; 0
    2c10:	40 e0       	ldi	r20, 0x00	; 0
    2c12:	50 e0       	ldi	r21, 0x00	; 0
    2c14:	bc 01       	movw	r22, r24
    2c16:	cd 01       	movw	r24, r26
    2c18:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    2c1c:	dc 01       	movw	r26, r24
    2c1e:	cb 01       	movw	r24, r22
    2c20:	80 5d       	subi	r24, 0xD0	; 208
    2c22:	0e 94 c0 11 	call	0x2380	; 0x2380 <HLCD_voidSendData>
		local_u32Num = local_u32Num / 10;
    2c26:	89 81       	ldd	r24, Y+1	; 0x01
    2c28:	9a 81       	ldd	r25, Y+2	; 0x02
    2c2a:	ab 81       	ldd	r26, Y+3	; 0x03
    2c2c:	bc 81       	ldd	r27, Y+4	; 0x04
    2c2e:	2a e0       	ldi	r18, 0x0A	; 10
    2c30:	30 e0       	ldi	r19, 0x00	; 0
    2c32:	40 e0       	ldi	r20, 0x00	; 0
    2c34:	50 e0       	ldi	r21, 0x00	; 0
    2c36:	bc 01       	movw	r22, r24
    2c38:	cd 01       	movw	r24, r26
    2c3a:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    2c3e:	da 01       	movw	r26, r20
    2c40:	c9 01       	movw	r24, r18
    2c42:	89 83       	std	Y+1, r24	; 0x01
    2c44:	9a 83       	std	Y+2, r25	; 0x02
    2c46:	ab 83       	std	Y+3, r26	; 0x03
    2c48:	bc 83       	std	Y+4, r27	; 0x04
	while (A_u32Number != 0)
	{
		local_u32Num = (local_u32Num * 10) + (A_u32Number % 10);
		A_u32Number = A_u32Number / 10;
	}
	while (local_u32Num != 1)
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c4e:	ab 81       	ldd	r26, Y+3	; 0x03
    2c50:	bc 81       	ldd	r27, Y+4	; 0x04
    2c52:	81 30       	cpi	r24, 0x01	; 1
    2c54:	91 05       	cpc	r25, r1
    2c56:	a1 05       	cpc	r26, r1
    2c58:	b1 05       	cpc	r27, r1
    2c5a:	a1 f6       	brne	.-88     	; 0x2c04 <HLCD_voidDisplayNumber+0xca>
	{
		HLCD_voidSendData ((local_u32Num % 10) + 48);
		local_u32Num = local_u32Num / 10;
	}
}
    2c5c:	28 96       	adiw	r28, 0x08	; 8
    2c5e:	0f b6       	in	r0, 0x3f	; 63
    2c60:	f8 94       	cli
    2c62:	de bf       	out	0x3e, r29	; 62
    2c64:	0f be       	out	0x3f, r0	; 63
    2c66:	cd bf       	out	0x3d, r28	; 61
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	1f 91       	pop	r17
    2c6e:	0f 91       	pop	r16
    2c70:	ff 90       	pop	r15
    2c72:	ef 90       	pop	r14
    2c74:	08 95       	ret

00002c76 <HLCD_voidSendSpecialSymbol>:


void HLCD_voidSendSpecialSymbol (u8 *A_pu8SymbolArray, LCD_PATTERNS_e A_PatternNum,LCD_ROW_e A_RowNo, LCD_COL_e A_ColNo)
{
    2c76:	df 93       	push	r29
    2c78:	cf 93       	push	r28
    2c7a:	cd b7       	in	r28, 0x3d	; 61
    2c7c:	de b7       	in	r29, 0x3e	; 62
    2c7e:	27 97       	sbiw	r28, 0x07	; 7
    2c80:	0f b6       	in	r0, 0x3f	; 63
    2c82:	f8 94       	cli
    2c84:	de bf       	out	0x3e, r29	; 62
    2c86:	0f be       	out	0x3f, r0	; 63
    2c88:	cd bf       	out	0x3d, r28	; 61
    2c8a:	9c 83       	std	Y+4, r25	; 0x04
    2c8c:	8b 83       	std	Y+3, r24	; 0x03
    2c8e:	6d 83       	std	Y+5, r22	; 0x05
    2c90:	4e 83       	std	Y+6, r20	; 0x06
    2c92:	2f 83       	std	Y+7, r18	; 0x07
	u8 local_u8CGRAMAddress;

	// Calculate CGRAM Address
	local_u8CGRAMAddress = A_PatternNum * 8;
    2c94:	8d 81       	ldd	r24, Y+5	; 0x05
    2c96:	88 2f       	mov	r24, r24
    2c98:	90 e0       	ldi	r25, 0x00	; 0
    2c9a:	88 0f       	add	r24, r24
    2c9c:	99 1f       	adc	r25, r25
    2c9e:	88 0f       	add	r24, r24
    2ca0:	99 1f       	adc	r25, r25
    2ca2:	88 0f       	add	r24, r24
    2ca4:	99 1f       	adc	r25, r25
    2ca6:	8a 83       	std	Y+2, r24	; 0x02
	SET_BIT(local_u8CGRAMAddress,6);
    2ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    2caa:	80 64       	ori	r24, 0x40	; 64
    2cac:	8a 83       	std	Y+2, r24	; 0x02
	// Send Set CGRAM Address Command
	HLCD_voidSendCommand(local_u8CGRAMAddress);
    2cae:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb0:	0e 94 22 11 	call	0x2244	; 0x2244 <HLCD_voidSendCommand>

	for (u8 local_u8Counter=0; local_u8Counter<8; local_u8Counter++)
    2cb4:	19 82       	std	Y+1, r1	; 0x01
    2cb6:	0e c0       	rjmp	.+28     	; 0x2cd4 <HLCD_voidSendSpecialSymbol+0x5e>
	{
		// Send Byte by Byte from the Symbol Array
		HLCD_voidSendData(A_pu8SymbolArray[local_u8Counter]);
    2cb8:	89 81       	ldd	r24, Y+1	; 0x01
    2cba:	28 2f       	mov	r18, r24
    2cbc:	30 e0       	ldi	r19, 0x00	; 0
    2cbe:	8b 81       	ldd	r24, Y+3	; 0x03
    2cc0:	9c 81       	ldd	r25, Y+4	; 0x04
    2cc2:	fc 01       	movw	r30, r24
    2cc4:	e2 0f       	add	r30, r18
    2cc6:	f3 1f       	adc	r31, r19
    2cc8:	80 81       	ld	r24, Z
    2cca:	0e 94 c0 11 	call	0x2380	; 0x2380 <HLCD_voidSendData>
	local_u8CGRAMAddress = A_PatternNum * 8;
	SET_BIT(local_u8CGRAMAddress,6);
	// Send Set CGRAM Address Command
	HLCD_voidSendCommand(local_u8CGRAMAddress);

	for (u8 local_u8Counter=0; local_u8Counter<8; local_u8Counter++)
    2cce:	89 81       	ldd	r24, Y+1	; 0x01
    2cd0:	8f 5f       	subi	r24, 0xFF	; 255
    2cd2:	89 83       	std	Y+1, r24	; 0x01
    2cd4:	89 81       	ldd	r24, Y+1	; 0x01
    2cd6:	88 30       	cpi	r24, 0x08	; 8
    2cd8:	78 f3       	brcs	.-34     	; 0x2cb8 <HLCD_voidSendSpecialSymbol+0x42>
		// Send Byte by Byte from the Symbol Array
		HLCD_voidSendData(A_pu8SymbolArray[local_u8Counter]);
	}

	// Send Command to Set DDRAM Address
	HLCD_voidGoToPos(A_RowNo, A_ColNo);
    2cda:	8e 81       	ldd	r24, Y+6	; 0x06
    2cdc:	6f 81       	ldd	r22, Y+7	; 0x07
    2cde:	0e 94 75 15 	call	0x2aea	; 0x2aea <HLCD_voidGoToPos>
	// Display Pattern
	HLCD_voidSendData(A_PatternNum);
    2ce2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ce4:	0e 94 c0 11 	call	0x2380	; 0x2380 <HLCD_voidSendData>
}
    2ce8:	27 96       	adiw	r28, 0x07	; 7
    2cea:	0f b6       	in	r0, 0x3f	; 63
    2cec:	f8 94       	cli
    2cee:	de bf       	out	0x3e, r29	; 62
    2cf0:	0f be       	out	0x3f, r0	; 63
    2cf2:	cd bf       	out	0x3d, r28	; 61
    2cf4:	cf 91       	pop	r28
    2cf6:	df 91       	pop	r29
    2cf8:	08 95       	ret

00002cfa <HLED_voidTurnOn>:
 * HAL
 */


void HLED_voidTurnOn  (DIO_PORT_e A_DIOPort,DIO_PIN_e A_PINID)
{
    2cfa:	df 93       	push	r29
    2cfc:	cf 93       	push	r28
    2cfe:	00 d0       	rcall	.+0      	; 0x2d00 <HLED_voidTurnOn+0x6>
    2d00:	cd b7       	in	r28, 0x3d	; 61
    2d02:	de b7       	in	r29, 0x3e	; 62
    2d04:	89 83       	std	Y+1, r24	; 0x01
    2d06:	6a 83       	std	Y+2, r22	; 0x02
	MDIO_voidSetPinValue(A_DIOPort, A_PINID, DIO_SET);
    2d08:	89 81       	ldd	r24, Y+1	; 0x01
    2d0a:	6a 81       	ldd	r22, Y+2	; 0x02
    2d0c:	41 e0       	ldi	r20, 0x01	; 1
    2d0e:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
}
    2d12:	0f 90       	pop	r0
    2d14:	0f 90       	pop	r0
    2d16:	cf 91       	pop	r28
    2d18:	df 91       	pop	r29
    2d1a:	08 95       	ret

00002d1c <HLED_voidTurnOff>:
void HLED_voidTurnOff (DIO_PORT_e A_DIOPort,DIO_PIN_e A_PINID)
{
    2d1c:	df 93       	push	r29
    2d1e:	cf 93       	push	r28
    2d20:	00 d0       	rcall	.+0      	; 0x2d22 <HLED_voidTurnOff+0x6>
    2d22:	cd b7       	in	r28, 0x3d	; 61
    2d24:	de b7       	in	r29, 0x3e	; 62
    2d26:	89 83       	std	Y+1, r24	; 0x01
    2d28:	6a 83       	std	Y+2, r22	; 0x02
	MDIO_voidSetPinValue(A_DIOPort, A_PINID, DIO_RESET);
    2d2a:	89 81       	ldd	r24, Y+1	; 0x01
    2d2c:	6a 81       	ldd	r22, Y+2	; 0x02
    2d2e:	40 e0       	ldi	r20, 0x00	; 0
    2d30:	0e 94 df 0b 	call	0x17be	; 0x17be <MDIO_voidSetPinValue>
}
    2d34:	0f 90       	pop	r0
    2d36:	0f 90       	pop	r0
    2d38:	cf 91       	pop	r28
    2d3a:	df 91       	pop	r29
    2d3c:	08 95       	ret

00002d3e <HLED_voidToggleLED>:
void HLED_voidToggleLED (DIO_PORT_e A_DIOPort,DIO_PIN_e A_PINID)
{
    2d3e:	df 93       	push	r29
    2d40:	cf 93       	push	r28
    2d42:	00 d0       	rcall	.+0      	; 0x2d44 <HLED_voidToggleLED+0x6>
    2d44:	cd b7       	in	r28, 0x3d	; 61
    2d46:	de b7       	in	r29, 0x3e	; 62
    2d48:	89 83       	std	Y+1, r24	; 0x01
    2d4a:	6a 83       	std	Y+2, r22	; 0x02
	MDIO_voidTogglePinValue(A_DIOPort, A_PINID);
    2d4c:	89 81       	ldd	r24, Y+1	; 0x01
    2d4e:	48 2f       	mov	r20, r24
    2d50:	50 e0       	ldi	r21, 0x00	; 0
    2d52:	8a 81       	ldd	r24, Y+2	; 0x02
    2d54:	28 2f       	mov	r18, r24
    2d56:	30 e0       	ldi	r19, 0x00	; 0
    2d58:	ca 01       	movw	r24, r20
    2d5a:	b9 01       	movw	r22, r18
    2d5c:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <MDIO_voidTogglePinValue>
}
    2d60:	0f 90       	pop	r0
    2d62:	0f 90       	pop	r0
    2d64:	cf 91       	pop	r28
    2d66:	df 91       	pop	r29
    2d68:	08 95       	ret

00002d6a <VerifyCredentials>:
#include "../SMARTHOME/SMARTHOME_Cfg.h"

#define F_CPU 8000000UL

// Function to verify the entered credentials
int VerifyCredentials(const char* enteredUsername, const char* enteredPassword, const User* user) {
    2d6a:	df 93       	push	r29
    2d6c:	cf 93       	push	r28
    2d6e:	cd b7       	in	r28, 0x3d	; 61
    2d70:	de b7       	in	r29, 0x3e	; 62
    2d72:	28 97       	sbiw	r28, 0x08	; 8
    2d74:	0f b6       	in	r0, 0x3f	; 63
    2d76:	f8 94       	cli
    2d78:	de bf       	out	0x3e, r29	; 62
    2d7a:	0f be       	out	0x3f, r0	; 63
    2d7c:	cd bf       	out	0x3d, r28	; 61
    2d7e:	9a 83       	std	Y+2, r25	; 0x02
    2d80:	89 83       	std	Y+1, r24	; 0x01
    2d82:	7c 83       	std	Y+4, r23	; 0x04
    2d84:	6b 83       	std	Y+3, r22	; 0x03
    2d86:	5e 83       	std	Y+6, r21	; 0x06
    2d88:	4d 83       	std	Y+5, r20	; 0x05
	return (strcmp(enteredUsername, user->username) == 0 &&
    2d8a:	2d 81       	ldd	r18, Y+5	; 0x05
    2d8c:	3e 81       	ldd	r19, Y+6	; 0x06
    2d8e:	89 81       	ldd	r24, Y+1	; 0x01
    2d90:	9a 81       	ldd	r25, Y+2	; 0x02
    2d92:	b9 01       	movw	r22, r18
    2d94:	0e 94 4a 26 	call	0x4c94	; 0x4c94 <strcmp>
    2d98:	00 97       	sbiw	r24, 0x00	; 0
    2d9a:	c1 f4       	brne	.+48     	; 0x2dcc <VerifyCredentials+0x62>
    2d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d9e:	9e 81       	ldd	r25, Y+6	; 0x06
    2da0:	9c 01       	movw	r18, r24
    2da2:	2f 5e       	subi	r18, 0xEF	; 239
    2da4:	3f 4f       	sbci	r19, 0xFF	; 255
    2da6:	8b 81       	ldd	r24, Y+3	; 0x03
    2da8:	9c 81       	ldd	r25, Y+4	; 0x04
    2daa:	b9 01       	movw	r22, r18
    2dac:	0e 94 4a 26 	call	0x4c94	; 0x4c94 <strcmp>
    2db0:	00 97       	sbiw	r24, 0x00	; 0
    2db2:	61 f4       	brne	.+24     	; 0x2dcc <VerifyCredentials+0x62>
    2db4:	8b 81       	ldd	r24, Y+3	; 0x03
    2db6:	9c 81       	ldd	r25, Y+4	; 0x04
    2db8:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <strlen>
    2dbc:	84 30       	cpi	r24, 0x04	; 4
    2dbe:	91 05       	cpc	r25, r1
    2dc0:	29 f4       	brne	.+10     	; 0x2dcc <VerifyCredentials+0x62>
    2dc2:	81 e0       	ldi	r24, 0x01	; 1
    2dc4:	90 e0       	ldi	r25, 0x00	; 0
    2dc6:	98 87       	std	Y+8, r25	; 0x08
    2dc8:	8f 83       	std	Y+7, r24	; 0x07
    2dca:	02 c0       	rjmp	.+4      	; 0x2dd0 <VerifyCredentials+0x66>
    2dcc:	18 86       	std	Y+8, r1	; 0x08
    2dce:	1f 82       	std	Y+7, r1	; 0x07
    2dd0:	8f 81       	ldd	r24, Y+7	; 0x07
    2dd2:	98 85       	ldd	r25, Y+8	; 0x08
			strcmp(enteredPassword, user->password) == 0 &&
			strlen(enteredPassword) == PASSWORD_SIZE);
}
    2dd4:	28 96       	adiw	r28, 0x08	; 8
    2dd6:	0f b6       	in	r0, 0x3f	; 63
    2dd8:	f8 94       	cli
    2dda:	de bf       	out	0x3e, r29	; 62
    2ddc:	0f be       	out	0x3f, r0	; 63
    2dde:	cd bf       	out	0x3d, r28	; 61
    2de0:	cf 91       	pop	r28
    2de2:	df 91       	pop	r29
    2de4:	08 95       	ret

00002de6 <Smart_Home>:

int Smart_Home(u8 local_u8ReceivedData){
    2de6:	0f 93       	push	r16
    2de8:	1f 93       	push	r17
    2dea:	df 93       	push	r29
    2dec:	cf 93       	push	r28
    2dee:	cd b7       	in	r28, 0x3d	; 61
    2df0:	de b7       	in	r29, 0x3e	; 62
    2df2:	cf 59       	subi	r28, 0x9F	; 159
    2df4:	d0 40       	sbci	r29, 0x00	; 0
    2df6:	0f b6       	in	r0, 0x3f	; 63
    2df8:	f8 94       	cli
    2dfa:	de bf       	out	0x3e, r29	; 62
    2dfc:	0f be       	out	0x3f, r0	; 63
    2dfe:	cd bf       	out	0x3d, r28	; 61
    2e00:	fe 01       	movw	r30, r28
    2e02:	e5 56       	subi	r30, 0x65	; 101
    2e04:	ff 4f       	sbci	r31, 0xFF	; 255
    2e06:	80 83       	st	Z, r24

	switch(local_u8ReceivedData)
    2e08:	fe 01       	movw	r30, r28
    2e0a:	e5 56       	subi	r30, 0x65	; 101
    2e0c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e0e:	80 81       	ld	r24, Z
    2e10:	28 2f       	mov	r18, r24
    2e12:	30 e0       	ldi	r19, 0x00	; 0
    2e14:	c4 56       	subi	r28, 0x64	; 100
    2e16:	df 4f       	sbci	r29, 0xFF	; 255
    2e18:	39 83       	std	Y+1, r19	; 0x01
    2e1a:	28 83       	st	Y, r18
    2e1c:	cc 59       	subi	r28, 0x9C	; 156
    2e1e:	d0 40       	sbci	r29, 0x00	; 0
    2e20:	c4 56       	subi	r28, 0x64	; 100
    2e22:	df 4f       	sbci	r29, 0xFF	; 255
    2e24:	88 81       	ld	r24, Y
    2e26:	99 81       	ldd	r25, Y+1	; 0x01
    2e28:	cc 59       	subi	r28, 0x9C	; 156
    2e2a:	d0 40       	sbci	r29, 0x00	; 0
    2e2c:	86 33       	cpi	r24, 0x36	; 54
    2e2e:	91 05       	cpc	r25, r1
    2e30:	09 f4       	brne	.+2      	; 0x2e34 <Smart_Home+0x4e>
    2e32:	8b c4       	rjmp	.+2326   	; 0x374a <Smart_Home+0x964>
    2e34:	c4 56       	subi	r28, 0x64	; 100
    2e36:	df 4f       	sbci	r29, 0xFF	; 255
    2e38:	e8 81       	ld	r30, Y
    2e3a:	f9 81       	ldd	r31, Y+1	; 0x01
    2e3c:	cc 59       	subi	r28, 0x9C	; 156
    2e3e:	d0 40       	sbci	r29, 0x00	; 0
    2e40:	e7 33       	cpi	r30, 0x37	; 55
    2e42:	f1 05       	cpc	r31, r1
    2e44:	0c f0       	brlt	.+2      	; 0x2e48 <Smart_Home+0x62>
    2e46:	3e c0       	rjmp	.+124    	; 0x2ec4 <Smart_Home+0xde>
    2e48:	c4 56       	subi	r28, 0x64	; 100
    2e4a:	df 4f       	sbci	r29, 0xFF	; 255
    2e4c:	28 81       	ld	r18, Y
    2e4e:	39 81       	ldd	r19, Y+1	; 0x01
    2e50:	cc 59       	subi	r28, 0x9C	; 156
    2e52:	d0 40       	sbci	r29, 0x00	; 0
    2e54:	23 33       	cpi	r18, 0x33	; 51
    2e56:	31 05       	cpc	r19, r1
    2e58:	09 f4       	brne	.+2      	; 0x2e5c <Smart_Home+0x76>
    2e5a:	13 c2       	rjmp	.+1062   	; 0x3282 <Smart_Home+0x49c>
    2e5c:	c4 56       	subi	r28, 0x64	; 100
    2e5e:	df 4f       	sbci	r29, 0xFF	; 255
    2e60:	88 81       	ld	r24, Y
    2e62:	99 81       	ldd	r25, Y+1	; 0x01
    2e64:	cc 59       	subi	r28, 0x9C	; 156
    2e66:	d0 40       	sbci	r29, 0x00	; 0
    2e68:	84 33       	cpi	r24, 0x34	; 52
    2e6a:	91 05       	cpc	r25, r1
    2e6c:	b4 f4       	brge	.+44     	; 0x2e9a <Smart_Home+0xb4>
    2e6e:	c4 56       	subi	r28, 0x64	; 100
    2e70:	df 4f       	sbci	r29, 0xFF	; 255
    2e72:	e8 81       	ld	r30, Y
    2e74:	f9 81       	ldd	r31, Y+1	; 0x01
    2e76:	cc 59       	subi	r28, 0x9C	; 156
    2e78:	d0 40       	sbci	r29, 0x00	; 0
    2e7a:	e1 33       	cpi	r30, 0x31	; 49
    2e7c:	f1 05       	cpc	r31, r1
    2e7e:	09 f4       	brne	.+2      	; 0x2e82 <Smart_Home+0x9c>
    2e80:	68 c0       	rjmp	.+208    	; 0x2f52 <Smart_Home+0x16c>
    2e82:	c4 56       	subi	r28, 0x64	; 100
    2e84:	df 4f       	sbci	r29, 0xFF	; 255
    2e86:	28 81       	ld	r18, Y
    2e88:	39 81       	ldd	r19, Y+1	; 0x01
    2e8a:	cc 59       	subi	r28, 0x9C	; 156
    2e8c:	d0 40       	sbci	r29, 0x00	; 0
    2e8e:	22 33       	cpi	r18, 0x32	; 50
    2e90:	31 05       	cpc	r19, r1
    2e92:	09 f4       	brne	.+2      	; 0x2e96 <Smart_Home+0xb0>
    2e94:	2a c1       	rjmp	.+596    	; 0x30ea <Smart_Home+0x304>
    2e96:	0c 94 b0 1e 	jmp	0x3d60	; 0x3d60 <Smart_Home+0xf7a>
    2e9a:	c4 56       	subi	r28, 0x64	; 100
    2e9c:	df 4f       	sbci	r29, 0xFF	; 255
    2e9e:	88 81       	ld	r24, Y
    2ea0:	99 81       	ldd	r25, Y+1	; 0x01
    2ea2:	cc 59       	subi	r28, 0x9C	; 156
    2ea4:	d0 40       	sbci	r29, 0x00	; 0
    2ea6:	84 33       	cpi	r24, 0x34	; 52
    2ea8:	91 05       	cpc	r25, r1
    2eaa:	09 f4       	brne	.+2      	; 0x2eae <Smart_Home+0xc8>
    2eac:	b6 c2       	rjmp	.+1388   	; 0x341a <Smart_Home+0x634>
    2eae:	c4 56       	subi	r28, 0x64	; 100
    2eb0:	df 4f       	sbci	r29, 0xFF	; 255
    2eb2:	e8 81       	ld	r30, Y
    2eb4:	f9 81       	ldd	r31, Y+1	; 0x01
    2eb6:	cc 59       	subi	r28, 0x9C	; 156
    2eb8:	d0 40       	sbci	r29, 0x00	; 0
    2eba:	e5 33       	cpi	r30, 0x35	; 53
    2ebc:	f1 05       	cpc	r31, r1
    2ebe:	09 f4       	brne	.+2      	; 0x2ec2 <Smart_Home+0xdc>
    2ec0:	78 c3       	rjmp	.+1776   	; 0x35b2 <Smart_Home+0x7cc>
    2ec2:	4e c7       	rjmp	.+3740   	; 0x3d60 <Smart_Home+0xf7a>
    2ec4:	c4 56       	subi	r28, 0x64	; 100
    2ec6:	df 4f       	sbci	r29, 0xFF	; 255
    2ec8:	28 81       	ld	r18, Y
    2eca:	39 81       	ldd	r19, Y+1	; 0x01
    2ecc:	cc 59       	subi	r28, 0x9C	; 156
    2ece:	d0 40       	sbci	r29, 0x00	; 0
    2ed0:	23 34       	cpi	r18, 0x43	; 67
    2ed2:	31 05       	cpc	r19, r1
    2ed4:	09 f4       	brne	.+2      	; 0x2ed8 <Smart_Home+0xf2>
    2ed6:	b9 c6       	rjmp	.+3442   	; 0x3c4a <Smart_Home+0xe64>
    2ed8:	c4 56       	subi	r28, 0x64	; 100
    2eda:	df 4f       	sbci	r29, 0xFF	; 255
    2edc:	88 81       	ld	r24, Y
    2ede:	99 81       	ldd	r25, Y+1	; 0x01
    2ee0:	cc 59       	subi	r28, 0x9C	; 156
    2ee2:	d0 40       	sbci	r29, 0x00	; 0
    2ee4:	84 34       	cpi	r24, 0x44	; 68
    2ee6:	91 05       	cpc	r25, r1
    2ee8:	ac f4       	brge	.+42     	; 0x2f14 <Smart_Home+0x12e>
    2eea:	c4 56       	subi	r28, 0x64	; 100
    2eec:	df 4f       	sbci	r29, 0xFF	; 255
    2eee:	e8 81       	ld	r30, Y
    2ef0:	f9 81       	ldd	r31, Y+1	; 0x01
    2ef2:	cc 59       	subi	r28, 0x9C	; 156
    2ef4:	d0 40       	sbci	r29, 0x00	; 0
    2ef6:	e7 33       	cpi	r30, 0x37	; 55
    2ef8:	f1 05       	cpc	r31, r1
    2efa:	09 f4       	brne	.+2      	; 0x2efe <Smart_Home+0x118>
    2efc:	f2 c4       	rjmp	.+2532   	; 0x38e2 <Smart_Home+0xafc>
    2efe:	c4 56       	subi	r28, 0x64	; 100
    2f00:	df 4f       	sbci	r29, 0xFF	; 255
    2f02:	28 81       	ld	r18, Y
    2f04:	39 81       	ldd	r19, Y+1	; 0x01
    2f06:	cc 59       	subi	r28, 0x9C	; 156
    2f08:	d0 40       	sbci	r29, 0x00	; 0
    2f0a:	28 33       	cpi	r18, 0x38	; 56
    2f0c:	31 05       	cpc	r19, r1
    2f0e:	09 f4       	brne	.+2      	; 0x2f12 <Smart_Home+0x12c>
    2f10:	86 c5       	rjmp	.+2828   	; 0x3a1e <Smart_Home+0xc38>
    2f12:	26 c7       	rjmp	.+3660   	; 0x3d60 <Smart_Home+0xf7a>
    2f14:	c4 56       	subi	r28, 0x64	; 100
    2f16:	df 4f       	sbci	r29, 0xFF	; 255
    2f18:	88 81       	ld	r24, Y
    2f1a:	99 81       	ldd	r25, Y+1	; 0x01
    2f1c:	cc 59       	subi	r28, 0x9C	; 156
    2f1e:	d0 40       	sbci	r29, 0x00	; 0
    2f20:	83 36       	cpi	r24, 0x63	; 99
    2f22:	91 05       	cpc	r25, r1
    2f24:	09 f4       	brne	.+2      	; 0x2f28 <Smart_Home+0x142>
    2f26:	91 c6       	rjmp	.+3362   	; 0x3c4a <Smart_Home+0xe64>
    2f28:	c4 56       	subi	r28, 0x64	; 100
    2f2a:	df 4f       	sbci	r29, 0xFF	; 255
    2f2c:	e8 81       	ld	r30, Y
    2f2e:	f9 81       	ldd	r31, Y+1	; 0x01
    2f30:	cc 59       	subi	r28, 0x9C	; 156
    2f32:	d0 40       	sbci	r29, 0x00	; 0
    2f34:	ef 36       	cpi	r30, 0x6F	; 111
    2f36:	f1 05       	cpc	r31, r1
    2f38:	09 f4       	brne	.+2      	; 0x2f3c <Smart_Home+0x156>
    2f3a:	fc c5       	rjmp	.+3064   	; 0x3b34 <Smart_Home+0xd4e>
    2f3c:	c4 56       	subi	r28, 0x64	; 100
    2f3e:	df 4f       	sbci	r29, 0xFF	; 255
    2f40:	28 81       	ld	r18, Y
    2f42:	39 81       	ldd	r19, Y+1	; 0x01
    2f44:	cc 59       	subi	r28, 0x9C	; 156
    2f46:	d0 40       	sbci	r29, 0x00	; 0
    2f48:	2f 34       	cpi	r18, 0x4F	; 79
    2f4a:	31 05       	cpc	r19, r1
    2f4c:	09 f4       	brne	.+2      	; 0x2f50 <Smart_Home+0x16a>
    2f4e:	f2 c5       	rjmp	.+3044   	; 0x3b34 <Smart_Home+0xd4e>
    2f50:	07 c7       	rjmp	.+3598   	; 0x3d60 <Smart_Home+0xf7a>
	{

	//first room
	case '1':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    2f52:	fe 01       	movw	r30, r28
    2f54:	e5 56       	subi	r30, 0x65	; 101
    2f56:	ff 4f       	sbci	r31, 0xFF	; 255
    2f58:	80 81       	ld	r24, Z
    2f5a:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    2f5e:	84 ef       	ldi	r24, 0xF4	; 244
    2f60:	90 e0       	ldi	r25, 0x00	; 0
    2f62:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOn(DIO_PORTD, PIN2);
    2f66:	83 e0       	ldi	r24, 0x03	; 3
    2f68:	62 e0       	ldi	r22, 0x02	; 2
    2f6a:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLED_voidTurnOn>
		MUART_voidSendStringSyncNonBlocking("Light ROOM1 ON\r\n");
    2f6e:	87 ef       	ldi	r24, 0xF7	; 247
    2f70:	90 e0       	ldi	r25, 0x00	; 0
    2f72:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM1 ON");
    2f76:	88 e0       	ldi	r24, 0x08	; 8
    2f78:	91 e0       	ldi	r25, 0x01	; 1
    2f7a:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    2f7e:	fe 01       	movw	r30, r28
    2f80:	e9 56       	subi	r30, 0x69	; 105
    2f82:	ff 4f       	sbci	r31, 0xFF	; 255
    2f84:	80 e0       	ldi	r24, 0x00	; 0
    2f86:	90 e0       	ldi	r25, 0x00	; 0
    2f88:	aa ef       	ldi	r26, 0xFA	; 250
    2f8a:	b3 e4       	ldi	r27, 0x43	; 67
    2f8c:	80 83       	st	Z, r24
    2f8e:	91 83       	std	Z+1, r25	; 0x01
    2f90:	a2 83       	std	Z+2, r26	; 0x02
    2f92:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f94:	8e 01       	movw	r16, r28
    2f96:	0d 56       	subi	r16, 0x6D	; 109
    2f98:	1f 4f       	sbci	r17, 0xFF	; 255
    2f9a:	fe 01       	movw	r30, r28
    2f9c:	e9 56       	subi	r30, 0x69	; 105
    2f9e:	ff 4f       	sbci	r31, 0xFF	; 255
    2fa0:	60 81       	ld	r22, Z
    2fa2:	71 81       	ldd	r23, Z+1	; 0x01
    2fa4:	82 81       	ldd	r24, Z+2	; 0x02
    2fa6:	93 81       	ldd	r25, Z+3	; 0x03
    2fa8:	20 e0       	ldi	r18, 0x00	; 0
    2faa:	30 e0       	ldi	r19, 0x00	; 0
    2fac:	4a ef       	ldi	r20, 0xFA	; 250
    2fae:	54 e4       	ldi	r21, 0x44	; 68
    2fb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fb4:	dc 01       	movw	r26, r24
    2fb6:	cb 01       	movw	r24, r22
    2fb8:	f8 01       	movw	r30, r16
    2fba:	80 83       	st	Z, r24
    2fbc:	91 83       	std	Z+1, r25	; 0x01
    2fbe:	a2 83       	std	Z+2, r26	; 0x02
    2fc0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2fc2:	fe 01       	movw	r30, r28
    2fc4:	ed 56       	subi	r30, 0x6D	; 109
    2fc6:	ff 4f       	sbci	r31, 0xFF	; 255
    2fc8:	60 81       	ld	r22, Z
    2fca:	71 81       	ldd	r23, Z+1	; 0x01
    2fcc:	82 81       	ldd	r24, Z+2	; 0x02
    2fce:	93 81       	ldd	r25, Z+3	; 0x03
    2fd0:	20 e0       	ldi	r18, 0x00	; 0
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	40 e8       	ldi	r20, 0x80	; 128
    2fd6:	5f e3       	ldi	r21, 0x3F	; 63
    2fd8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2fdc:	88 23       	and	r24, r24
    2fde:	44 f4       	brge	.+16     	; 0x2ff0 <Smart_Home+0x20a>
		__ticks = 1;
    2fe0:	fe 01       	movw	r30, r28
    2fe2:	ef 56       	subi	r30, 0x6F	; 111
    2fe4:	ff 4f       	sbci	r31, 0xFF	; 255
    2fe6:	81 e0       	ldi	r24, 0x01	; 1
    2fe8:	90 e0       	ldi	r25, 0x00	; 0
    2fea:	91 83       	std	Z+1, r25	; 0x01
    2fec:	80 83       	st	Z, r24
    2fee:	64 c0       	rjmp	.+200    	; 0x30b8 <Smart_Home+0x2d2>
	else if (__tmp > 65535)
    2ff0:	fe 01       	movw	r30, r28
    2ff2:	ed 56       	subi	r30, 0x6D	; 109
    2ff4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ff6:	60 81       	ld	r22, Z
    2ff8:	71 81       	ldd	r23, Z+1	; 0x01
    2ffa:	82 81       	ldd	r24, Z+2	; 0x02
    2ffc:	93 81       	ldd	r25, Z+3	; 0x03
    2ffe:	20 e0       	ldi	r18, 0x00	; 0
    3000:	3f ef       	ldi	r19, 0xFF	; 255
    3002:	4f e7       	ldi	r20, 0x7F	; 127
    3004:	57 e4       	ldi	r21, 0x47	; 71
    3006:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    300a:	18 16       	cp	r1, r24
    300c:	0c f0       	brlt	.+2      	; 0x3010 <Smart_Home+0x22a>
    300e:	43 c0       	rjmp	.+134    	; 0x3096 <Smart_Home+0x2b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3010:	fe 01       	movw	r30, r28
    3012:	e9 56       	subi	r30, 0x69	; 105
    3014:	ff 4f       	sbci	r31, 0xFF	; 255
    3016:	60 81       	ld	r22, Z
    3018:	71 81       	ldd	r23, Z+1	; 0x01
    301a:	82 81       	ldd	r24, Z+2	; 0x02
    301c:	93 81       	ldd	r25, Z+3	; 0x03
    301e:	20 e0       	ldi	r18, 0x00	; 0
    3020:	30 e0       	ldi	r19, 0x00	; 0
    3022:	40 e2       	ldi	r20, 0x20	; 32
    3024:	51 e4       	ldi	r21, 0x41	; 65
    3026:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    302a:	dc 01       	movw	r26, r24
    302c:	cb 01       	movw	r24, r22
    302e:	8e 01       	movw	r16, r28
    3030:	0f 56       	subi	r16, 0x6F	; 111
    3032:	1f 4f       	sbci	r17, 0xFF	; 255
    3034:	bc 01       	movw	r22, r24
    3036:	cd 01       	movw	r24, r26
    3038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    303c:	dc 01       	movw	r26, r24
    303e:	cb 01       	movw	r24, r22
    3040:	f8 01       	movw	r30, r16
    3042:	91 83       	std	Z+1, r25	; 0x01
    3044:	80 83       	st	Z, r24
    3046:	1f c0       	rjmp	.+62     	; 0x3086 <Smart_Home+0x2a0>
    3048:	fe 01       	movw	r30, r28
    304a:	e1 57       	subi	r30, 0x71	; 113
    304c:	ff 4f       	sbci	r31, 0xFF	; 255
    304e:	88 ec       	ldi	r24, 0xC8	; 200
    3050:	90 e0       	ldi	r25, 0x00	; 0
    3052:	91 83       	std	Z+1, r25	; 0x01
    3054:	80 83       	st	Z, r24
    3056:	fe 01       	movw	r30, r28
    3058:	e1 57       	subi	r30, 0x71	; 113
    305a:	ff 4f       	sbci	r31, 0xFF	; 255
    305c:	80 81       	ld	r24, Z
    305e:	91 81       	ldd	r25, Z+1	; 0x01
    3060:	01 97       	sbiw	r24, 0x01	; 1
    3062:	f1 f7       	brne	.-4      	; 0x3060 <Smart_Home+0x27a>
    3064:	fe 01       	movw	r30, r28
    3066:	e1 57       	subi	r30, 0x71	; 113
    3068:	ff 4f       	sbci	r31, 0xFF	; 255
    306a:	91 83       	std	Z+1, r25	; 0x01
    306c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    306e:	de 01       	movw	r26, r28
    3070:	af 56       	subi	r26, 0x6F	; 111
    3072:	bf 4f       	sbci	r27, 0xFF	; 255
    3074:	fe 01       	movw	r30, r28
    3076:	ef 56       	subi	r30, 0x6F	; 111
    3078:	ff 4f       	sbci	r31, 0xFF	; 255
    307a:	80 81       	ld	r24, Z
    307c:	91 81       	ldd	r25, Z+1	; 0x01
    307e:	01 97       	sbiw	r24, 0x01	; 1
    3080:	11 96       	adiw	r26, 0x01	; 1
    3082:	9c 93       	st	X, r25
    3084:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3086:	fe 01       	movw	r30, r28
    3088:	ef 56       	subi	r30, 0x6F	; 111
    308a:	ff 4f       	sbci	r31, 0xFF	; 255
    308c:	80 81       	ld	r24, Z
    308e:	91 81       	ldd	r25, Z+1	; 0x01
    3090:	00 97       	sbiw	r24, 0x00	; 0
    3092:	d1 f6       	brne	.-76     	; 0x3048 <Smart_Home+0x262>
    3094:	27 c0       	rjmp	.+78     	; 0x30e4 <Smart_Home+0x2fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3096:	8e 01       	movw	r16, r28
    3098:	0f 56       	subi	r16, 0x6F	; 111
    309a:	1f 4f       	sbci	r17, 0xFF	; 255
    309c:	fe 01       	movw	r30, r28
    309e:	ed 56       	subi	r30, 0x6D	; 109
    30a0:	ff 4f       	sbci	r31, 0xFF	; 255
    30a2:	60 81       	ld	r22, Z
    30a4:	71 81       	ldd	r23, Z+1	; 0x01
    30a6:	82 81       	ldd	r24, Z+2	; 0x02
    30a8:	93 81       	ldd	r25, Z+3	; 0x03
    30aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30ae:	dc 01       	movw	r26, r24
    30b0:	cb 01       	movw	r24, r22
    30b2:	f8 01       	movw	r30, r16
    30b4:	91 83       	std	Z+1, r25	; 0x01
    30b6:	80 83       	st	Z, r24
    30b8:	de 01       	movw	r26, r28
    30ba:	a3 57       	subi	r26, 0x73	; 115
    30bc:	bf 4f       	sbci	r27, 0xFF	; 255
    30be:	fe 01       	movw	r30, r28
    30c0:	ef 56       	subi	r30, 0x6F	; 111
    30c2:	ff 4f       	sbci	r31, 0xFF	; 255
    30c4:	80 81       	ld	r24, Z
    30c6:	91 81       	ldd	r25, Z+1	; 0x01
    30c8:	8d 93       	st	X+, r24
    30ca:	9c 93       	st	X, r25
    30cc:	fe 01       	movw	r30, r28
    30ce:	e3 57       	subi	r30, 0x73	; 115
    30d0:	ff 4f       	sbci	r31, 0xFF	; 255
    30d2:	80 81       	ld	r24, Z
    30d4:	91 81       	ldd	r25, Z+1	; 0x01
    30d6:	01 97       	sbiw	r24, 0x01	; 1
    30d8:	f1 f7       	brne	.-4      	; 0x30d6 <Smart_Home+0x2f0>
    30da:	fe 01       	movw	r30, r28
    30dc:	e3 57       	subi	r30, 0x73	; 115
    30de:	ff 4f       	sbci	r31, 0xFF	; 255
    30e0:	91 83       	std	Z+1, r25	; 0x01
    30e2:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    30e4:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    30e8:	ce c6       	rjmp	.+3484   	; 0x3e86 <Smart_Home+0x10a0>
		break;

	case '2':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    30ea:	fe 01       	movw	r30, r28
    30ec:	e5 56       	subi	r30, 0x65	; 101
    30ee:	ff 4f       	sbci	r31, 0xFF	; 255
    30f0:	80 81       	ld	r24, Z
    30f2:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    30f6:	84 ef       	ldi	r24, 0xF4	; 244
    30f8:	90 e0       	ldi	r25, 0x00	; 0
    30fa:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOff(DIO_PORTD, PIN2);
    30fe:	83 e0       	ldi	r24, 0x03	; 3
    3100:	62 e0       	ldi	r22, 0x02	; 2
    3102:	0e 94 8e 16 	call	0x2d1c	; 0x2d1c <HLED_voidTurnOff>
		MUART_voidSendStringSyncNonBlocking("Light ROOM1 OFF\r\n");
    3106:	87 e1       	ldi	r24, 0x17	; 23
    3108:	91 e0       	ldi	r25, 0x01	; 1
    310a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM2 OFF");
    310e:	89 e2       	ldi	r24, 0x29	; 41
    3110:	91 e0       	ldi	r25, 0x01	; 1
    3112:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3116:	fe 01       	movw	r30, r28
    3118:	e7 57       	subi	r30, 0x77	; 119
    311a:	ff 4f       	sbci	r31, 0xFF	; 255
    311c:	80 e0       	ldi	r24, 0x00	; 0
    311e:	90 e0       	ldi	r25, 0x00	; 0
    3120:	aa ef       	ldi	r26, 0xFA	; 250
    3122:	b3 e4       	ldi	r27, 0x43	; 67
    3124:	80 83       	st	Z, r24
    3126:	91 83       	std	Z+1, r25	; 0x01
    3128:	a2 83       	std	Z+2, r26	; 0x02
    312a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    312c:	8e 01       	movw	r16, r28
    312e:	0b 57       	subi	r16, 0x7B	; 123
    3130:	1f 4f       	sbci	r17, 0xFF	; 255
    3132:	fe 01       	movw	r30, r28
    3134:	e7 57       	subi	r30, 0x77	; 119
    3136:	ff 4f       	sbci	r31, 0xFF	; 255
    3138:	60 81       	ld	r22, Z
    313a:	71 81       	ldd	r23, Z+1	; 0x01
    313c:	82 81       	ldd	r24, Z+2	; 0x02
    313e:	93 81       	ldd	r25, Z+3	; 0x03
    3140:	20 e0       	ldi	r18, 0x00	; 0
    3142:	30 e0       	ldi	r19, 0x00	; 0
    3144:	4a ef       	ldi	r20, 0xFA	; 250
    3146:	54 e4       	ldi	r21, 0x44	; 68
    3148:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    314c:	dc 01       	movw	r26, r24
    314e:	cb 01       	movw	r24, r22
    3150:	f8 01       	movw	r30, r16
    3152:	80 83       	st	Z, r24
    3154:	91 83       	std	Z+1, r25	; 0x01
    3156:	a2 83       	std	Z+2, r26	; 0x02
    3158:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    315a:	fe 01       	movw	r30, r28
    315c:	eb 57       	subi	r30, 0x7B	; 123
    315e:	ff 4f       	sbci	r31, 0xFF	; 255
    3160:	60 81       	ld	r22, Z
    3162:	71 81       	ldd	r23, Z+1	; 0x01
    3164:	82 81       	ldd	r24, Z+2	; 0x02
    3166:	93 81       	ldd	r25, Z+3	; 0x03
    3168:	20 e0       	ldi	r18, 0x00	; 0
    316a:	30 e0       	ldi	r19, 0x00	; 0
    316c:	40 e8       	ldi	r20, 0x80	; 128
    316e:	5f e3       	ldi	r21, 0x3F	; 63
    3170:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3174:	88 23       	and	r24, r24
    3176:	44 f4       	brge	.+16     	; 0x3188 <Smart_Home+0x3a2>
		__ticks = 1;
    3178:	fe 01       	movw	r30, r28
    317a:	ed 57       	subi	r30, 0x7D	; 125
    317c:	ff 4f       	sbci	r31, 0xFF	; 255
    317e:	81 e0       	ldi	r24, 0x01	; 1
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	91 83       	std	Z+1, r25	; 0x01
    3184:	80 83       	st	Z, r24
    3186:	64 c0       	rjmp	.+200    	; 0x3250 <Smart_Home+0x46a>
	else if (__tmp > 65535)
    3188:	fe 01       	movw	r30, r28
    318a:	eb 57       	subi	r30, 0x7B	; 123
    318c:	ff 4f       	sbci	r31, 0xFF	; 255
    318e:	60 81       	ld	r22, Z
    3190:	71 81       	ldd	r23, Z+1	; 0x01
    3192:	82 81       	ldd	r24, Z+2	; 0x02
    3194:	93 81       	ldd	r25, Z+3	; 0x03
    3196:	20 e0       	ldi	r18, 0x00	; 0
    3198:	3f ef       	ldi	r19, 0xFF	; 255
    319a:	4f e7       	ldi	r20, 0x7F	; 127
    319c:	57 e4       	ldi	r21, 0x47	; 71
    319e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    31a2:	18 16       	cp	r1, r24
    31a4:	0c f0       	brlt	.+2      	; 0x31a8 <Smart_Home+0x3c2>
    31a6:	43 c0       	rjmp	.+134    	; 0x322e <Smart_Home+0x448>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31a8:	fe 01       	movw	r30, r28
    31aa:	e7 57       	subi	r30, 0x77	; 119
    31ac:	ff 4f       	sbci	r31, 0xFF	; 255
    31ae:	60 81       	ld	r22, Z
    31b0:	71 81       	ldd	r23, Z+1	; 0x01
    31b2:	82 81       	ldd	r24, Z+2	; 0x02
    31b4:	93 81       	ldd	r25, Z+3	; 0x03
    31b6:	20 e0       	ldi	r18, 0x00	; 0
    31b8:	30 e0       	ldi	r19, 0x00	; 0
    31ba:	40 e2       	ldi	r20, 0x20	; 32
    31bc:	51 e4       	ldi	r21, 0x41	; 65
    31be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31c2:	dc 01       	movw	r26, r24
    31c4:	cb 01       	movw	r24, r22
    31c6:	8e 01       	movw	r16, r28
    31c8:	0d 57       	subi	r16, 0x7D	; 125
    31ca:	1f 4f       	sbci	r17, 0xFF	; 255
    31cc:	bc 01       	movw	r22, r24
    31ce:	cd 01       	movw	r24, r26
    31d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31d4:	dc 01       	movw	r26, r24
    31d6:	cb 01       	movw	r24, r22
    31d8:	f8 01       	movw	r30, r16
    31da:	91 83       	std	Z+1, r25	; 0x01
    31dc:	80 83       	st	Z, r24
    31de:	1f c0       	rjmp	.+62     	; 0x321e <Smart_Home+0x438>
    31e0:	fe 01       	movw	r30, r28
    31e2:	ef 57       	subi	r30, 0x7F	; 127
    31e4:	ff 4f       	sbci	r31, 0xFF	; 255
    31e6:	88 ec       	ldi	r24, 0xC8	; 200
    31e8:	90 e0       	ldi	r25, 0x00	; 0
    31ea:	91 83       	std	Z+1, r25	; 0x01
    31ec:	80 83       	st	Z, r24
    31ee:	fe 01       	movw	r30, r28
    31f0:	ef 57       	subi	r30, 0x7F	; 127
    31f2:	ff 4f       	sbci	r31, 0xFF	; 255
    31f4:	80 81       	ld	r24, Z
    31f6:	91 81       	ldd	r25, Z+1	; 0x01
    31f8:	01 97       	sbiw	r24, 0x01	; 1
    31fa:	f1 f7       	brne	.-4      	; 0x31f8 <Smart_Home+0x412>
    31fc:	fe 01       	movw	r30, r28
    31fe:	ef 57       	subi	r30, 0x7F	; 127
    3200:	ff 4f       	sbci	r31, 0xFF	; 255
    3202:	91 83       	std	Z+1, r25	; 0x01
    3204:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3206:	de 01       	movw	r26, r28
    3208:	ad 57       	subi	r26, 0x7D	; 125
    320a:	bf 4f       	sbci	r27, 0xFF	; 255
    320c:	fe 01       	movw	r30, r28
    320e:	ed 57       	subi	r30, 0x7D	; 125
    3210:	ff 4f       	sbci	r31, 0xFF	; 255
    3212:	80 81       	ld	r24, Z
    3214:	91 81       	ldd	r25, Z+1	; 0x01
    3216:	01 97       	sbiw	r24, 0x01	; 1
    3218:	11 96       	adiw	r26, 0x01	; 1
    321a:	9c 93       	st	X, r25
    321c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    321e:	fe 01       	movw	r30, r28
    3220:	ed 57       	subi	r30, 0x7D	; 125
    3222:	ff 4f       	sbci	r31, 0xFF	; 255
    3224:	80 81       	ld	r24, Z
    3226:	91 81       	ldd	r25, Z+1	; 0x01
    3228:	00 97       	sbiw	r24, 0x00	; 0
    322a:	d1 f6       	brne	.-76     	; 0x31e0 <Smart_Home+0x3fa>
    322c:	27 c0       	rjmp	.+78     	; 0x327c <Smart_Home+0x496>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    322e:	8e 01       	movw	r16, r28
    3230:	0d 57       	subi	r16, 0x7D	; 125
    3232:	1f 4f       	sbci	r17, 0xFF	; 255
    3234:	fe 01       	movw	r30, r28
    3236:	eb 57       	subi	r30, 0x7B	; 123
    3238:	ff 4f       	sbci	r31, 0xFF	; 255
    323a:	60 81       	ld	r22, Z
    323c:	71 81       	ldd	r23, Z+1	; 0x01
    323e:	82 81       	ldd	r24, Z+2	; 0x02
    3240:	93 81       	ldd	r25, Z+3	; 0x03
    3242:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3246:	dc 01       	movw	r26, r24
    3248:	cb 01       	movw	r24, r22
    324a:	f8 01       	movw	r30, r16
    324c:	91 83       	std	Z+1, r25	; 0x01
    324e:	80 83       	st	Z, r24
    3250:	de 01       	movw	r26, r28
    3252:	a1 58       	subi	r26, 0x81	; 129
    3254:	bf 4f       	sbci	r27, 0xFF	; 255
    3256:	fe 01       	movw	r30, r28
    3258:	ed 57       	subi	r30, 0x7D	; 125
    325a:	ff 4f       	sbci	r31, 0xFF	; 255
    325c:	80 81       	ld	r24, Z
    325e:	91 81       	ldd	r25, Z+1	; 0x01
    3260:	8d 93       	st	X+, r24
    3262:	9c 93       	st	X, r25
    3264:	fe 01       	movw	r30, r28
    3266:	e1 58       	subi	r30, 0x81	; 129
    3268:	ff 4f       	sbci	r31, 0xFF	; 255
    326a:	80 81       	ld	r24, Z
    326c:	91 81       	ldd	r25, Z+1	; 0x01
    326e:	01 97       	sbiw	r24, 0x01	; 1
    3270:	f1 f7       	brne	.-4      	; 0x326e <Smart_Home+0x488>
    3272:	fe 01       	movw	r30, r28
    3274:	e1 58       	subi	r30, 0x81	; 129
    3276:	ff 4f       	sbci	r31, 0xFF	; 255
    3278:	91 83       	std	Z+1, r25	; 0x01
    327a:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    327c:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3280:	02 c6       	rjmp	.+3076   	; 0x3e86 <Smart_Home+0x10a0>
		break;

		//second room
	case '3':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    3282:	fe 01       	movw	r30, r28
    3284:	e5 56       	subi	r30, 0x65	; 101
    3286:	ff 4f       	sbci	r31, 0xFF	; 255
    3288:	80 81       	ld	r24, Z
    328a:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    328e:	84 ef       	ldi	r24, 0xF4	; 244
    3290:	90 e0       	ldi	r25, 0x00	; 0
    3292:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOn(DIO_PORTD, PIN3);
    3296:	83 e0       	ldi	r24, 0x03	; 3
    3298:	63 e0       	ldi	r22, 0x03	; 3
    329a:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLED_voidTurnOn>
		MUART_voidSendStringSyncNonBlocking("Light ROOM2 ON\r\n");
    329e:	89 e3       	ldi	r24, 0x39	; 57
    32a0:	91 e0       	ldi	r25, 0x01	; 1
    32a2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM2 ON");
    32a6:	8a e4       	ldi	r24, 0x4A	; 74
    32a8:	91 e0       	ldi	r25, 0x01	; 1
    32aa:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    32ae:	fe 01       	movw	r30, r28
    32b0:	e5 58       	subi	r30, 0x85	; 133
    32b2:	ff 4f       	sbci	r31, 0xFF	; 255
    32b4:	80 e0       	ldi	r24, 0x00	; 0
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	aa ef       	ldi	r26, 0xFA	; 250
    32ba:	b3 e4       	ldi	r27, 0x43	; 67
    32bc:	80 83       	st	Z, r24
    32be:	91 83       	std	Z+1, r25	; 0x01
    32c0:	a2 83       	std	Z+2, r26	; 0x02
    32c2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32c4:	8e 01       	movw	r16, r28
    32c6:	09 58       	subi	r16, 0x89	; 137
    32c8:	1f 4f       	sbci	r17, 0xFF	; 255
    32ca:	fe 01       	movw	r30, r28
    32cc:	e5 58       	subi	r30, 0x85	; 133
    32ce:	ff 4f       	sbci	r31, 0xFF	; 255
    32d0:	60 81       	ld	r22, Z
    32d2:	71 81       	ldd	r23, Z+1	; 0x01
    32d4:	82 81       	ldd	r24, Z+2	; 0x02
    32d6:	93 81       	ldd	r25, Z+3	; 0x03
    32d8:	20 e0       	ldi	r18, 0x00	; 0
    32da:	30 e0       	ldi	r19, 0x00	; 0
    32dc:	4a ef       	ldi	r20, 0xFA	; 250
    32de:	54 e4       	ldi	r21, 0x44	; 68
    32e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32e4:	dc 01       	movw	r26, r24
    32e6:	cb 01       	movw	r24, r22
    32e8:	f8 01       	movw	r30, r16
    32ea:	80 83       	st	Z, r24
    32ec:	91 83       	std	Z+1, r25	; 0x01
    32ee:	a2 83       	std	Z+2, r26	; 0x02
    32f0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    32f2:	fe 01       	movw	r30, r28
    32f4:	e9 58       	subi	r30, 0x89	; 137
    32f6:	ff 4f       	sbci	r31, 0xFF	; 255
    32f8:	60 81       	ld	r22, Z
    32fa:	71 81       	ldd	r23, Z+1	; 0x01
    32fc:	82 81       	ldd	r24, Z+2	; 0x02
    32fe:	93 81       	ldd	r25, Z+3	; 0x03
    3300:	20 e0       	ldi	r18, 0x00	; 0
    3302:	30 e0       	ldi	r19, 0x00	; 0
    3304:	40 e8       	ldi	r20, 0x80	; 128
    3306:	5f e3       	ldi	r21, 0x3F	; 63
    3308:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    330c:	88 23       	and	r24, r24
    330e:	44 f4       	brge	.+16     	; 0x3320 <Smart_Home+0x53a>
		__ticks = 1;
    3310:	fe 01       	movw	r30, r28
    3312:	eb 58       	subi	r30, 0x8B	; 139
    3314:	ff 4f       	sbci	r31, 0xFF	; 255
    3316:	81 e0       	ldi	r24, 0x01	; 1
    3318:	90 e0       	ldi	r25, 0x00	; 0
    331a:	91 83       	std	Z+1, r25	; 0x01
    331c:	80 83       	st	Z, r24
    331e:	64 c0       	rjmp	.+200    	; 0x33e8 <Smart_Home+0x602>
	else if (__tmp > 65535)
    3320:	fe 01       	movw	r30, r28
    3322:	e9 58       	subi	r30, 0x89	; 137
    3324:	ff 4f       	sbci	r31, 0xFF	; 255
    3326:	60 81       	ld	r22, Z
    3328:	71 81       	ldd	r23, Z+1	; 0x01
    332a:	82 81       	ldd	r24, Z+2	; 0x02
    332c:	93 81       	ldd	r25, Z+3	; 0x03
    332e:	20 e0       	ldi	r18, 0x00	; 0
    3330:	3f ef       	ldi	r19, 0xFF	; 255
    3332:	4f e7       	ldi	r20, 0x7F	; 127
    3334:	57 e4       	ldi	r21, 0x47	; 71
    3336:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    333a:	18 16       	cp	r1, r24
    333c:	0c f0       	brlt	.+2      	; 0x3340 <Smart_Home+0x55a>
    333e:	43 c0       	rjmp	.+134    	; 0x33c6 <Smart_Home+0x5e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3340:	fe 01       	movw	r30, r28
    3342:	e5 58       	subi	r30, 0x85	; 133
    3344:	ff 4f       	sbci	r31, 0xFF	; 255
    3346:	60 81       	ld	r22, Z
    3348:	71 81       	ldd	r23, Z+1	; 0x01
    334a:	82 81       	ldd	r24, Z+2	; 0x02
    334c:	93 81       	ldd	r25, Z+3	; 0x03
    334e:	20 e0       	ldi	r18, 0x00	; 0
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	40 e2       	ldi	r20, 0x20	; 32
    3354:	51 e4       	ldi	r21, 0x41	; 65
    3356:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    335a:	dc 01       	movw	r26, r24
    335c:	cb 01       	movw	r24, r22
    335e:	8e 01       	movw	r16, r28
    3360:	0b 58       	subi	r16, 0x8B	; 139
    3362:	1f 4f       	sbci	r17, 0xFF	; 255
    3364:	bc 01       	movw	r22, r24
    3366:	cd 01       	movw	r24, r26
    3368:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    336c:	dc 01       	movw	r26, r24
    336e:	cb 01       	movw	r24, r22
    3370:	f8 01       	movw	r30, r16
    3372:	91 83       	std	Z+1, r25	; 0x01
    3374:	80 83       	st	Z, r24
    3376:	1f c0       	rjmp	.+62     	; 0x33b6 <Smart_Home+0x5d0>
    3378:	fe 01       	movw	r30, r28
    337a:	ed 58       	subi	r30, 0x8D	; 141
    337c:	ff 4f       	sbci	r31, 0xFF	; 255
    337e:	88 ec       	ldi	r24, 0xC8	; 200
    3380:	90 e0       	ldi	r25, 0x00	; 0
    3382:	91 83       	std	Z+1, r25	; 0x01
    3384:	80 83       	st	Z, r24
    3386:	fe 01       	movw	r30, r28
    3388:	ed 58       	subi	r30, 0x8D	; 141
    338a:	ff 4f       	sbci	r31, 0xFF	; 255
    338c:	80 81       	ld	r24, Z
    338e:	91 81       	ldd	r25, Z+1	; 0x01
    3390:	01 97       	sbiw	r24, 0x01	; 1
    3392:	f1 f7       	brne	.-4      	; 0x3390 <Smart_Home+0x5aa>
    3394:	fe 01       	movw	r30, r28
    3396:	ed 58       	subi	r30, 0x8D	; 141
    3398:	ff 4f       	sbci	r31, 0xFF	; 255
    339a:	91 83       	std	Z+1, r25	; 0x01
    339c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    339e:	de 01       	movw	r26, r28
    33a0:	ab 58       	subi	r26, 0x8B	; 139
    33a2:	bf 4f       	sbci	r27, 0xFF	; 255
    33a4:	fe 01       	movw	r30, r28
    33a6:	eb 58       	subi	r30, 0x8B	; 139
    33a8:	ff 4f       	sbci	r31, 0xFF	; 255
    33aa:	80 81       	ld	r24, Z
    33ac:	91 81       	ldd	r25, Z+1	; 0x01
    33ae:	01 97       	sbiw	r24, 0x01	; 1
    33b0:	11 96       	adiw	r26, 0x01	; 1
    33b2:	9c 93       	st	X, r25
    33b4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33b6:	fe 01       	movw	r30, r28
    33b8:	eb 58       	subi	r30, 0x8B	; 139
    33ba:	ff 4f       	sbci	r31, 0xFF	; 255
    33bc:	80 81       	ld	r24, Z
    33be:	91 81       	ldd	r25, Z+1	; 0x01
    33c0:	00 97       	sbiw	r24, 0x00	; 0
    33c2:	d1 f6       	brne	.-76     	; 0x3378 <Smart_Home+0x592>
    33c4:	27 c0       	rjmp	.+78     	; 0x3414 <Smart_Home+0x62e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33c6:	8e 01       	movw	r16, r28
    33c8:	0b 58       	subi	r16, 0x8B	; 139
    33ca:	1f 4f       	sbci	r17, 0xFF	; 255
    33cc:	fe 01       	movw	r30, r28
    33ce:	e9 58       	subi	r30, 0x89	; 137
    33d0:	ff 4f       	sbci	r31, 0xFF	; 255
    33d2:	60 81       	ld	r22, Z
    33d4:	71 81       	ldd	r23, Z+1	; 0x01
    33d6:	82 81       	ldd	r24, Z+2	; 0x02
    33d8:	93 81       	ldd	r25, Z+3	; 0x03
    33da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33de:	dc 01       	movw	r26, r24
    33e0:	cb 01       	movw	r24, r22
    33e2:	f8 01       	movw	r30, r16
    33e4:	91 83       	std	Z+1, r25	; 0x01
    33e6:	80 83       	st	Z, r24
    33e8:	de 01       	movw	r26, r28
    33ea:	af 58       	subi	r26, 0x8F	; 143
    33ec:	bf 4f       	sbci	r27, 0xFF	; 255
    33ee:	fe 01       	movw	r30, r28
    33f0:	eb 58       	subi	r30, 0x8B	; 139
    33f2:	ff 4f       	sbci	r31, 0xFF	; 255
    33f4:	80 81       	ld	r24, Z
    33f6:	91 81       	ldd	r25, Z+1	; 0x01
    33f8:	8d 93       	st	X+, r24
    33fa:	9c 93       	st	X, r25
    33fc:	fe 01       	movw	r30, r28
    33fe:	ef 58       	subi	r30, 0x8F	; 143
    3400:	ff 4f       	sbci	r31, 0xFF	; 255
    3402:	80 81       	ld	r24, Z
    3404:	91 81       	ldd	r25, Z+1	; 0x01
    3406:	01 97       	sbiw	r24, 0x01	; 1
    3408:	f1 f7       	brne	.-4      	; 0x3406 <Smart_Home+0x620>
    340a:	fe 01       	movw	r30, r28
    340c:	ef 58       	subi	r30, 0x8F	; 143
    340e:	ff 4f       	sbci	r31, 0xFF	; 255
    3410:	91 83       	std	Z+1, r25	; 0x01
    3412:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3414:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3418:	36 c5       	rjmp	.+2668   	; 0x3e86 <Smart_Home+0x10a0>
		break;

	case '4':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    341a:	fe 01       	movw	r30, r28
    341c:	e5 56       	subi	r30, 0x65	; 101
    341e:	ff 4f       	sbci	r31, 0xFF	; 255
    3420:	80 81       	ld	r24, Z
    3422:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3426:	84 ef       	ldi	r24, 0xF4	; 244
    3428:	90 e0       	ldi	r25, 0x00	; 0
    342a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOff(DIO_PORTD, PIN3);
    342e:	83 e0       	ldi	r24, 0x03	; 3
    3430:	63 e0       	ldi	r22, 0x03	; 3
    3432:	0e 94 8e 16 	call	0x2d1c	; 0x2d1c <HLED_voidTurnOff>
		MUART_voidSendStringSyncNonBlocking("Light ROOM2 OFF\r\n");
    3436:	89 e5       	ldi	r24, 0x59	; 89
    3438:	91 e0       	ldi	r25, 0x01	; 1
    343a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM2 OFF");
    343e:	89 e2       	ldi	r24, 0x29	; 41
    3440:	91 e0       	ldi	r25, 0x01	; 1
    3442:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3446:	fe 01       	movw	r30, r28
    3448:	e3 59       	subi	r30, 0x93	; 147
    344a:	ff 4f       	sbci	r31, 0xFF	; 255
    344c:	80 e0       	ldi	r24, 0x00	; 0
    344e:	90 e0       	ldi	r25, 0x00	; 0
    3450:	aa ef       	ldi	r26, 0xFA	; 250
    3452:	b3 e4       	ldi	r27, 0x43	; 67
    3454:	80 83       	st	Z, r24
    3456:	91 83       	std	Z+1, r25	; 0x01
    3458:	a2 83       	std	Z+2, r26	; 0x02
    345a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    345c:	8e 01       	movw	r16, r28
    345e:	07 59       	subi	r16, 0x97	; 151
    3460:	1f 4f       	sbci	r17, 0xFF	; 255
    3462:	fe 01       	movw	r30, r28
    3464:	e3 59       	subi	r30, 0x93	; 147
    3466:	ff 4f       	sbci	r31, 0xFF	; 255
    3468:	60 81       	ld	r22, Z
    346a:	71 81       	ldd	r23, Z+1	; 0x01
    346c:	82 81       	ldd	r24, Z+2	; 0x02
    346e:	93 81       	ldd	r25, Z+3	; 0x03
    3470:	20 e0       	ldi	r18, 0x00	; 0
    3472:	30 e0       	ldi	r19, 0x00	; 0
    3474:	4a ef       	ldi	r20, 0xFA	; 250
    3476:	54 e4       	ldi	r21, 0x44	; 68
    3478:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    347c:	dc 01       	movw	r26, r24
    347e:	cb 01       	movw	r24, r22
    3480:	f8 01       	movw	r30, r16
    3482:	80 83       	st	Z, r24
    3484:	91 83       	std	Z+1, r25	; 0x01
    3486:	a2 83       	std	Z+2, r26	; 0x02
    3488:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    348a:	fe 01       	movw	r30, r28
    348c:	e7 59       	subi	r30, 0x97	; 151
    348e:	ff 4f       	sbci	r31, 0xFF	; 255
    3490:	60 81       	ld	r22, Z
    3492:	71 81       	ldd	r23, Z+1	; 0x01
    3494:	82 81       	ldd	r24, Z+2	; 0x02
    3496:	93 81       	ldd	r25, Z+3	; 0x03
    3498:	20 e0       	ldi	r18, 0x00	; 0
    349a:	30 e0       	ldi	r19, 0x00	; 0
    349c:	40 e8       	ldi	r20, 0x80	; 128
    349e:	5f e3       	ldi	r21, 0x3F	; 63
    34a0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    34a4:	88 23       	and	r24, r24
    34a6:	44 f4       	brge	.+16     	; 0x34b8 <Smart_Home+0x6d2>
		__ticks = 1;
    34a8:	fe 01       	movw	r30, r28
    34aa:	e9 59       	subi	r30, 0x99	; 153
    34ac:	ff 4f       	sbci	r31, 0xFF	; 255
    34ae:	81 e0       	ldi	r24, 0x01	; 1
    34b0:	90 e0       	ldi	r25, 0x00	; 0
    34b2:	91 83       	std	Z+1, r25	; 0x01
    34b4:	80 83       	st	Z, r24
    34b6:	64 c0       	rjmp	.+200    	; 0x3580 <Smart_Home+0x79a>
	else if (__tmp > 65535)
    34b8:	fe 01       	movw	r30, r28
    34ba:	e7 59       	subi	r30, 0x97	; 151
    34bc:	ff 4f       	sbci	r31, 0xFF	; 255
    34be:	60 81       	ld	r22, Z
    34c0:	71 81       	ldd	r23, Z+1	; 0x01
    34c2:	82 81       	ldd	r24, Z+2	; 0x02
    34c4:	93 81       	ldd	r25, Z+3	; 0x03
    34c6:	20 e0       	ldi	r18, 0x00	; 0
    34c8:	3f ef       	ldi	r19, 0xFF	; 255
    34ca:	4f e7       	ldi	r20, 0x7F	; 127
    34cc:	57 e4       	ldi	r21, 0x47	; 71
    34ce:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    34d2:	18 16       	cp	r1, r24
    34d4:	0c f0       	brlt	.+2      	; 0x34d8 <Smart_Home+0x6f2>
    34d6:	43 c0       	rjmp	.+134    	; 0x355e <Smart_Home+0x778>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34d8:	fe 01       	movw	r30, r28
    34da:	e3 59       	subi	r30, 0x93	; 147
    34dc:	ff 4f       	sbci	r31, 0xFF	; 255
    34de:	60 81       	ld	r22, Z
    34e0:	71 81       	ldd	r23, Z+1	; 0x01
    34e2:	82 81       	ldd	r24, Z+2	; 0x02
    34e4:	93 81       	ldd	r25, Z+3	; 0x03
    34e6:	20 e0       	ldi	r18, 0x00	; 0
    34e8:	30 e0       	ldi	r19, 0x00	; 0
    34ea:	40 e2       	ldi	r20, 0x20	; 32
    34ec:	51 e4       	ldi	r21, 0x41	; 65
    34ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34f2:	dc 01       	movw	r26, r24
    34f4:	cb 01       	movw	r24, r22
    34f6:	8e 01       	movw	r16, r28
    34f8:	09 59       	subi	r16, 0x99	; 153
    34fa:	1f 4f       	sbci	r17, 0xFF	; 255
    34fc:	bc 01       	movw	r22, r24
    34fe:	cd 01       	movw	r24, r26
    3500:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3504:	dc 01       	movw	r26, r24
    3506:	cb 01       	movw	r24, r22
    3508:	f8 01       	movw	r30, r16
    350a:	91 83       	std	Z+1, r25	; 0x01
    350c:	80 83       	st	Z, r24
    350e:	1f c0       	rjmp	.+62     	; 0x354e <Smart_Home+0x768>
    3510:	fe 01       	movw	r30, r28
    3512:	eb 59       	subi	r30, 0x9B	; 155
    3514:	ff 4f       	sbci	r31, 0xFF	; 255
    3516:	88 ec       	ldi	r24, 0xC8	; 200
    3518:	90 e0       	ldi	r25, 0x00	; 0
    351a:	91 83       	std	Z+1, r25	; 0x01
    351c:	80 83       	st	Z, r24
    351e:	fe 01       	movw	r30, r28
    3520:	eb 59       	subi	r30, 0x9B	; 155
    3522:	ff 4f       	sbci	r31, 0xFF	; 255
    3524:	80 81       	ld	r24, Z
    3526:	91 81       	ldd	r25, Z+1	; 0x01
    3528:	01 97       	sbiw	r24, 0x01	; 1
    352a:	f1 f7       	brne	.-4      	; 0x3528 <Smart_Home+0x742>
    352c:	fe 01       	movw	r30, r28
    352e:	eb 59       	subi	r30, 0x9B	; 155
    3530:	ff 4f       	sbci	r31, 0xFF	; 255
    3532:	91 83       	std	Z+1, r25	; 0x01
    3534:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3536:	de 01       	movw	r26, r28
    3538:	a9 59       	subi	r26, 0x99	; 153
    353a:	bf 4f       	sbci	r27, 0xFF	; 255
    353c:	fe 01       	movw	r30, r28
    353e:	e9 59       	subi	r30, 0x99	; 153
    3540:	ff 4f       	sbci	r31, 0xFF	; 255
    3542:	80 81       	ld	r24, Z
    3544:	91 81       	ldd	r25, Z+1	; 0x01
    3546:	01 97       	sbiw	r24, 0x01	; 1
    3548:	11 96       	adiw	r26, 0x01	; 1
    354a:	9c 93       	st	X, r25
    354c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    354e:	fe 01       	movw	r30, r28
    3550:	e9 59       	subi	r30, 0x99	; 153
    3552:	ff 4f       	sbci	r31, 0xFF	; 255
    3554:	80 81       	ld	r24, Z
    3556:	91 81       	ldd	r25, Z+1	; 0x01
    3558:	00 97       	sbiw	r24, 0x00	; 0
    355a:	d1 f6       	brne	.-76     	; 0x3510 <Smart_Home+0x72a>
    355c:	27 c0       	rjmp	.+78     	; 0x35ac <Smart_Home+0x7c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    355e:	8e 01       	movw	r16, r28
    3560:	09 59       	subi	r16, 0x99	; 153
    3562:	1f 4f       	sbci	r17, 0xFF	; 255
    3564:	fe 01       	movw	r30, r28
    3566:	e7 59       	subi	r30, 0x97	; 151
    3568:	ff 4f       	sbci	r31, 0xFF	; 255
    356a:	60 81       	ld	r22, Z
    356c:	71 81       	ldd	r23, Z+1	; 0x01
    356e:	82 81       	ldd	r24, Z+2	; 0x02
    3570:	93 81       	ldd	r25, Z+3	; 0x03
    3572:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3576:	dc 01       	movw	r26, r24
    3578:	cb 01       	movw	r24, r22
    357a:	f8 01       	movw	r30, r16
    357c:	91 83       	std	Z+1, r25	; 0x01
    357e:	80 83       	st	Z, r24
    3580:	de 01       	movw	r26, r28
    3582:	ad 59       	subi	r26, 0x9D	; 157
    3584:	bf 4f       	sbci	r27, 0xFF	; 255
    3586:	fe 01       	movw	r30, r28
    3588:	e9 59       	subi	r30, 0x99	; 153
    358a:	ff 4f       	sbci	r31, 0xFF	; 255
    358c:	80 81       	ld	r24, Z
    358e:	91 81       	ldd	r25, Z+1	; 0x01
    3590:	8d 93       	st	X+, r24
    3592:	9c 93       	st	X, r25
    3594:	fe 01       	movw	r30, r28
    3596:	ed 59       	subi	r30, 0x9D	; 157
    3598:	ff 4f       	sbci	r31, 0xFF	; 255
    359a:	80 81       	ld	r24, Z
    359c:	91 81       	ldd	r25, Z+1	; 0x01
    359e:	01 97       	sbiw	r24, 0x01	; 1
    35a0:	f1 f7       	brne	.-4      	; 0x359e <Smart_Home+0x7b8>
    35a2:	fe 01       	movw	r30, r28
    35a4:	ed 59       	subi	r30, 0x9D	; 157
    35a6:	ff 4f       	sbci	r31, 0xFF	; 255
    35a8:	91 83       	std	Z+1, r25	; 0x01
    35aa:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    35ac:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    35b0:	6a c4       	rjmp	.+2260   	; 0x3e86 <Smart_Home+0x10a0>
		break;

		//third room
	case '5':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    35b2:	fe 01       	movw	r30, r28
    35b4:	e5 56       	subi	r30, 0x65	; 101
    35b6:	ff 4f       	sbci	r31, 0xFF	; 255
    35b8:	80 81       	ld	r24, Z
    35ba:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    35be:	84 ef       	ldi	r24, 0xF4	; 244
    35c0:	90 e0       	ldi	r25, 0x00	; 0
    35c2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOn(DIO_PORTD, PIN4);
    35c6:	83 e0       	ldi	r24, 0x03	; 3
    35c8:	64 e0       	ldi	r22, 0x04	; 4
    35ca:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLED_voidTurnOn>
		MUART_voidSendStringSyncNonBlocking("Light ROOM3 ON\r\n");
    35ce:	8b e6       	ldi	r24, 0x6B	; 107
    35d0:	91 e0       	ldi	r25, 0x01	; 1
    35d2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM3 ON");
    35d6:	8c e7       	ldi	r24, 0x7C	; 124
    35d8:	91 e0       	ldi	r25, 0x01	; 1
    35da:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    35de:	fe 01       	movw	r30, r28
    35e0:	e1 5a       	subi	r30, 0xA1	; 161
    35e2:	ff 4f       	sbci	r31, 0xFF	; 255
    35e4:	80 e0       	ldi	r24, 0x00	; 0
    35e6:	90 e0       	ldi	r25, 0x00	; 0
    35e8:	aa ef       	ldi	r26, 0xFA	; 250
    35ea:	b3 e4       	ldi	r27, 0x43	; 67
    35ec:	80 83       	st	Z, r24
    35ee:	91 83       	std	Z+1, r25	; 0x01
    35f0:	a2 83       	std	Z+2, r26	; 0x02
    35f2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35f4:	8e 01       	movw	r16, r28
    35f6:	05 5a       	subi	r16, 0xA5	; 165
    35f8:	1f 4f       	sbci	r17, 0xFF	; 255
    35fa:	fe 01       	movw	r30, r28
    35fc:	e1 5a       	subi	r30, 0xA1	; 161
    35fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3600:	60 81       	ld	r22, Z
    3602:	71 81       	ldd	r23, Z+1	; 0x01
    3604:	82 81       	ldd	r24, Z+2	; 0x02
    3606:	93 81       	ldd	r25, Z+3	; 0x03
    3608:	20 e0       	ldi	r18, 0x00	; 0
    360a:	30 e0       	ldi	r19, 0x00	; 0
    360c:	4a ef       	ldi	r20, 0xFA	; 250
    360e:	54 e4       	ldi	r21, 0x44	; 68
    3610:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3614:	dc 01       	movw	r26, r24
    3616:	cb 01       	movw	r24, r22
    3618:	f8 01       	movw	r30, r16
    361a:	80 83       	st	Z, r24
    361c:	91 83       	std	Z+1, r25	; 0x01
    361e:	a2 83       	std	Z+2, r26	; 0x02
    3620:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3622:	fe 01       	movw	r30, r28
    3624:	e5 5a       	subi	r30, 0xA5	; 165
    3626:	ff 4f       	sbci	r31, 0xFF	; 255
    3628:	60 81       	ld	r22, Z
    362a:	71 81       	ldd	r23, Z+1	; 0x01
    362c:	82 81       	ldd	r24, Z+2	; 0x02
    362e:	93 81       	ldd	r25, Z+3	; 0x03
    3630:	20 e0       	ldi	r18, 0x00	; 0
    3632:	30 e0       	ldi	r19, 0x00	; 0
    3634:	40 e8       	ldi	r20, 0x80	; 128
    3636:	5f e3       	ldi	r21, 0x3F	; 63
    3638:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    363c:	88 23       	and	r24, r24
    363e:	44 f4       	brge	.+16     	; 0x3650 <Smart_Home+0x86a>
		__ticks = 1;
    3640:	fe 01       	movw	r30, r28
    3642:	e7 5a       	subi	r30, 0xA7	; 167
    3644:	ff 4f       	sbci	r31, 0xFF	; 255
    3646:	81 e0       	ldi	r24, 0x01	; 1
    3648:	90 e0       	ldi	r25, 0x00	; 0
    364a:	91 83       	std	Z+1, r25	; 0x01
    364c:	80 83       	st	Z, r24
    364e:	64 c0       	rjmp	.+200    	; 0x3718 <Smart_Home+0x932>
	else if (__tmp > 65535)
    3650:	fe 01       	movw	r30, r28
    3652:	e5 5a       	subi	r30, 0xA5	; 165
    3654:	ff 4f       	sbci	r31, 0xFF	; 255
    3656:	60 81       	ld	r22, Z
    3658:	71 81       	ldd	r23, Z+1	; 0x01
    365a:	82 81       	ldd	r24, Z+2	; 0x02
    365c:	93 81       	ldd	r25, Z+3	; 0x03
    365e:	20 e0       	ldi	r18, 0x00	; 0
    3660:	3f ef       	ldi	r19, 0xFF	; 255
    3662:	4f e7       	ldi	r20, 0x7F	; 127
    3664:	57 e4       	ldi	r21, 0x47	; 71
    3666:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    366a:	18 16       	cp	r1, r24
    366c:	0c f0       	brlt	.+2      	; 0x3670 <Smart_Home+0x88a>
    366e:	43 c0       	rjmp	.+134    	; 0x36f6 <Smart_Home+0x910>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3670:	fe 01       	movw	r30, r28
    3672:	e1 5a       	subi	r30, 0xA1	; 161
    3674:	ff 4f       	sbci	r31, 0xFF	; 255
    3676:	60 81       	ld	r22, Z
    3678:	71 81       	ldd	r23, Z+1	; 0x01
    367a:	82 81       	ldd	r24, Z+2	; 0x02
    367c:	93 81       	ldd	r25, Z+3	; 0x03
    367e:	20 e0       	ldi	r18, 0x00	; 0
    3680:	30 e0       	ldi	r19, 0x00	; 0
    3682:	40 e2       	ldi	r20, 0x20	; 32
    3684:	51 e4       	ldi	r21, 0x41	; 65
    3686:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    368a:	dc 01       	movw	r26, r24
    368c:	cb 01       	movw	r24, r22
    368e:	8e 01       	movw	r16, r28
    3690:	07 5a       	subi	r16, 0xA7	; 167
    3692:	1f 4f       	sbci	r17, 0xFF	; 255
    3694:	bc 01       	movw	r22, r24
    3696:	cd 01       	movw	r24, r26
    3698:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    369c:	dc 01       	movw	r26, r24
    369e:	cb 01       	movw	r24, r22
    36a0:	f8 01       	movw	r30, r16
    36a2:	91 83       	std	Z+1, r25	; 0x01
    36a4:	80 83       	st	Z, r24
    36a6:	1f c0       	rjmp	.+62     	; 0x36e6 <Smart_Home+0x900>
    36a8:	fe 01       	movw	r30, r28
    36aa:	e9 5a       	subi	r30, 0xA9	; 169
    36ac:	ff 4f       	sbci	r31, 0xFF	; 255
    36ae:	88 ec       	ldi	r24, 0xC8	; 200
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	91 83       	std	Z+1, r25	; 0x01
    36b4:	80 83       	st	Z, r24
    36b6:	fe 01       	movw	r30, r28
    36b8:	e9 5a       	subi	r30, 0xA9	; 169
    36ba:	ff 4f       	sbci	r31, 0xFF	; 255
    36bc:	80 81       	ld	r24, Z
    36be:	91 81       	ldd	r25, Z+1	; 0x01
    36c0:	01 97       	sbiw	r24, 0x01	; 1
    36c2:	f1 f7       	brne	.-4      	; 0x36c0 <Smart_Home+0x8da>
    36c4:	fe 01       	movw	r30, r28
    36c6:	e9 5a       	subi	r30, 0xA9	; 169
    36c8:	ff 4f       	sbci	r31, 0xFF	; 255
    36ca:	91 83       	std	Z+1, r25	; 0x01
    36cc:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36ce:	de 01       	movw	r26, r28
    36d0:	a7 5a       	subi	r26, 0xA7	; 167
    36d2:	bf 4f       	sbci	r27, 0xFF	; 255
    36d4:	fe 01       	movw	r30, r28
    36d6:	e7 5a       	subi	r30, 0xA7	; 167
    36d8:	ff 4f       	sbci	r31, 0xFF	; 255
    36da:	80 81       	ld	r24, Z
    36dc:	91 81       	ldd	r25, Z+1	; 0x01
    36de:	01 97       	sbiw	r24, 0x01	; 1
    36e0:	11 96       	adiw	r26, 0x01	; 1
    36e2:	9c 93       	st	X, r25
    36e4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36e6:	fe 01       	movw	r30, r28
    36e8:	e7 5a       	subi	r30, 0xA7	; 167
    36ea:	ff 4f       	sbci	r31, 0xFF	; 255
    36ec:	80 81       	ld	r24, Z
    36ee:	91 81       	ldd	r25, Z+1	; 0x01
    36f0:	00 97       	sbiw	r24, 0x00	; 0
    36f2:	d1 f6       	brne	.-76     	; 0x36a8 <Smart_Home+0x8c2>
    36f4:	27 c0       	rjmp	.+78     	; 0x3744 <Smart_Home+0x95e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36f6:	8e 01       	movw	r16, r28
    36f8:	07 5a       	subi	r16, 0xA7	; 167
    36fa:	1f 4f       	sbci	r17, 0xFF	; 255
    36fc:	fe 01       	movw	r30, r28
    36fe:	e5 5a       	subi	r30, 0xA5	; 165
    3700:	ff 4f       	sbci	r31, 0xFF	; 255
    3702:	60 81       	ld	r22, Z
    3704:	71 81       	ldd	r23, Z+1	; 0x01
    3706:	82 81       	ldd	r24, Z+2	; 0x02
    3708:	93 81       	ldd	r25, Z+3	; 0x03
    370a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    370e:	dc 01       	movw	r26, r24
    3710:	cb 01       	movw	r24, r22
    3712:	f8 01       	movw	r30, r16
    3714:	91 83       	std	Z+1, r25	; 0x01
    3716:	80 83       	st	Z, r24
    3718:	de 01       	movw	r26, r28
    371a:	ab 5a       	subi	r26, 0xAB	; 171
    371c:	bf 4f       	sbci	r27, 0xFF	; 255
    371e:	fe 01       	movw	r30, r28
    3720:	e7 5a       	subi	r30, 0xA7	; 167
    3722:	ff 4f       	sbci	r31, 0xFF	; 255
    3724:	80 81       	ld	r24, Z
    3726:	91 81       	ldd	r25, Z+1	; 0x01
    3728:	8d 93       	st	X+, r24
    372a:	9c 93       	st	X, r25
    372c:	fe 01       	movw	r30, r28
    372e:	eb 5a       	subi	r30, 0xAB	; 171
    3730:	ff 4f       	sbci	r31, 0xFF	; 255
    3732:	80 81       	ld	r24, Z
    3734:	91 81       	ldd	r25, Z+1	; 0x01
    3736:	01 97       	sbiw	r24, 0x01	; 1
    3738:	f1 f7       	brne	.-4      	; 0x3736 <Smart_Home+0x950>
    373a:	fe 01       	movw	r30, r28
    373c:	eb 5a       	subi	r30, 0xAB	; 171
    373e:	ff 4f       	sbci	r31, 0xFF	; 255
    3740:	91 83       	std	Z+1, r25	; 0x01
    3742:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3744:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3748:	9e c3       	rjmp	.+1852   	; 0x3e86 <Smart_Home+0x10a0>
		break;
	case '6':


		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    374a:	fe 01       	movw	r30, r28
    374c:	e5 56       	subi	r30, 0x65	; 101
    374e:	ff 4f       	sbci	r31, 0xFF	; 255
    3750:	80 81       	ld	r24, Z
    3752:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3756:	84 ef       	ldi	r24, 0xF4	; 244
    3758:	90 e0       	ldi	r25, 0x00	; 0
    375a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOff(DIO_PORTD, PIN4);
    375e:	83 e0       	ldi	r24, 0x03	; 3
    3760:	64 e0       	ldi	r22, 0x04	; 4
    3762:	0e 94 8e 16 	call	0x2d1c	; 0x2d1c <HLED_voidTurnOff>
		MUART_voidSendStringSyncNonBlocking("Light ROOM3 OFF\r\n");
    3766:	8b e8       	ldi	r24, 0x8B	; 139
    3768:	91 e0       	ldi	r25, 0x01	; 1
    376a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM3 OFF");
    376e:	8d e9       	ldi	r24, 0x9D	; 157
    3770:	91 e0       	ldi	r25, 0x01	; 1
    3772:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3776:	fe 01       	movw	r30, r28
    3778:	ef 5a       	subi	r30, 0xAF	; 175
    377a:	ff 4f       	sbci	r31, 0xFF	; 255
    377c:	80 e0       	ldi	r24, 0x00	; 0
    377e:	90 e0       	ldi	r25, 0x00	; 0
    3780:	aa ef       	ldi	r26, 0xFA	; 250
    3782:	b3 e4       	ldi	r27, 0x43	; 67
    3784:	80 83       	st	Z, r24
    3786:	91 83       	std	Z+1, r25	; 0x01
    3788:	a2 83       	std	Z+2, r26	; 0x02
    378a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    378c:	8e 01       	movw	r16, r28
    378e:	03 5b       	subi	r16, 0xB3	; 179
    3790:	1f 4f       	sbci	r17, 0xFF	; 255
    3792:	fe 01       	movw	r30, r28
    3794:	ef 5a       	subi	r30, 0xAF	; 175
    3796:	ff 4f       	sbci	r31, 0xFF	; 255
    3798:	60 81       	ld	r22, Z
    379a:	71 81       	ldd	r23, Z+1	; 0x01
    379c:	82 81       	ldd	r24, Z+2	; 0x02
    379e:	93 81       	ldd	r25, Z+3	; 0x03
    37a0:	20 e0       	ldi	r18, 0x00	; 0
    37a2:	30 e0       	ldi	r19, 0x00	; 0
    37a4:	4a ef       	ldi	r20, 0xFA	; 250
    37a6:	54 e4       	ldi	r21, 0x44	; 68
    37a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37ac:	dc 01       	movw	r26, r24
    37ae:	cb 01       	movw	r24, r22
    37b0:	f8 01       	movw	r30, r16
    37b2:	80 83       	st	Z, r24
    37b4:	91 83       	std	Z+1, r25	; 0x01
    37b6:	a2 83       	std	Z+2, r26	; 0x02
    37b8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    37ba:	fe 01       	movw	r30, r28
    37bc:	e3 5b       	subi	r30, 0xB3	; 179
    37be:	ff 4f       	sbci	r31, 0xFF	; 255
    37c0:	60 81       	ld	r22, Z
    37c2:	71 81       	ldd	r23, Z+1	; 0x01
    37c4:	82 81       	ldd	r24, Z+2	; 0x02
    37c6:	93 81       	ldd	r25, Z+3	; 0x03
    37c8:	20 e0       	ldi	r18, 0x00	; 0
    37ca:	30 e0       	ldi	r19, 0x00	; 0
    37cc:	40 e8       	ldi	r20, 0x80	; 128
    37ce:	5f e3       	ldi	r21, 0x3F	; 63
    37d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    37d4:	88 23       	and	r24, r24
    37d6:	44 f4       	brge	.+16     	; 0x37e8 <Smart_Home+0xa02>
		__ticks = 1;
    37d8:	fe 01       	movw	r30, r28
    37da:	e5 5b       	subi	r30, 0xB5	; 181
    37dc:	ff 4f       	sbci	r31, 0xFF	; 255
    37de:	81 e0       	ldi	r24, 0x01	; 1
    37e0:	90 e0       	ldi	r25, 0x00	; 0
    37e2:	91 83       	std	Z+1, r25	; 0x01
    37e4:	80 83       	st	Z, r24
    37e6:	64 c0       	rjmp	.+200    	; 0x38b0 <Smart_Home+0xaca>
	else if (__tmp > 65535)
    37e8:	fe 01       	movw	r30, r28
    37ea:	e3 5b       	subi	r30, 0xB3	; 179
    37ec:	ff 4f       	sbci	r31, 0xFF	; 255
    37ee:	60 81       	ld	r22, Z
    37f0:	71 81       	ldd	r23, Z+1	; 0x01
    37f2:	82 81       	ldd	r24, Z+2	; 0x02
    37f4:	93 81       	ldd	r25, Z+3	; 0x03
    37f6:	20 e0       	ldi	r18, 0x00	; 0
    37f8:	3f ef       	ldi	r19, 0xFF	; 255
    37fa:	4f e7       	ldi	r20, 0x7F	; 127
    37fc:	57 e4       	ldi	r21, 0x47	; 71
    37fe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3802:	18 16       	cp	r1, r24
    3804:	0c f0       	brlt	.+2      	; 0x3808 <Smart_Home+0xa22>
    3806:	43 c0       	rjmp	.+134    	; 0x388e <Smart_Home+0xaa8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3808:	fe 01       	movw	r30, r28
    380a:	ef 5a       	subi	r30, 0xAF	; 175
    380c:	ff 4f       	sbci	r31, 0xFF	; 255
    380e:	60 81       	ld	r22, Z
    3810:	71 81       	ldd	r23, Z+1	; 0x01
    3812:	82 81       	ldd	r24, Z+2	; 0x02
    3814:	93 81       	ldd	r25, Z+3	; 0x03
    3816:	20 e0       	ldi	r18, 0x00	; 0
    3818:	30 e0       	ldi	r19, 0x00	; 0
    381a:	40 e2       	ldi	r20, 0x20	; 32
    381c:	51 e4       	ldi	r21, 0x41	; 65
    381e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3822:	dc 01       	movw	r26, r24
    3824:	cb 01       	movw	r24, r22
    3826:	8e 01       	movw	r16, r28
    3828:	05 5b       	subi	r16, 0xB5	; 181
    382a:	1f 4f       	sbci	r17, 0xFF	; 255
    382c:	bc 01       	movw	r22, r24
    382e:	cd 01       	movw	r24, r26
    3830:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3834:	dc 01       	movw	r26, r24
    3836:	cb 01       	movw	r24, r22
    3838:	f8 01       	movw	r30, r16
    383a:	91 83       	std	Z+1, r25	; 0x01
    383c:	80 83       	st	Z, r24
    383e:	1f c0       	rjmp	.+62     	; 0x387e <Smart_Home+0xa98>
    3840:	fe 01       	movw	r30, r28
    3842:	e7 5b       	subi	r30, 0xB7	; 183
    3844:	ff 4f       	sbci	r31, 0xFF	; 255
    3846:	88 ec       	ldi	r24, 0xC8	; 200
    3848:	90 e0       	ldi	r25, 0x00	; 0
    384a:	91 83       	std	Z+1, r25	; 0x01
    384c:	80 83       	st	Z, r24
    384e:	fe 01       	movw	r30, r28
    3850:	e7 5b       	subi	r30, 0xB7	; 183
    3852:	ff 4f       	sbci	r31, 0xFF	; 255
    3854:	80 81       	ld	r24, Z
    3856:	91 81       	ldd	r25, Z+1	; 0x01
    3858:	01 97       	sbiw	r24, 0x01	; 1
    385a:	f1 f7       	brne	.-4      	; 0x3858 <Smart_Home+0xa72>
    385c:	fe 01       	movw	r30, r28
    385e:	e7 5b       	subi	r30, 0xB7	; 183
    3860:	ff 4f       	sbci	r31, 0xFF	; 255
    3862:	91 83       	std	Z+1, r25	; 0x01
    3864:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3866:	de 01       	movw	r26, r28
    3868:	a5 5b       	subi	r26, 0xB5	; 181
    386a:	bf 4f       	sbci	r27, 0xFF	; 255
    386c:	fe 01       	movw	r30, r28
    386e:	e5 5b       	subi	r30, 0xB5	; 181
    3870:	ff 4f       	sbci	r31, 0xFF	; 255
    3872:	80 81       	ld	r24, Z
    3874:	91 81       	ldd	r25, Z+1	; 0x01
    3876:	01 97       	sbiw	r24, 0x01	; 1
    3878:	11 96       	adiw	r26, 0x01	; 1
    387a:	9c 93       	st	X, r25
    387c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    387e:	fe 01       	movw	r30, r28
    3880:	e5 5b       	subi	r30, 0xB5	; 181
    3882:	ff 4f       	sbci	r31, 0xFF	; 255
    3884:	80 81       	ld	r24, Z
    3886:	91 81       	ldd	r25, Z+1	; 0x01
    3888:	00 97       	sbiw	r24, 0x00	; 0
    388a:	d1 f6       	brne	.-76     	; 0x3840 <Smart_Home+0xa5a>
    388c:	27 c0       	rjmp	.+78     	; 0x38dc <Smart_Home+0xaf6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    388e:	8e 01       	movw	r16, r28
    3890:	05 5b       	subi	r16, 0xB5	; 181
    3892:	1f 4f       	sbci	r17, 0xFF	; 255
    3894:	fe 01       	movw	r30, r28
    3896:	e3 5b       	subi	r30, 0xB3	; 179
    3898:	ff 4f       	sbci	r31, 0xFF	; 255
    389a:	60 81       	ld	r22, Z
    389c:	71 81       	ldd	r23, Z+1	; 0x01
    389e:	82 81       	ldd	r24, Z+2	; 0x02
    38a0:	93 81       	ldd	r25, Z+3	; 0x03
    38a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38a6:	dc 01       	movw	r26, r24
    38a8:	cb 01       	movw	r24, r22
    38aa:	f8 01       	movw	r30, r16
    38ac:	91 83       	std	Z+1, r25	; 0x01
    38ae:	80 83       	st	Z, r24
    38b0:	de 01       	movw	r26, r28
    38b2:	a9 5b       	subi	r26, 0xB9	; 185
    38b4:	bf 4f       	sbci	r27, 0xFF	; 255
    38b6:	fe 01       	movw	r30, r28
    38b8:	e5 5b       	subi	r30, 0xB5	; 181
    38ba:	ff 4f       	sbci	r31, 0xFF	; 255
    38bc:	80 81       	ld	r24, Z
    38be:	91 81       	ldd	r25, Z+1	; 0x01
    38c0:	8d 93       	st	X+, r24
    38c2:	9c 93       	st	X, r25
    38c4:	fe 01       	movw	r30, r28
    38c6:	e9 5b       	subi	r30, 0xB9	; 185
    38c8:	ff 4f       	sbci	r31, 0xFF	; 255
    38ca:	80 81       	ld	r24, Z
    38cc:	91 81       	ldd	r25, Z+1	; 0x01
    38ce:	01 97       	sbiw	r24, 0x01	; 1
    38d0:	f1 f7       	brne	.-4      	; 0x38ce <Smart_Home+0xae8>
    38d2:	fe 01       	movw	r30, r28
    38d4:	e9 5b       	subi	r30, 0xB9	; 185
    38d6:	ff 4f       	sbci	r31, 0xFF	; 255
    38d8:	91 83       	std	Z+1, r25	; 0x01
    38da:	80 83       	st	Z, r24
		_delay_ms(500);
		HLCD_voidClearDisplay();
    38dc:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    38e0:	d2 c2       	rjmp	.+1444   	; 0x3e86 <Smart_Home+0x10a0>
		break;

		//fourth room
	case '7':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    38e2:	fe 01       	movw	r30, r28
    38e4:	e5 56       	subi	r30, 0x65	; 101
    38e6:	ff 4f       	sbci	r31, 0xFF	; 255
    38e8:	80 81       	ld	r24, Z
    38ea:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    38ee:	84 ef       	ldi	r24, 0xF4	; 244
    38f0:	90 e0       	ldi	r25, 0x00	; 0
    38f2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOn(DIO_PORTD, PIN6);
    38f6:	83 e0       	ldi	r24, 0x03	; 3
    38f8:	66 e0       	ldi	r22, 0x06	; 6
    38fa:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLED_voidTurnOn>
		MUART_voidSendStringSyncNonBlocking("Light ROOM4 ON\r\n");
    38fe:	8d ea       	ldi	r24, 0xAD	; 173
    3900:	91 e0       	ldi	r25, 0x01	; 1
    3902:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM4 ON");
    3906:	8e eb       	ldi	r24, 0xBE	; 190
    3908:	91 e0       	ldi	r25, 0x01	; 1
    390a:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    390e:	fe 01       	movw	r30, r28
    3910:	ed 5b       	subi	r30, 0xBD	; 189
    3912:	ff 4f       	sbci	r31, 0xFF	; 255
    3914:	80 e0       	ldi	r24, 0x00	; 0
    3916:	90 e0       	ldi	r25, 0x00	; 0
    3918:	aa ef       	ldi	r26, 0xFA	; 250
    391a:	b3 e4       	ldi	r27, 0x43	; 67
    391c:	80 83       	st	Z, r24
    391e:	91 83       	std	Z+1, r25	; 0x01
    3920:	a2 83       	std	Z+2, r26	; 0x02
    3922:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3924:	8e 01       	movw	r16, r28
    3926:	01 5c       	subi	r16, 0xC1	; 193
    3928:	1f 4f       	sbci	r17, 0xFF	; 255
    392a:	fe 01       	movw	r30, r28
    392c:	ed 5b       	subi	r30, 0xBD	; 189
    392e:	ff 4f       	sbci	r31, 0xFF	; 255
    3930:	60 81       	ld	r22, Z
    3932:	71 81       	ldd	r23, Z+1	; 0x01
    3934:	82 81       	ldd	r24, Z+2	; 0x02
    3936:	93 81       	ldd	r25, Z+3	; 0x03
    3938:	20 e0       	ldi	r18, 0x00	; 0
    393a:	30 e0       	ldi	r19, 0x00	; 0
    393c:	4a ef       	ldi	r20, 0xFA	; 250
    393e:	54 e4       	ldi	r21, 0x44	; 68
    3940:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3944:	dc 01       	movw	r26, r24
    3946:	cb 01       	movw	r24, r22
    3948:	f8 01       	movw	r30, r16
    394a:	80 83       	st	Z, r24
    394c:	91 83       	std	Z+1, r25	; 0x01
    394e:	a2 83       	std	Z+2, r26	; 0x02
    3950:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3952:	fe 01       	movw	r30, r28
    3954:	ff 96       	adiw	r30, 0x3f	; 63
    3956:	60 81       	ld	r22, Z
    3958:	71 81       	ldd	r23, Z+1	; 0x01
    395a:	82 81       	ldd	r24, Z+2	; 0x02
    395c:	93 81       	ldd	r25, Z+3	; 0x03
    395e:	20 e0       	ldi	r18, 0x00	; 0
    3960:	30 e0       	ldi	r19, 0x00	; 0
    3962:	40 e8       	ldi	r20, 0x80	; 128
    3964:	5f e3       	ldi	r21, 0x3F	; 63
    3966:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    396a:	88 23       	and	r24, r24
    396c:	2c f4       	brge	.+10     	; 0x3978 <Smart_Home+0xb92>
		__ticks = 1;
    396e:	81 e0       	ldi	r24, 0x01	; 1
    3970:	90 e0       	ldi	r25, 0x00	; 0
    3972:	9e af       	std	Y+62, r25	; 0x3e
    3974:	8d af       	std	Y+61, r24	; 0x3d
    3976:	46 c0       	rjmp	.+140    	; 0x3a04 <Smart_Home+0xc1e>
	else if (__tmp > 65535)
    3978:	fe 01       	movw	r30, r28
    397a:	ff 96       	adiw	r30, 0x3f	; 63
    397c:	60 81       	ld	r22, Z
    397e:	71 81       	ldd	r23, Z+1	; 0x01
    3980:	82 81       	ldd	r24, Z+2	; 0x02
    3982:	93 81       	ldd	r25, Z+3	; 0x03
    3984:	20 e0       	ldi	r18, 0x00	; 0
    3986:	3f ef       	ldi	r19, 0xFF	; 255
    3988:	4f e7       	ldi	r20, 0x7F	; 127
    398a:	57 e4       	ldi	r21, 0x47	; 71
    398c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3990:	18 16       	cp	r1, r24
    3992:	64 f5       	brge	.+88     	; 0x39ec <Smart_Home+0xc06>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3994:	fe 01       	movw	r30, r28
    3996:	ed 5b       	subi	r30, 0xBD	; 189
    3998:	ff 4f       	sbci	r31, 0xFF	; 255
    399a:	60 81       	ld	r22, Z
    399c:	71 81       	ldd	r23, Z+1	; 0x01
    399e:	82 81       	ldd	r24, Z+2	; 0x02
    39a0:	93 81       	ldd	r25, Z+3	; 0x03
    39a2:	20 e0       	ldi	r18, 0x00	; 0
    39a4:	30 e0       	ldi	r19, 0x00	; 0
    39a6:	40 e2       	ldi	r20, 0x20	; 32
    39a8:	51 e4       	ldi	r21, 0x41	; 65
    39aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39ae:	dc 01       	movw	r26, r24
    39b0:	cb 01       	movw	r24, r22
    39b2:	bc 01       	movw	r22, r24
    39b4:	cd 01       	movw	r24, r26
    39b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39ba:	dc 01       	movw	r26, r24
    39bc:	cb 01       	movw	r24, r22
    39be:	9e af       	std	Y+62, r25	; 0x3e
    39c0:	8d af       	std	Y+61, r24	; 0x3d
    39c2:	0f c0       	rjmp	.+30     	; 0x39e2 <Smart_Home+0xbfc>
    39c4:	88 ec       	ldi	r24, 0xC8	; 200
    39c6:	90 e0       	ldi	r25, 0x00	; 0
    39c8:	9c af       	std	Y+60, r25	; 0x3c
    39ca:	8b af       	std	Y+59, r24	; 0x3b
    39cc:	8b ad       	ldd	r24, Y+59	; 0x3b
    39ce:	9c ad       	ldd	r25, Y+60	; 0x3c
    39d0:	01 97       	sbiw	r24, 0x01	; 1
    39d2:	f1 f7       	brne	.-4      	; 0x39d0 <Smart_Home+0xbea>
    39d4:	9c af       	std	Y+60, r25	; 0x3c
    39d6:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39d8:	8d ad       	ldd	r24, Y+61	; 0x3d
    39da:	9e ad       	ldd	r25, Y+62	; 0x3e
    39dc:	01 97       	sbiw	r24, 0x01	; 1
    39de:	9e af       	std	Y+62, r25	; 0x3e
    39e0:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39e2:	8d ad       	ldd	r24, Y+61	; 0x3d
    39e4:	9e ad       	ldd	r25, Y+62	; 0x3e
    39e6:	00 97       	sbiw	r24, 0x00	; 0
    39e8:	69 f7       	brne	.-38     	; 0x39c4 <Smart_Home+0xbde>
    39ea:	16 c0       	rjmp	.+44     	; 0x3a18 <Smart_Home+0xc32>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39ec:	fe 01       	movw	r30, r28
    39ee:	ff 96       	adiw	r30, 0x3f	; 63
    39f0:	60 81       	ld	r22, Z
    39f2:	71 81       	ldd	r23, Z+1	; 0x01
    39f4:	82 81       	ldd	r24, Z+2	; 0x02
    39f6:	93 81       	ldd	r25, Z+3	; 0x03
    39f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39fc:	dc 01       	movw	r26, r24
    39fe:	cb 01       	movw	r24, r22
    3a00:	9e af       	std	Y+62, r25	; 0x3e
    3a02:	8d af       	std	Y+61, r24	; 0x3d
    3a04:	8d ad       	ldd	r24, Y+61	; 0x3d
    3a06:	9e ad       	ldd	r25, Y+62	; 0x3e
    3a08:	9a af       	std	Y+58, r25	; 0x3a
    3a0a:	89 af       	std	Y+57, r24	; 0x39
    3a0c:	89 ad       	ldd	r24, Y+57	; 0x39
    3a0e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3a10:	01 97       	sbiw	r24, 0x01	; 1
    3a12:	f1 f7       	brne	.-4      	; 0x3a10 <Smart_Home+0xc2a>
    3a14:	9a af       	std	Y+58, r25	; 0x3a
    3a16:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3a18:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3a1c:	34 c2       	rjmp	.+1128   	; 0x3e86 <Smart_Home+0x10a0>
		break;

	case '8':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    3a1e:	fe 01       	movw	r30, r28
    3a20:	e5 56       	subi	r30, 0x65	; 101
    3a22:	ff 4f       	sbci	r31, 0xFF	; 255
    3a24:	80 81       	ld	r24, Z
    3a26:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3a2a:	84 ef       	ldi	r24, 0xF4	; 244
    3a2c:	90 e0       	ldi	r25, 0x00	; 0
    3a2e:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLED_voidTurnOff(DIO_PORTD, PIN6);
    3a32:	83 e0       	ldi	r24, 0x03	; 3
    3a34:	66 e0       	ldi	r22, 0x06	; 6
    3a36:	0e 94 8e 16 	call	0x2d1c	; 0x2d1c <HLED_voidTurnOff>
		MUART_voidSendStringSyncNonBlocking("Light ROOM4 OFF\r\n");
    3a3a:	8d ec       	ldi	r24, 0xCD	; 205
    3a3c:	91 e0       	ldi	r25, 0x01	; 1
    3a3e:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Light ROOM4 OFF");
    3a42:	8f ed       	ldi	r24, 0xDF	; 223
    3a44:	91 e0       	ldi	r25, 0x01	; 1
    3a46:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3a4a:	80 e0       	ldi	r24, 0x00	; 0
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	aa ef       	ldi	r26, 0xFA	; 250
    3a50:	b3 e4       	ldi	r27, 0x43	; 67
    3a52:	8d ab       	std	Y+53, r24	; 0x35
    3a54:	9e ab       	std	Y+54, r25	; 0x36
    3a56:	af ab       	std	Y+55, r26	; 0x37
    3a58:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a5a:	6d a9       	ldd	r22, Y+53	; 0x35
    3a5c:	7e a9       	ldd	r23, Y+54	; 0x36
    3a5e:	8f a9       	ldd	r24, Y+55	; 0x37
    3a60:	98 ad       	ldd	r25, Y+56	; 0x38
    3a62:	20 e0       	ldi	r18, 0x00	; 0
    3a64:	30 e0       	ldi	r19, 0x00	; 0
    3a66:	4a ef       	ldi	r20, 0xFA	; 250
    3a68:	54 e4       	ldi	r21, 0x44	; 68
    3a6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a6e:	dc 01       	movw	r26, r24
    3a70:	cb 01       	movw	r24, r22
    3a72:	89 ab       	std	Y+49, r24	; 0x31
    3a74:	9a ab       	std	Y+50, r25	; 0x32
    3a76:	ab ab       	std	Y+51, r26	; 0x33
    3a78:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3a7a:	69 a9       	ldd	r22, Y+49	; 0x31
    3a7c:	7a a9       	ldd	r23, Y+50	; 0x32
    3a7e:	8b a9       	ldd	r24, Y+51	; 0x33
    3a80:	9c a9       	ldd	r25, Y+52	; 0x34
    3a82:	20 e0       	ldi	r18, 0x00	; 0
    3a84:	30 e0       	ldi	r19, 0x00	; 0
    3a86:	40 e8       	ldi	r20, 0x80	; 128
    3a88:	5f e3       	ldi	r21, 0x3F	; 63
    3a8a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3a8e:	88 23       	and	r24, r24
    3a90:	2c f4       	brge	.+10     	; 0x3a9c <Smart_Home+0xcb6>
		__ticks = 1;
    3a92:	81 e0       	ldi	r24, 0x01	; 1
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	98 ab       	std	Y+48, r25	; 0x30
    3a98:	8f a7       	std	Y+47, r24	; 0x2f
    3a9a:	3f c0       	rjmp	.+126    	; 0x3b1a <Smart_Home+0xd34>
	else if (__tmp > 65535)
    3a9c:	69 a9       	ldd	r22, Y+49	; 0x31
    3a9e:	7a a9       	ldd	r23, Y+50	; 0x32
    3aa0:	8b a9       	ldd	r24, Y+51	; 0x33
    3aa2:	9c a9       	ldd	r25, Y+52	; 0x34
    3aa4:	20 e0       	ldi	r18, 0x00	; 0
    3aa6:	3f ef       	ldi	r19, 0xFF	; 255
    3aa8:	4f e7       	ldi	r20, 0x7F	; 127
    3aaa:	57 e4       	ldi	r21, 0x47	; 71
    3aac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ab0:	18 16       	cp	r1, r24
    3ab2:	4c f5       	brge	.+82     	; 0x3b06 <Smart_Home+0xd20>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ab4:	6d a9       	ldd	r22, Y+53	; 0x35
    3ab6:	7e a9       	ldd	r23, Y+54	; 0x36
    3ab8:	8f a9       	ldd	r24, Y+55	; 0x37
    3aba:	98 ad       	ldd	r25, Y+56	; 0x38
    3abc:	20 e0       	ldi	r18, 0x00	; 0
    3abe:	30 e0       	ldi	r19, 0x00	; 0
    3ac0:	40 e2       	ldi	r20, 0x20	; 32
    3ac2:	51 e4       	ldi	r21, 0x41	; 65
    3ac4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ac8:	dc 01       	movw	r26, r24
    3aca:	cb 01       	movw	r24, r22
    3acc:	bc 01       	movw	r22, r24
    3ace:	cd 01       	movw	r24, r26
    3ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ad4:	dc 01       	movw	r26, r24
    3ad6:	cb 01       	movw	r24, r22
    3ad8:	98 ab       	std	Y+48, r25	; 0x30
    3ada:	8f a7       	std	Y+47, r24	; 0x2f
    3adc:	0f c0       	rjmp	.+30     	; 0x3afc <Smart_Home+0xd16>
    3ade:	88 ec       	ldi	r24, 0xC8	; 200
    3ae0:	90 e0       	ldi	r25, 0x00	; 0
    3ae2:	9e a7       	std	Y+46, r25	; 0x2e
    3ae4:	8d a7       	std	Y+45, r24	; 0x2d
    3ae6:	8d a5       	ldd	r24, Y+45	; 0x2d
    3ae8:	9e a5       	ldd	r25, Y+46	; 0x2e
    3aea:	01 97       	sbiw	r24, 0x01	; 1
    3aec:	f1 f7       	brne	.-4      	; 0x3aea <Smart_Home+0xd04>
    3aee:	9e a7       	std	Y+46, r25	; 0x2e
    3af0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3af2:	8f a5       	ldd	r24, Y+47	; 0x2f
    3af4:	98 a9       	ldd	r25, Y+48	; 0x30
    3af6:	01 97       	sbiw	r24, 0x01	; 1
    3af8:	98 ab       	std	Y+48, r25	; 0x30
    3afa:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3afc:	8f a5       	ldd	r24, Y+47	; 0x2f
    3afe:	98 a9       	ldd	r25, Y+48	; 0x30
    3b00:	00 97       	sbiw	r24, 0x00	; 0
    3b02:	69 f7       	brne	.-38     	; 0x3ade <Smart_Home+0xcf8>
    3b04:	14 c0       	rjmp	.+40     	; 0x3b2e <Smart_Home+0xd48>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b06:	69 a9       	ldd	r22, Y+49	; 0x31
    3b08:	7a a9       	ldd	r23, Y+50	; 0x32
    3b0a:	8b a9       	ldd	r24, Y+51	; 0x33
    3b0c:	9c a9       	ldd	r25, Y+52	; 0x34
    3b0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b12:	dc 01       	movw	r26, r24
    3b14:	cb 01       	movw	r24, r22
    3b16:	98 ab       	std	Y+48, r25	; 0x30
    3b18:	8f a7       	std	Y+47, r24	; 0x2f
    3b1a:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b1c:	98 a9       	ldd	r25, Y+48	; 0x30
    3b1e:	9c a7       	std	Y+44, r25	; 0x2c
    3b20:	8b a7       	std	Y+43, r24	; 0x2b
    3b22:	8b a5       	ldd	r24, Y+43	; 0x2b
    3b24:	9c a5       	ldd	r25, Y+44	; 0x2c
    3b26:	01 97       	sbiw	r24, 0x01	; 1
    3b28:	f1 f7       	brne	.-4      	; 0x3b26 <Smart_Home+0xd40>
    3b2a:	9c a7       	std	Y+44, r25	; 0x2c
    3b2c:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3b2e:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3b32:	a9 c1       	rjmp	.+850    	; 0x3e86 <Smart_Home+0x10a0>

		//the door
	case 'o':
	case 'O':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    3b34:	fe 01       	movw	r30, r28
    3b36:	e5 56       	subi	r30, 0x65	; 101
    3b38:	ff 4f       	sbci	r31, 0xFF	; 255
    3b3a:	80 81       	ld	r24, Z
    3b3c:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3b40:	84 ef       	ldi	r24, 0xF4	; 244
    3b42:	90 e0       	ldi	r25, 0x00	; 0
    3b44:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		MTIMER1_voidSetOCR1AValue(1000);
    3b48:	88 ee       	ldi	r24, 0xE8	; 232
    3b4a:	93 e0       	ldi	r25, 0x03	; 3
    3b4c:	0e 94 2a 21 	call	0x4254	; 0x4254 <MTIMER1_voidSetOCR1AValue>
		MUART_voidSendStringSyncNonBlocking("Door Is Opened\r\n");
    3b50:	8f ee       	ldi	r24, 0xEF	; 239
    3b52:	91 e0       	ldi	r25, 0x01	; 1
    3b54:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Door Is Opened");
    3b58:	80 e0       	ldi	r24, 0x00	; 0
    3b5a:	92 e0       	ldi	r25, 0x02	; 2
    3b5c:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3b60:	80 e0       	ldi	r24, 0x00	; 0
    3b62:	90 e0       	ldi	r25, 0x00	; 0
    3b64:	aa ef       	ldi	r26, 0xFA	; 250
    3b66:	b3 e4       	ldi	r27, 0x43	; 67
    3b68:	8f a3       	std	Y+39, r24	; 0x27
    3b6a:	98 a7       	std	Y+40, r25	; 0x28
    3b6c:	a9 a7       	std	Y+41, r26	; 0x29
    3b6e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b70:	6f a1       	ldd	r22, Y+39	; 0x27
    3b72:	78 a5       	ldd	r23, Y+40	; 0x28
    3b74:	89 a5       	ldd	r24, Y+41	; 0x29
    3b76:	9a a5       	ldd	r25, Y+42	; 0x2a
    3b78:	20 e0       	ldi	r18, 0x00	; 0
    3b7a:	30 e0       	ldi	r19, 0x00	; 0
    3b7c:	4a ef       	ldi	r20, 0xFA	; 250
    3b7e:	54 e4       	ldi	r21, 0x44	; 68
    3b80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b84:	dc 01       	movw	r26, r24
    3b86:	cb 01       	movw	r24, r22
    3b88:	8b a3       	std	Y+35, r24	; 0x23
    3b8a:	9c a3       	std	Y+36, r25	; 0x24
    3b8c:	ad a3       	std	Y+37, r26	; 0x25
    3b8e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3b90:	6b a1       	ldd	r22, Y+35	; 0x23
    3b92:	7c a1       	ldd	r23, Y+36	; 0x24
    3b94:	8d a1       	ldd	r24, Y+37	; 0x25
    3b96:	9e a1       	ldd	r25, Y+38	; 0x26
    3b98:	20 e0       	ldi	r18, 0x00	; 0
    3b9a:	30 e0       	ldi	r19, 0x00	; 0
    3b9c:	40 e8       	ldi	r20, 0x80	; 128
    3b9e:	5f e3       	ldi	r21, 0x3F	; 63
    3ba0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3ba4:	88 23       	and	r24, r24
    3ba6:	2c f4       	brge	.+10     	; 0x3bb2 <Smart_Home+0xdcc>
		__ticks = 1;
    3ba8:	81 e0       	ldi	r24, 0x01	; 1
    3baa:	90 e0       	ldi	r25, 0x00	; 0
    3bac:	9a a3       	std	Y+34, r25	; 0x22
    3bae:	89 a3       	std	Y+33, r24	; 0x21
    3bb0:	3f c0       	rjmp	.+126    	; 0x3c30 <Smart_Home+0xe4a>
	else if (__tmp > 65535)
    3bb2:	6b a1       	ldd	r22, Y+35	; 0x23
    3bb4:	7c a1       	ldd	r23, Y+36	; 0x24
    3bb6:	8d a1       	ldd	r24, Y+37	; 0x25
    3bb8:	9e a1       	ldd	r25, Y+38	; 0x26
    3bba:	20 e0       	ldi	r18, 0x00	; 0
    3bbc:	3f ef       	ldi	r19, 0xFF	; 255
    3bbe:	4f e7       	ldi	r20, 0x7F	; 127
    3bc0:	57 e4       	ldi	r21, 0x47	; 71
    3bc2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3bc6:	18 16       	cp	r1, r24
    3bc8:	4c f5       	brge	.+82     	; 0x3c1c <Smart_Home+0xe36>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bca:	6f a1       	ldd	r22, Y+39	; 0x27
    3bcc:	78 a5       	ldd	r23, Y+40	; 0x28
    3bce:	89 a5       	ldd	r24, Y+41	; 0x29
    3bd0:	9a a5       	ldd	r25, Y+42	; 0x2a
    3bd2:	20 e0       	ldi	r18, 0x00	; 0
    3bd4:	30 e0       	ldi	r19, 0x00	; 0
    3bd6:	40 e2       	ldi	r20, 0x20	; 32
    3bd8:	51 e4       	ldi	r21, 0x41	; 65
    3bda:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bde:	dc 01       	movw	r26, r24
    3be0:	cb 01       	movw	r24, r22
    3be2:	bc 01       	movw	r22, r24
    3be4:	cd 01       	movw	r24, r26
    3be6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3bea:	dc 01       	movw	r26, r24
    3bec:	cb 01       	movw	r24, r22
    3bee:	9a a3       	std	Y+34, r25	; 0x22
    3bf0:	89 a3       	std	Y+33, r24	; 0x21
    3bf2:	0f c0       	rjmp	.+30     	; 0x3c12 <Smart_Home+0xe2c>
    3bf4:	88 ec       	ldi	r24, 0xC8	; 200
    3bf6:	90 e0       	ldi	r25, 0x00	; 0
    3bf8:	98 a3       	std	Y+32, r25	; 0x20
    3bfa:	8f 8f       	std	Y+31, r24	; 0x1f
    3bfc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3bfe:	98 a1       	ldd	r25, Y+32	; 0x20
    3c00:	01 97       	sbiw	r24, 0x01	; 1
    3c02:	f1 f7       	brne	.-4      	; 0x3c00 <Smart_Home+0xe1a>
    3c04:	98 a3       	std	Y+32, r25	; 0x20
    3c06:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c08:	89 a1       	ldd	r24, Y+33	; 0x21
    3c0a:	9a a1       	ldd	r25, Y+34	; 0x22
    3c0c:	01 97       	sbiw	r24, 0x01	; 1
    3c0e:	9a a3       	std	Y+34, r25	; 0x22
    3c10:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c12:	89 a1       	ldd	r24, Y+33	; 0x21
    3c14:	9a a1       	ldd	r25, Y+34	; 0x22
    3c16:	00 97       	sbiw	r24, 0x00	; 0
    3c18:	69 f7       	brne	.-38     	; 0x3bf4 <Smart_Home+0xe0e>
    3c1a:	14 c0       	rjmp	.+40     	; 0x3c44 <Smart_Home+0xe5e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c1c:	6b a1       	ldd	r22, Y+35	; 0x23
    3c1e:	7c a1       	ldd	r23, Y+36	; 0x24
    3c20:	8d a1       	ldd	r24, Y+37	; 0x25
    3c22:	9e a1       	ldd	r25, Y+38	; 0x26
    3c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c28:	dc 01       	movw	r26, r24
    3c2a:	cb 01       	movw	r24, r22
    3c2c:	9a a3       	std	Y+34, r25	; 0x22
    3c2e:	89 a3       	std	Y+33, r24	; 0x21
    3c30:	89 a1       	ldd	r24, Y+33	; 0x21
    3c32:	9a a1       	ldd	r25, Y+34	; 0x22
    3c34:	9e 8f       	std	Y+30, r25	; 0x1e
    3c36:	8d 8f       	std	Y+29, r24	; 0x1d
    3c38:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c3a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3c3c:	01 97       	sbiw	r24, 0x01	; 1
    3c3e:	f1 f7       	brne	.-4      	; 0x3c3c <Smart_Home+0xe56>
    3c40:	9e 8f       	std	Y+30, r25	; 0x1e
    3c42:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3c44:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3c48:	1e c1       	rjmp	.+572    	; 0x3e86 <Smart_Home+0x10a0>
		break;

	case 'c':
	case 'C':

		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    3c4a:	fe 01       	movw	r30, r28
    3c4c:	e5 56       	subi	r30, 0x65	; 101
    3c4e:	ff 4f       	sbci	r31, 0xFF	; 255
    3c50:	80 81       	ld	r24, Z
    3c52:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3c56:	84 ef       	ldi	r24, 0xF4	; 244
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		MTIMER1_voidSetOCR1AValue(2000);
    3c5e:	80 ed       	ldi	r24, 0xD0	; 208
    3c60:	97 e0       	ldi	r25, 0x07	; 7
    3c62:	0e 94 2a 21 	call	0x4254	; 0x4254 <MTIMER1_voidSetOCR1AValue>
		MUART_voidSendStringSyncNonBlocking("Door Is Cloosed\r\n");
    3c66:	8f e0       	ldi	r24, 0x0F	; 15
    3c68:	92 e0       	ldi	r25, 0x02	; 2
    3c6a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Door Is Cloosed");
    3c6e:	81 e2       	ldi	r24, 0x21	; 33
    3c70:	92 e0       	ldi	r25, 0x02	; 2
    3c72:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3c76:	80 e0       	ldi	r24, 0x00	; 0
    3c78:	90 e0       	ldi	r25, 0x00	; 0
    3c7a:	aa ef       	ldi	r26, 0xFA	; 250
    3c7c:	b3 e4       	ldi	r27, 0x43	; 67
    3c7e:	89 8f       	std	Y+25, r24	; 0x19
    3c80:	9a 8f       	std	Y+26, r25	; 0x1a
    3c82:	ab 8f       	std	Y+27, r26	; 0x1b
    3c84:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c86:	69 8d       	ldd	r22, Y+25	; 0x19
    3c88:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3c8a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3c8c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3c8e:	20 e0       	ldi	r18, 0x00	; 0
    3c90:	30 e0       	ldi	r19, 0x00	; 0
    3c92:	4a ef       	ldi	r20, 0xFA	; 250
    3c94:	54 e4       	ldi	r21, 0x44	; 68
    3c96:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c9a:	dc 01       	movw	r26, r24
    3c9c:	cb 01       	movw	r24, r22
    3c9e:	8d 8b       	std	Y+21, r24	; 0x15
    3ca0:	9e 8b       	std	Y+22, r25	; 0x16
    3ca2:	af 8b       	std	Y+23, r26	; 0x17
    3ca4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3ca6:	6d 89       	ldd	r22, Y+21	; 0x15
    3ca8:	7e 89       	ldd	r23, Y+22	; 0x16
    3caa:	8f 89       	ldd	r24, Y+23	; 0x17
    3cac:	98 8d       	ldd	r25, Y+24	; 0x18
    3cae:	20 e0       	ldi	r18, 0x00	; 0
    3cb0:	30 e0       	ldi	r19, 0x00	; 0
    3cb2:	40 e8       	ldi	r20, 0x80	; 128
    3cb4:	5f e3       	ldi	r21, 0x3F	; 63
    3cb6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3cba:	88 23       	and	r24, r24
    3cbc:	2c f4       	brge	.+10     	; 0x3cc8 <Smart_Home+0xee2>
		__ticks = 1;
    3cbe:	81 e0       	ldi	r24, 0x01	; 1
    3cc0:	90 e0       	ldi	r25, 0x00	; 0
    3cc2:	9c 8b       	std	Y+20, r25	; 0x14
    3cc4:	8b 8b       	std	Y+19, r24	; 0x13
    3cc6:	3f c0       	rjmp	.+126    	; 0x3d46 <Smart_Home+0xf60>
	else if (__tmp > 65535)
    3cc8:	6d 89       	ldd	r22, Y+21	; 0x15
    3cca:	7e 89       	ldd	r23, Y+22	; 0x16
    3ccc:	8f 89       	ldd	r24, Y+23	; 0x17
    3cce:	98 8d       	ldd	r25, Y+24	; 0x18
    3cd0:	20 e0       	ldi	r18, 0x00	; 0
    3cd2:	3f ef       	ldi	r19, 0xFF	; 255
    3cd4:	4f e7       	ldi	r20, 0x7F	; 127
    3cd6:	57 e4       	ldi	r21, 0x47	; 71
    3cd8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3cdc:	18 16       	cp	r1, r24
    3cde:	4c f5       	brge	.+82     	; 0x3d32 <Smart_Home+0xf4c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ce0:	69 8d       	ldd	r22, Y+25	; 0x19
    3ce2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3ce4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3ce6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3ce8:	20 e0       	ldi	r18, 0x00	; 0
    3cea:	30 e0       	ldi	r19, 0x00	; 0
    3cec:	40 e2       	ldi	r20, 0x20	; 32
    3cee:	51 e4       	ldi	r21, 0x41	; 65
    3cf0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cf4:	dc 01       	movw	r26, r24
    3cf6:	cb 01       	movw	r24, r22
    3cf8:	bc 01       	movw	r22, r24
    3cfa:	cd 01       	movw	r24, r26
    3cfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d00:	dc 01       	movw	r26, r24
    3d02:	cb 01       	movw	r24, r22
    3d04:	9c 8b       	std	Y+20, r25	; 0x14
    3d06:	8b 8b       	std	Y+19, r24	; 0x13
    3d08:	0f c0       	rjmp	.+30     	; 0x3d28 <Smart_Home+0xf42>
    3d0a:	88 ec       	ldi	r24, 0xC8	; 200
    3d0c:	90 e0       	ldi	r25, 0x00	; 0
    3d0e:	9a 8b       	std	Y+18, r25	; 0x12
    3d10:	89 8b       	std	Y+17, r24	; 0x11
    3d12:	89 89       	ldd	r24, Y+17	; 0x11
    3d14:	9a 89       	ldd	r25, Y+18	; 0x12
    3d16:	01 97       	sbiw	r24, 0x01	; 1
    3d18:	f1 f7       	brne	.-4      	; 0x3d16 <Smart_Home+0xf30>
    3d1a:	9a 8b       	std	Y+18, r25	; 0x12
    3d1c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d1e:	8b 89       	ldd	r24, Y+19	; 0x13
    3d20:	9c 89       	ldd	r25, Y+20	; 0x14
    3d22:	01 97       	sbiw	r24, 0x01	; 1
    3d24:	9c 8b       	std	Y+20, r25	; 0x14
    3d26:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d28:	8b 89       	ldd	r24, Y+19	; 0x13
    3d2a:	9c 89       	ldd	r25, Y+20	; 0x14
    3d2c:	00 97       	sbiw	r24, 0x00	; 0
    3d2e:	69 f7       	brne	.-38     	; 0x3d0a <Smart_Home+0xf24>
    3d30:	14 c0       	rjmp	.+40     	; 0x3d5a <Smart_Home+0xf74>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d32:	6d 89       	ldd	r22, Y+21	; 0x15
    3d34:	7e 89       	ldd	r23, Y+22	; 0x16
    3d36:	8f 89       	ldd	r24, Y+23	; 0x17
    3d38:	98 8d       	ldd	r25, Y+24	; 0x18
    3d3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d3e:	dc 01       	movw	r26, r24
    3d40:	cb 01       	movw	r24, r22
    3d42:	9c 8b       	std	Y+20, r25	; 0x14
    3d44:	8b 8b       	std	Y+19, r24	; 0x13
    3d46:	8b 89       	ldd	r24, Y+19	; 0x13
    3d48:	9c 89       	ldd	r25, Y+20	; 0x14
    3d4a:	98 8b       	std	Y+16, r25	; 0x10
    3d4c:	8f 87       	std	Y+15, r24	; 0x0f
    3d4e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d50:	98 89       	ldd	r25, Y+16	; 0x10
    3d52:	01 97       	sbiw	r24, 0x01	; 1
    3d54:	f1 f7       	brne	.-4      	; 0x3d52 <Smart_Home+0xf6c>
    3d56:	98 8b       	std	Y+16, r25	; 0x10
    3d58:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(500);
		HLCD_voidClearDisplay();
    3d5a:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
    3d5e:	93 c0       	rjmp	.+294    	; 0x3e86 <Smart_Home+0x10a0>
		break;

	default:
	{
		MDIO_voidSetPinDirection(DIO_PORTB,PIN3,DIO_OUTPUT);
    3d60:	81 e0       	ldi	r24, 0x01	; 1
    3d62:	63 e0       	ldi	r22, 0x03	; 3
    3d64:	41 e0       	ldi	r20, 0x01	; 1
    3d66:	0e 94 bc 0a 	call	0x1578	; 0x1578 <MDIO_voidSetPinDirection>
		MUART_voidSendByteSyncBlocking(local_u8ReceivedData);
    3d6a:	fe 01       	movw	r30, r28
    3d6c:	e5 56       	subi	r30, 0x65	; 101
    3d6e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d70:	80 81       	ld	r24, Z
    3d72:	0e 94 20 23 	call	0x4640	; 0x4640 <MUART_voidSendByteSyncBlocking>
		MUART_voidSendStringSyncNonBlocking("\r\n");
    3d76:	84 ef       	ldi	r24, 0xF4	; 244
    3d78:	90 e0       	ldi	r25, 0x00	; 0
    3d7a:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		MUART_voidSendStringSyncNonBlocking("Its wrong chois please try again.\r\n");
    3d7e:	81 e3       	ldi	r24, 0x31	; 49
    3d80:	92 e0       	ldi	r25, 0x02	; 2
    3d82:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
		HLCD_voidDisplayString("Wrong chois!!");
    3d86:	85 e5       	ldi	r24, 0x55	; 85
    3d88:	92 e0       	ldi	r25, 0x02	; 2
    3d8a:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
		MTIMER0_voidSetOCR0Value(10000);
    3d8e:	80 e1       	ldi	r24, 0x10	; 16
    3d90:	0e 94 bc 20 	call	0x4178	; 0x4178 <MTIMER0_voidSetOCR0Value>
    3d94:	80 e0       	ldi	r24, 0x00	; 0
    3d96:	90 e0       	ldi	r25, 0x00	; 0
    3d98:	aa ef       	ldi	r26, 0xFA	; 250
    3d9a:	b3 e4       	ldi	r27, 0x43	; 67
    3d9c:	8b 87       	std	Y+11, r24	; 0x0b
    3d9e:	9c 87       	std	Y+12, r25	; 0x0c
    3da0:	ad 87       	std	Y+13, r26	; 0x0d
    3da2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3da4:	6b 85       	ldd	r22, Y+11	; 0x0b
    3da6:	7c 85       	ldd	r23, Y+12	; 0x0c
    3da8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3daa:	9e 85       	ldd	r25, Y+14	; 0x0e
    3dac:	20 e0       	ldi	r18, 0x00	; 0
    3dae:	30 e0       	ldi	r19, 0x00	; 0
    3db0:	4a ef       	ldi	r20, 0xFA	; 250
    3db2:	54 e4       	ldi	r21, 0x44	; 68
    3db4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3db8:	dc 01       	movw	r26, r24
    3dba:	cb 01       	movw	r24, r22
    3dbc:	8f 83       	std	Y+7, r24	; 0x07
    3dbe:	98 87       	std	Y+8, r25	; 0x08
    3dc0:	a9 87       	std	Y+9, r26	; 0x09
    3dc2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3dc4:	6f 81       	ldd	r22, Y+7	; 0x07
    3dc6:	78 85       	ldd	r23, Y+8	; 0x08
    3dc8:	89 85       	ldd	r24, Y+9	; 0x09
    3dca:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dcc:	20 e0       	ldi	r18, 0x00	; 0
    3dce:	30 e0       	ldi	r19, 0x00	; 0
    3dd0:	40 e8       	ldi	r20, 0x80	; 128
    3dd2:	5f e3       	ldi	r21, 0x3F	; 63
    3dd4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3dd8:	88 23       	and	r24, r24
    3dda:	2c f4       	brge	.+10     	; 0x3de6 <Smart_Home+0x1000>
		__ticks = 1;
    3ddc:	81 e0       	ldi	r24, 0x01	; 1
    3dde:	90 e0       	ldi	r25, 0x00	; 0
    3de0:	9e 83       	std	Y+6, r25	; 0x06
    3de2:	8d 83       	std	Y+5, r24	; 0x05
    3de4:	3f c0       	rjmp	.+126    	; 0x3e64 <Smart_Home+0x107e>
	else if (__tmp > 65535)
    3de6:	6f 81       	ldd	r22, Y+7	; 0x07
    3de8:	78 85       	ldd	r23, Y+8	; 0x08
    3dea:	89 85       	ldd	r24, Y+9	; 0x09
    3dec:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dee:	20 e0       	ldi	r18, 0x00	; 0
    3df0:	3f ef       	ldi	r19, 0xFF	; 255
    3df2:	4f e7       	ldi	r20, 0x7F	; 127
    3df4:	57 e4       	ldi	r21, 0x47	; 71
    3df6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3dfa:	18 16       	cp	r1, r24
    3dfc:	4c f5       	brge	.+82     	; 0x3e50 <Smart_Home+0x106a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3dfe:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e00:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e02:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e04:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e06:	20 e0       	ldi	r18, 0x00	; 0
    3e08:	30 e0       	ldi	r19, 0x00	; 0
    3e0a:	40 e2       	ldi	r20, 0x20	; 32
    3e0c:	51 e4       	ldi	r21, 0x41	; 65
    3e0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e12:	dc 01       	movw	r26, r24
    3e14:	cb 01       	movw	r24, r22
    3e16:	bc 01       	movw	r22, r24
    3e18:	cd 01       	movw	r24, r26
    3e1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e1e:	dc 01       	movw	r26, r24
    3e20:	cb 01       	movw	r24, r22
    3e22:	9e 83       	std	Y+6, r25	; 0x06
    3e24:	8d 83       	std	Y+5, r24	; 0x05
    3e26:	0f c0       	rjmp	.+30     	; 0x3e46 <Smart_Home+0x1060>
    3e28:	88 ec       	ldi	r24, 0xC8	; 200
    3e2a:	90 e0       	ldi	r25, 0x00	; 0
    3e2c:	9c 83       	std	Y+4, r25	; 0x04
    3e2e:	8b 83       	std	Y+3, r24	; 0x03
    3e30:	8b 81       	ldd	r24, Y+3	; 0x03
    3e32:	9c 81       	ldd	r25, Y+4	; 0x04
    3e34:	01 97       	sbiw	r24, 0x01	; 1
    3e36:	f1 f7       	brne	.-4      	; 0x3e34 <Smart_Home+0x104e>
    3e38:	9c 83       	std	Y+4, r25	; 0x04
    3e3a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e3c:	8d 81       	ldd	r24, Y+5	; 0x05
    3e3e:	9e 81       	ldd	r25, Y+6	; 0x06
    3e40:	01 97       	sbiw	r24, 0x01	; 1
    3e42:	9e 83       	std	Y+6, r25	; 0x06
    3e44:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e46:	8d 81       	ldd	r24, Y+5	; 0x05
    3e48:	9e 81       	ldd	r25, Y+6	; 0x06
    3e4a:	00 97       	sbiw	r24, 0x00	; 0
    3e4c:	69 f7       	brne	.-38     	; 0x3e28 <Smart_Home+0x1042>
    3e4e:	14 c0       	rjmp	.+40     	; 0x3e78 <Smart_Home+0x1092>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e50:	6f 81       	ldd	r22, Y+7	; 0x07
    3e52:	78 85       	ldd	r23, Y+8	; 0x08
    3e54:	89 85       	ldd	r24, Y+9	; 0x09
    3e56:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e5c:	dc 01       	movw	r26, r24
    3e5e:	cb 01       	movw	r24, r22
    3e60:	9e 83       	std	Y+6, r25	; 0x06
    3e62:	8d 83       	std	Y+5, r24	; 0x05
    3e64:	8d 81       	ldd	r24, Y+5	; 0x05
    3e66:	9e 81       	ldd	r25, Y+6	; 0x06
    3e68:	9a 83       	std	Y+2, r25	; 0x02
    3e6a:	89 83       	std	Y+1, r24	; 0x01
    3e6c:	89 81       	ldd	r24, Y+1	; 0x01
    3e6e:	9a 81       	ldd	r25, Y+2	; 0x02
    3e70:	01 97       	sbiw	r24, 0x01	; 1
    3e72:	f1 f7       	brne	.-4      	; 0x3e70 <Smart_Home+0x108a>
    3e74:	9a 83       	std	Y+2, r25	; 0x02
    3e76:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(500);
		MDIO_voidSetPinDirection(DIO_PORTB,PIN3,DIO_INPUT);
    3e78:	81 e0       	ldi	r24, 0x01	; 1
    3e7a:	63 e0       	ldi	r22, 0x03	; 3
    3e7c:	40 e0       	ldi	r20, 0x00	; 0
    3e7e:	0e 94 bc 0a 	call	0x1578	; 0x1578 <MDIO_voidSetPinDirection>
		HLCD_voidClearDisplay();
    3e82:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
	}

	}
}
    3e86:	c1 56       	subi	r28, 0x61	; 97
    3e88:	df 4f       	sbci	r29, 0xFF	; 255
    3e8a:	0f b6       	in	r0, 0x3f	; 63
    3e8c:	f8 94       	cli
    3e8e:	de bf       	out	0x3e, r29	; 62
    3e90:	0f be       	out	0x3f, r0	; 63
    3e92:	cd bf       	out	0x3d, r28	; 61
    3e94:	cf 91       	pop	r28
    3e96:	df 91       	pop	r29
    3e98:	1f 91       	pop	r17
    3e9a:	0f 91       	pop	r16
    3e9c:	08 95       	ret

00003e9e <Display_Menu>:

void Display_Menu(void){
    3e9e:	df 93       	push	r29
    3ea0:	cf 93       	push	r28
    3ea2:	cd b7       	in	r28, 0x3d	; 61
    3ea4:	de b7       	in	r29, 0x3e	; 62
	MUART_voidSendStringSyncNonBlocking("\r\n\r\nTo Turn ON the FirstRoom Press 1\r\nTo Turn OFF the FirstRoom Press 2\r\n");
    3ea6:	83 e6       	ldi	r24, 0x63	; 99
    3ea8:	92 e0       	ldi	r25, 0x02	; 2
    3eaa:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
	MUART_voidSendStringSyncNonBlocking("\r\nTo Turn ON the SecondRoom Press 3\r\nTo Turn OFF the SecondRoom Press 4\r\n");
    3eae:	8d ea       	ldi	r24, 0xAD	; 173
    3eb0:	92 e0       	ldi	r25, 0x02	; 2
    3eb2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
	MUART_voidSendStringSyncNonBlocking("\r\nTo Turn ON the ThirdRoom Press 5\r\nTo Turn OFF the ThirdRoom Press 6\r\n");
    3eb6:	87 ef       	ldi	r24, 0xF7	; 247
    3eb8:	92 e0       	ldi	r25, 0x02	; 2
    3eba:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
	MUART_voidSendStringSyncNonBlocking("\r\nTo Turn ON the FourthRoom Press 7\r\nTo Turn OFF the FourthRoom Press 8\r\n");
    3ebe:	8f e3       	ldi	r24, 0x3F	; 63
    3ec0:	93 e0       	ldi	r25, 0x03	; 3
    3ec2:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
	MUART_voidSendStringSyncNonBlocking("\r\nTo Open The Door Press o or O\r\nTo Close The Door Press c or C\r\n\r\n");
    3ec6:	89 e8       	ldi	r24, 0x89	; 137
    3ec8:	93 e0       	ldi	r25, 0x03	; 3
    3eca:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
}
    3ece:	cf 91       	pop	r28
    3ed0:	df 91       	pop	r29
    3ed2:	08 95       	ret

00003ed4 <Display_WelcomeMessage>:

void Display_WelcomeMessage(void){
    3ed4:	df 93       	push	r29
    3ed6:	cf 93       	push	r28
    3ed8:	cd b7       	in	r28, 0x3d	; 61
    3eda:	de b7       	in	r29, 0x3e	; 62
    3edc:	2e 97       	sbiw	r28, 0x0e	; 14
    3ede:	0f b6       	in	r0, 0x3f	; 63
    3ee0:	f8 94       	cli
    3ee2:	de bf       	out	0x3e, r29	; 62
    3ee4:	0f be       	out	0x3f, r0	; 63
    3ee6:	cd bf       	out	0x3d, r28	; 61
	MUART_voidSendStringSyncNonBlocking("Welcome to the Smart Home System!\r\n");
    3ee8:	8d ec       	ldi	r24, 0xCD	; 205
    3eea:	93 e0       	ldi	r25, 0x03	; 3
    3eec:	0e 94 c4 23 	call	0x4788	; 0x4788 <MUART_voidSendStringSyncNonBlocking>
	HLCD_voidDisplayString("Welcome Home...");
    3ef0:	81 ef       	ldi	r24, 0xF1	; 241
    3ef2:	93 e0       	ldi	r25, 0x03	; 3
    3ef4:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <HLCD_voidDisplayString>
    3ef8:	80 e0       	ldi	r24, 0x00	; 0
    3efa:	90 e0       	ldi	r25, 0x00	; 0
    3efc:	aa ef       	ldi	r26, 0xFA	; 250
    3efe:	b4 e4       	ldi	r27, 0x44	; 68
    3f00:	8b 87       	std	Y+11, r24	; 0x0b
    3f02:	9c 87       	std	Y+12, r25	; 0x0c
    3f04:	ad 87       	std	Y+13, r26	; 0x0d
    3f06:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f08:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f0a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f0e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f10:	20 e0       	ldi	r18, 0x00	; 0
    3f12:	30 e0       	ldi	r19, 0x00	; 0
    3f14:	4a ef       	ldi	r20, 0xFA	; 250
    3f16:	54 e4       	ldi	r21, 0x44	; 68
    3f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f1c:	dc 01       	movw	r26, r24
    3f1e:	cb 01       	movw	r24, r22
    3f20:	8f 83       	std	Y+7, r24	; 0x07
    3f22:	98 87       	std	Y+8, r25	; 0x08
    3f24:	a9 87       	std	Y+9, r26	; 0x09
    3f26:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3f28:	6f 81       	ldd	r22, Y+7	; 0x07
    3f2a:	78 85       	ldd	r23, Y+8	; 0x08
    3f2c:	89 85       	ldd	r24, Y+9	; 0x09
    3f2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f30:	20 e0       	ldi	r18, 0x00	; 0
    3f32:	30 e0       	ldi	r19, 0x00	; 0
    3f34:	40 e8       	ldi	r20, 0x80	; 128
    3f36:	5f e3       	ldi	r21, 0x3F	; 63
    3f38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3f3c:	88 23       	and	r24, r24
    3f3e:	2c f4       	brge	.+10     	; 0x3f4a <Display_WelcomeMessage+0x76>
		__ticks = 1;
    3f40:	81 e0       	ldi	r24, 0x01	; 1
    3f42:	90 e0       	ldi	r25, 0x00	; 0
    3f44:	9e 83       	std	Y+6, r25	; 0x06
    3f46:	8d 83       	std	Y+5, r24	; 0x05
    3f48:	3f c0       	rjmp	.+126    	; 0x3fc8 <Display_WelcomeMessage+0xf4>
	else if (__tmp > 65535)
    3f4a:	6f 81       	ldd	r22, Y+7	; 0x07
    3f4c:	78 85       	ldd	r23, Y+8	; 0x08
    3f4e:	89 85       	ldd	r24, Y+9	; 0x09
    3f50:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f52:	20 e0       	ldi	r18, 0x00	; 0
    3f54:	3f ef       	ldi	r19, 0xFF	; 255
    3f56:	4f e7       	ldi	r20, 0x7F	; 127
    3f58:	57 e4       	ldi	r21, 0x47	; 71
    3f5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3f5e:	18 16       	cp	r1, r24
    3f60:	4c f5       	brge	.+82     	; 0x3fb4 <Display_WelcomeMessage+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f62:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f64:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f66:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f68:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f6a:	20 e0       	ldi	r18, 0x00	; 0
    3f6c:	30 e0       	ldi	r19, 0x00	; 0
    3f6e:	40 e2       	ldi	r20, 0x20	; 32
    3f70:	51 e4       	ldi	r21, 0x41	; 65
    3f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f76:	dc 01       	movw	r26, r24
    3f78:	cb 01       	movw	r24, r22
    3f7a:	bc 01       	movw	r22, r24
    3f7c:	cd 01       	movw	r24, r26
    3f7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f82:	dc 01       	movw	r26, r24
    3f84:	cb 01       	movw	r24, r22
    3f86:	9e 83       	std	Y+6, r25	; 0x06
    3f88:	8d 83       	std	Y+5, r24	; 0x05
    3f8a:	0f c0       	rjmp	.+30     	; 0x3faa <Display_WelcomeMessage+0xd6>
    3f8c:	88 ec       	ldi	r24, 0xC8	; 200
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
    3f90:	9c 83       	std	Y+4, r25	; 0x04
    3f92:	8b 83       	std	Y+3, r24	; 0x03
    3f94:	8b 81       	ldd	r24, Y+3	; 0x03
    3f96:	9c 81       	ldd	r25, Y+4	; 0x04
    3f98:	01 97       	sbiw	r24, 0x01	; 1
    3f9a:	f1 f7       	brne	.-4      	; 0x3f98 <Display_WelcomeMessage+0xc4>
    3f9c:	9c 83       	std	Y+4, r25	; 0x04
    3f9e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3fa0:	8d 81       	ldd	r24, Y+5	; 0x05
    3fa2:	9e 81       	ldd	r25, Y+6	; 0x06
    3fa4:	01 97       	sbiw	r24, 0x01	; 1
    3fa6:	9e 83       	std	Y+6, r25	; 0x06
    3fa8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3faa:	8d 81       	ldd	r24, Y+5	; 0x05
    3fac:	9e 81       	ldd	r25, Y+6	; 0x06
    3fae:	00 97       	sbiw	r24, 0x00	; 0
    3fb0:	69 f7       	brne	.-38     	; 0x3f8c <Display_WelcomeMessage+0xb8>
    3fb2:	14 c0       	rjmp	.+40     	; 0x3fdc <Display_WelcomeMessage+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fb4:	6f 81       	ldd	r22, Y+7	; 0x07
    3fb6:	78 85       	ldd	r23, Y+8	; 0x08
    3fb8:	89 85       	ldd	r24, Y+9	; 0x09
    3fba:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fc0:	dc 01       	movw	r26, r24
    3fc2:	cb 01       	movw	r24, r22
    3fc4:	9e 83       	std	Y+6, r25	; 0x06
    3fc6:	8d 83       	std	Y+5, r24	; 0x05
    3fc8:	8d 81       	ldd	r24, Y+5	; 0x05
    3fca:	9e 81       	ldd	r25, Y+6	; 0x06
    3fcc:	9a 83       	std	Y+2, r25	; 0x02
    3fce:	89 83       	std	Y+1, r24	; 0x01
    3fd0:	89 81       	ldd	r24, Y+1	; 0x01
    3fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    3fd4:	01 97       	sbiw	r24, 0x01	; 1
    3fd6:	f1 f7       	brne	.-4      	; 0x3fd4 <Display_WelcomeMessage+0x100>
    3fd8:	9a 83       	std	Y+2, r25	; 0x02
    3fda:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2000);
	HLCD_voidClearDisplay();
    3fdc:	0e 94 d0 14 	call	0x29a0	; 0x29a0 <HLCD_voidClearDisplay>
}
    3fe0:	2e 96       	adiw	r28, 0x0e	; 14
    3fe2:	0f b6       	in	r0, 0x3f	; 63
    3fe4:	f8 94       	cli
    3fe6:	de bf       	out	0x3e, r29	; 62
    3fe8:	0f be       	out	0x3f, r0	; 63
    3fea:	cd bf       	out	0x3d, r28	; 61
    3fec:	cf 91       	pop	r28
    3fee:	df 91       	pop	r29
    3ff0:	08 95       	ret

00003ff2 <BuzzerOn>:

int BuzzerOn(const u8 Frequecy){
    3ff2:	df 93       	push	r29
    3ff4:	cf 93       	push	r28
    3ff6:	00 d0       	rcall	.+0      	; 0x3ff8 <BuzzerOn+0x6>
    3ff8:	0f 92       	push	r0
    3ffa:	cd b7       	in	r28, 0x3d	; 61
    3ffc:	de b7       	in	r29, 0x3e	; 62
    3ffe:	89 83       	std	Y+1, r24	; 0x01
	MDIO_voidSetPinDirection(DIO_PORTB,PIN3,DIO_OUTPUT);
    4000:	81 e0       	ldi	r24, 0x01	; 1
    4002:	63 e0       	ldi	r22, 0x03	; 3
    4004:	41 e0       	ldi	r20, 0x01	; 1
    4006:	0e 94 bc 0a 	call	0x1578	; 0x1578 <MDIO_voidSetPinDirection>
	MTIMER0_voidSetOCR0Value(Frequecy);
    400a:	89 81       	ldd	r24, Y+1	; 0x01
    400c:	0e 94 bc 20 	call	0x4178	; 0x4178 <MTIMER0_voidSetOCR0Value>
}
    4010:	0f 90       	pop	r0
    4012:	0f 90       	pop	r0
    4014:	0f 90       	pop	r0
    4016:	cf 91       	pop	r28
    4018:	df 91       	pop	r29
    401a:	08 95       	ret

0000401c <BuzzerOff>:

void BuzzerOff(void){
    401c:	df 93       	push	r29
    401e:	cf 93       	push	r28
    4020:	cd b7       	in	r28, 0x3d	; 61
    4022:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPinDirection(DIO_PORTB,PIN3,DIO_INPUT);
    4024:	81 e0       	ldi	r24, 0x01	; 1
    4026:	63 e0       	ldi	r22, 0x03	; 3
    4028:	40 e0       	ldi	r20, 0x00	; 0
    402a:	0e 94 bc 0a 	call	0x1578	; 0x1578 <MDIO_voidSetPinDirection>
}
    402e:	cf 91       	pop	r28
    4030:	df 91       	pop	r29
    4032:	08 95       	ret

00004034 <MTIMER0_voidInit>:
#define NULL 0
void (*TIMER0_OVF_CALLBACK)(void) = NULL;
void (*TIMER0_CTC_CALLBACK)(void) = NULL;

void MTIMER0_voidInit (void)
{
    4034:	df 93       	push	r29
    4036:	cf 93       	push	r28
    4038:	cd b7       	in	r28, 0x3d	; 61
    403a:	de b7       	in	r29, 0x3e	; 62
	TCCR0 |= (TIMER0_CLK | (OC0_MODE << 4));

#elif TIMER0_MODE == FAST_PWM_MODE

	// Set Wave Generation Form to 	FAST-PWM
	SET_BIT(TCCR0,3);
    403c:	a3 e5       	ldi	r26, 0x53	; 83
    403e:	b0 e0       	ldi	r27, 0x00	; 0
    4040:	e3 e5       	ldi	r30, 0x53	; 83
    4042:	f0 e0       	ldi	r31, 0x00	; 0
    4044:	80 81       	ld	r24, Z
    4046:	88 60       	ori	r24, 0x08	; 8
    4048:	8c 93       	st	X, r24
	SET_BIT(TCCR0,6);
    404a:	a3 e5       	ldi	r26, 0x53	; 83
    404c:	b0 e0       	ldi	r27, 0x00	; 0
    404e:	e3 e5       	ldi	r30, 0x53	; 83
    4050:	f0 e0       	ldi	r31, 0x00	; 0
    4052:	80 81       	ld	r24, Z
    4054:	80 64       	ori	r24, 0x40	; 64
    4056:	8c 93       	st	X, r24

	// Disable All Timer0 Interrupts
	CLR_BIT(TIMSK,1);
    4058:	a9 e5       	ldi	r26, 0x59	; 89
    405a:	b0 e0       	ldi	r27, 0x00	; 0
    405c:	e9 e5       	ldi	r30, 0x59	; 89
    405e:	f0 e0       	ldi	r31, 0x00	; 0
    4060:	80 81       	ld	r24, Z
    4062:	8d 7f       	andi	r24, 0xFD	; 253
    4064:	8c 93       	st	X, r24
	CLR_BIT(TIMSK,0);
    4066:	a9 e5       	ldi	r26, 0x59	; 89
    4068:	b0 e0       	ldi	r27, 0x00	; 0
    406a:	e9 e5       	ldi	r30, 0x59	; 89
    406c:	f0 e0       	ldi	r31, 0x00	; 0
    406e:	80 81       	ld	r24, Z
    4070:	8e 7f       	andi	r24, 0xFE	; 254
    4072:	8c 93       	st	X, r24

	// set OCR0 value
	OCR0 = OCR0_VALUE;
    4074:	ec e5       	ldi	r30, 0x5C	; 92
    4076:	f0 e0       	ldi	r31, 0x00	; 0
    4078:	87 ec       	ldi	r24, 0xC7	; 199
    407a:	80 83       	st	Z, r24

	// set oc0 configuration
	//start Timer by setting its CLK
	TCCR0 &= TIMER0_CLK_OCR_MASK;
    407c:	a3 e5       	ldi	r26, 0x53	; 83
    407e:	b0 e0       	ldi	r27, 0x00	; 0
    4080:	e3 e5       	ldi	r30, 0x53	; 83
    4082:	f0 e0       	ldi	r31, 0x00	; 0
    4084:	80 81       	ld	r24, Z
    4086:	88 7c       	andi	r24, 0xC8	; 200
    4088:	8c 93       	st	X, r24
	TCCR0 |= (TIMER0_CLK | (OC0_MODE << 4));
    408a:	a3 e5       	ldi	r26, 0x53	; 83
    408c:	b0 e0       	ldi	r27, 0x00	; 0
    408e:	e3 e5       	ldi	r30, 0x53	; 83
    4090:	f0 e0       	ldi	r31, 0x00	; 0
    4092:	80 81       	ld	r24, Z
    4094:	82 63       	ori	r24, 0x32	; 50
    4096:	8c 93       	st	X, r24

#endif
}
    4098:	cf 91       	pop	r28
    409a:	df 91       	pop	r29
    409c:	08 95       	ret

0000409e <MTIMER0_voidSetPreloadValue>:
void MTIMER0_voidSetPreloadValue (u8 A_u8NoOfTicks)
{
    409e:	df 93       	push	r29
    40a0:	cf 93       	push	r28
    40a2:	0f 92       	push	r0
    40a4:	cd b7       	in	r28, 0x3d	; 61
    40a6:	de b7       	in	r29, 0x3e	; 62
    40a8:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = A_u8NoOfTicks;
    40aa:	e2 e5       	ldi	r30, 0x52	; 82
    40ac:	f0 e0       	ldi	r31, 0x00	; 0
    40ae:	89 81       	ldd	r24, Y+1	; 0x01
    40b0:	80 83       	st	Z, r24
}
    40b2:	0f 90       	pop	r0
    40b4:	cf 91       	pop	r28
    40b6:	df 91       	pop	r29
    40b8:	08 95       	ret

000040ba <MTIMER0_voidSetOVFCallback>:
void MTIMER0_voidSetOVFCallback (void (*A_PtrToFunc)(void))
{
    40ba:	df 93       	push	r29
    40bc:	cf 93       	push	r28
    40be:	00 d0       	rcall	.+0      	; 0x40c0 <MTIMER0_voidSetOVFCallback+0x6>
    40c0:	cd b7       	in	r28, 0x3d	; 61
    40c2:	de b7       	in	r29, 0x3e	; 62
    40c4:	9a 83       	std	Y+2, r25	; 0x02
    40c6:	89 83       	std	Y+1, r24	; 0x01
	if (A_PtrToFunc != NULL)
    40c8:	89 81       	ldd	r24, Y+1	; 0x01
    40ca:	9a 81       	ldd	r25, Y+2	; 0x02
    40cc:	00 97       	sbiw	r24, 0x00	; 0
    40ce:	31 f0       	breq	.+12     	; 0x40dc <MTIMER0_voidSetOVFCallback+0x22>
	{
		TIMER0_OVF_CALLBACK = A_PtrToFunc;
    40d0:	89 81       	ldd	r24, Y+1	; 0x01
    40d2:	9a 81       	ldd	r25, Y+2	; 0x02
    40d4:	90 93 ef 04 	sts	0x04EF, r25
    40d8:	80 93 ee 04 	sts	0x04EE, r24
	}
}
    40dc:	0f 90       	pop	r0
    40de:	0f 90       	pop	r0
    40e0:	cf 91       	pop	r28
    40e2:	df 91       	pop	r29
    40e4:	08 95       	ret

000040e6 <__vector_11>:


void __vector_11(void)__attribute__((signal));
void __vector_11(void){
    40e6:	1f 92       	push	r1
    40e8:	0f 92       	push	r0
    40ea:	0f b6       	in	r0, 0x3f	; 63
    40ec:	0f 92       	push	r0
    40ee:	11 24       	eor	r1, r1
    40f0:	2f 93       	push	r18
    40f2:	3f 93       	push	r19
    40f4:	4f 93       	push	r20
    40f6:	5f 93       	push	r21
    40f8:	6f 93       	push	r22
    40fa:	7f 93       	push	r23
    40fc:	8f 93       	push	r24
    40fe:	9f 93       	push	r25
    4100:	af 93       	push	r26
    4102:	bf 93       	push	r27
    4104:	ef 93       	push	r30
    4106:	ff 93       	push	r31
    4108:	df 93       	push	r29
    410a:	cf 93       	push	r28
    410c:	cd b7       	in	r28, 0x3d	; 61
    410e:	de b7       	in	r29, 0x3e	; 62
	if (TIMER0_OVF_CALLBACK != NULL)
    4110:	80 91 ee 04 	lds	r24, 0x04EE
    4114:	90 91 ef 04 	lds	r25, 0x04EF
    4118:	00 97       	sbiw	r24, 0x00	; 0
    411a:	29 f0       	breq	.+10     	; 0x4126 <__vector_11+0x40>
	{
		TIMER0_OVF_CALLBACK();
    411c:	e0 91 ee 04 	lds	r30, 0x04EE
    4120:	f0 91 ef 04 	lds	r31, 0x04EF
    4124:	09 95       	icall
	}
}
    4126:	cf 91       	pop	r28
    4128:	df 91       	pop	r29
    412a:	ff 91       	pop	r31
    412c:	ef 91       	pop	r30
    412e:	bf 91       	pop	r27
    4130:	af 91       	pop	r26
    4132:	9f 91       	pop	r25
    4134:	8f 91       	pop	r24
    4136:	7f 91       	pop	r23
    4138:	6f 91       	pop	r22
    413a:	5f 91       	pop	r21
    413c:	4f 91       	pop	r20
    413e:	3f 91       	pop	r19
    4140:	2f 91       	pop	r18
    4142:	0f 90       	pop	r0
    4144:	0f be       	out	0x3f, r0	; 63
    4146:	0f 90       	pop	r0
    4148:	1f 90       	pop	r1
    414a:	18 95       	reti

0000414c <MTIMER0_voidSetCTCCallback>:
void MTIMER0_voidSetCTCCallback (void (*A_PtrToFunc)(void))
{
    414c:	df 93       	push	r29
    414e:	cf 93       	push	r28
    4150:	00 d0       	rcall	.+0      	; 0x4152 <MTIMER0_voidSetCTCCallback+0x6>
    4152:	cd b7       	in	r28, 0x3d	; 61
    4154:	de b7       	in	r29, 0x3e	; 62
    4156:	9a 83       	std	Y+2, r25	; 0x02
    4158:	89 83       	std	Y+1, r24	; 0x01
	if (A_PtrToFunc != NULL)
    415a:	89 81       	ldd	r24, Y+1	; 0x01
    415c:	9a 81       	ldd	r25, Y+2	; 0x02
    415e:	00 97       	sbiw	r24, 0x00	; 0
    4160:	31 f0       	breq	.+12     	; 0x416e <MTIMER0_voidSetCTCCallback+0x22>
	{
		TIMER0_CTC_CALLBACK = A_PtrToFunc;
    4162:	89 81       	ldd	r24, Y+1	; 0x01
    4164:	9a 81       	ldd	r25, Y+2	; 0x02
    4166:	90 93 f1 04 	sts	0x04F1, r25
    416a:	80 93 f0 04 	sts	0x04F0, r24
	}
}
    416e:	0f 90       	pop	r0
    4170:	0f 90       	pop	r0
    4172:	cf 91       	pop	r28
    4174:	df 91       	pop	r29
    4176:	08 95       	ret

00004178 <MTIMER0_voidSetOCR0Value>:
void MTIMER0_voidSetOCR0Value (u8 A_u8OCR0Value)
{
    4178:	df 93       	push	r29
    417a:	cf 93       	push	r28
    417c:	0f 92       	push	r0
    417e:	cd b7       	in	r28, 0x3d	; 61
    4180:	de b7       	in	r29, 0x3e	; 62
    4182:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = A_u8OCR0Value;
    4184:	ec e5       	ldi	r30, 0x5C	; 92
    4186:	f0 e0       	ldi	r31, 0x00	; 0
    4188:	89 81       	ldd	r24, Y+1	; 0x01
    418a:	80 83       	st	Z, r24
}
    418c:	0f 90       	pop	r0
    418e:	cf 91       	pop	r28
    4190:	df 91       	pop	r29
    4192:	08 95       	ret

00004194 <MTIMER0_voidStopTimer>:
void MTIMER0_voidStopTimer (void)
{
    4194:	df 93       	push	r29
    4196:	cf 93       	push	r28
    4198:	cd b7       	in	r28, 0x3d	; 61
    419a:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= TIMER0_CLK_MASK;
    419c:	a3 e5       	ldi	r26, 0x53	; 83
    419e:	b0 e0       	ldi	r27, 0x00	; 0
    41a0:	e3 e5       	ldi	r30, 0x53	; 83
    41a2:	f0 e0       	ldi	r31, 0x00	; 0
    41a4:	80 81       	ld	r24, Z
    41a6:	88 7f       	andi	r24, 0xF8	; 248
    41a8:	8c 93       	st	X, r24
}
    41aa:	cf 91       	pop	r28
    41ac:	df 91       	pop	r29
    41ae:	08 95       	ret

000041b0 <MTIMER1_voidInit>:
void MTIMER1_voidInit()
{
    41b0:	df 93       	push	r29
    41b2:	cf 93       	push	r28
    41b4:	cd b7       	in	r28, 0x3d	; 61
    41b6:	de b7       	in	r29, 0x3e	; 62
	//delect timer mode -->14
	CLR_BIT(TCCR1A,0);
    41b8:	af e4       	ldi	r26, 0x4F	; 79
    41ba:	b0 e0       	ldi	r27, 0x00	; 0
    41bc:	ef e4       	ldi	r30, 0x4F	; 79
    41be:	f0 e0       	ldi	r31, 0x00	; 0
    41c0:	80 81       	ld	r24, Z
    41c2:	8e 7f       	andi	r24, 0xFE	; 254
    41c4:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,1);
    41c6:	af e4       	ldi	r26, 0x4F	; 79
    41c8:	b0 e0       	ldi	r27, 0x00	; 0
    41ca:	ef e4       	ldi	r30, 0x4F	; 79
    41cc:	f0 e0       	ldi	r31, 0x00	; 0
    41ce:	80 81       	ld	r24, Z
    41d0:	82 60       	ori	r24, 0x02	; 2
    41d2:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,3);
    41d4:	ae e4       	ldi	r26, 0x4E	; 78
    41d6:	b0 e0       	ldi	r27, 0x00	; 0
    41d8:	ee e4       	ldi	r30, 0x4E	; 78
    41da:	f0 e0       	ldi	r31, 0x00	; 0
    41dc:	80 81       	ld	r24, Z
    41de:	88 60       	ori	r24, 0x08	; 8
    41e0:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,4);
    41e2:	ae e4       	ldi	r26, 0x4E	; 78
    41e4:	b0 e0       	ldi	r27, 0x00	; 0
    41e6:	ee e4       	ldi	r30, 0x4E	; 78
    41e8:	f0 e0       	ldi	r31, 0x00	; 0
    41ea:	80 81       	ld	r24, Z
    41ec:	80 61       	ori	r24, 0x10	; 16
    41ee:	8c 93       	st	X, r24

	//Non-Tnverting mode for OC1A
	CLR_BIT(TCCR1A,6);
    41f0:	af e4       	ldi	r26, 0x4F	; 79
    41f2:	b0 e0       	ldi	r27, 0x00	; 0
    41f4:	ef e4       	ldi	r30, 0x4F	; 79
    41f6:	f0 e0       	ldi	r31, 0x00	; 0
    41f8:	80 81       	ld	r24, Z
    41fa:	8f 7b       	andi	r24, 0xBF	; 191
    41fc:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,7);
    41fe:	af e4       	ldi	r26, 0x4F	; 79
    4200:	b0 e0       	ldi	r27, 0x00	; 0
    4202:	ef e4       	ldi	r30, 0x4F	; 79
    4204:	f0 e0       	ldi	r31, 0x00	; 0
    4206:	80 81       	ld	r24, Z
    4208:	80 68       	ori	r24, 0x80	; 128
    420a:	8c 93       	st	X, r24

	//ICR1 <-- 19999
	ICR1 = 19999;
    420c:	e6 e4       	ldi	r30, 0x46	; 70
    420e:	f0 e0       	ldi	r31, 0x00	; 0
    4210:	8f e1       	ldi	r24, 0x1F	; 31
    4212:	9e e4       	ldi	r25, 0x4E	; 78
    4214:	91 83       	std	Z+1, r25	; 0x01
    4216:	80 83       	st	Z, r24
	/*OCR1A <-- 1000
	 * 1000 --> 0 	degree
	 * 1500 --> 90 	degree
	 * 2000 --> 180 degree
	 */
	OCR1A = 1000;
    4218:	ea e4       	ldi	r30, 0x4A	; 74
    421a:	f0 e0       	ldi	r31, 0x00	; 0
    421c:	88 ee       	ldi	r24, 0xE8	; 232
    421e:	93 e0       	ldi	r25, 0x03	; 3
    4220:	91 83       	std	Z+1, r25	; 0x01
    4222:	80 83       	st	Z, r24

	//Start timer by setting its clock
	CLR_BIT(TCCR1B,0);
    4224:	ae e4       	ldi	r26, 0x4E	; 78
    4226:	b0 e0       	ldi	r27, 0x00	; 0
    4228:	ee e4       	ldi	r30, 0x4E	; 78
    422a:	f0 e0       	ldi	r31, 0x00	; 0
    422c:	80 81       	ld	r24, Z
    422e:	8e 7f       	andi	r24, 0xFE	; 254
    4230:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,1);
    4232:	ae e4       	ldi	r26, 0x4E	; 78
    4234:	b0 e0       	ldi	r27, 0x00	; 0
    4236:	ee e4       	ldi	r30, 0x4E	; 78
    4238:	f0 e0       	ldi	r31, 0x00	; 0
    423a:	80 81       	ld	r24, Z
    423c:	82 60       	ori	r24, 0x02	; 2
    423e:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,2);
    4240:	ae e4       	ldi	r26, 0x4E	; 78
    4242:	b0 e0       	ldi	r27, 0x00	; 0
    4244:	ee e4       	ldi	r30, 0x4E	; 78
    4246:	f0 e0       	ldi	r31, 0x00	; 0
    4248:	80 81       	ld	r24, Z
    424a:	8b 7f       	andi	r24, 0xFB	; 251
    424c:	8c 93       	st	X, r24

}
    424e:	cf 91       	pop	r28
    4250:	df 91       	pop	r29
    4252:	08 95       	ret

00004254 <MTIMER1_voidSetOCR1AValue>:
void MTIMER1_voidSetOCR1AValue(u16 A_u16value)
{
    4254:	df 93       	push	r29
    4256:	cf 93       	push	r28
    4258:	00 d0       	rcall	.+0      	; 0x425a <MTIMER1_voidSetOCR1AValue+0x6>
    425a:	cd b7       	in	r28, 0x3d	; 61
    425c:	de b7       	in	r29, 0x3e	; 62
    425e:	9a 83       	std	Y+2, r25	; 0x02
    4260:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = A_u16value;
    4262:	ea e4       	ldi	r30, 0x4A	; 74
    4264:	f0 e0       	ldi	r31, 0x00	; 0
    4266:	89 81       	ldd	r24, Y+1	; 0x01
    4268:	9a 81       	ldd	r25, Y+2	; 0x02
    426a:	91 83       	std	Z+1, r25	; 0x01
    426c:	80 83       	st	Z, r24
}
    426e:	0f 90       	pop	r0
    4270:	0f 90       	pop	r0
    4272:	cf 91       	pop	r28
    4274:	df 91       	pop	r29
    4276:	08 95       	ret

00004278 <MTIMER1_voidICUSWInit>:
void MTIMER1_voidICUSWInit()
{
    4278:	df 93       	push	r29
    427a:	cf 93       	push	r28
    427c:	cd b7       	in	r28, 0x3d	; 61
    427e:	de b7       	in	r29, 0x3e	; 62
	//Start timer by setting its clock
	CLR_BIT(TCCR1B,0);
    4280:	ae e4       	ldi	r26, 0x4E	; 78
    4282:	b0 e0       	ldi	r27, 0x00	; 0
    4284:	ee e4       	ldi	r30, 0x4E	; 78
    4286:	f0 e0       	ldi	r31, 0x00	; 0
    4288:	80 81       	ld	r24, Z
    428a:	8e 7f       	andi	r24, 0xFE	; 254
    428c:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,1);
    428e:	ae e4       	ldi	r26, 0x4E	; 78
    4290:	b0 e0       	ldi	r27, 0x00	; 0
    4292:	ee e4       	ldi	r30, 0x4E	; 78
    4294:	f0 e0       	ldi	r31, 0x00	; 0
    4296:	80 81       	ld	r24, Z
    4298:	82 60       	ori	r24, 0x02	; 2
    429a:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,2);
    429c:	ae e4       	ldi	r26, 0x4E	; 78
    429e:	b0 e0       	ldi	r27, 0x00	; 0
    42a0:	ee e4       	ldi	r30, 0x4E	; 78
    42a2:	f0 e0       	ldi	r31, 0x00	; 0
    42a4:	80 81       	ld	r24, Z
    42a6:	8b 7f       	andi	r24, 0xFB	; 251
    42a8:	8c 93       	st	X, r24
}
    42aa:	cf 91       	pop	r28
    42ac:	df 91       	pop	r29
    42ae:	08 95       	ret

000042b0 <MTIMER1_voidSetTimer1Value>:
void MTIMER1_voidSetTimer1Value(u16 A_u16Value)
{
    42b0:	df 93       	push	r29
    42b2:	cf 93       	push	r28
    42b4:	00 d0       	rcall	.+0      	; 0x42b6 <MTIMER1_voidSetTimer1Value+0x6>
    42b6:	cd b7       	in	r28, 0x3d	; 61
    42b8:	de b7       	in	r29, 0x3e	; 62
    42ba:	9a 83       	std	Y+2, r25	; 0x02
    42bc:	89 83       	std	Y+1, r24	; 0x01
	TCNT1= A_u16Value;
    42be:	ec e4       	ldi	r30, 0x4C	; 76
    42c0:	f0 e0       	ldi	r31, 0x00	; 0
    42c2:	89 81       	ldd	r24, Y+1	; 0x01
    42c4:	9a 81       	ldd	r25, Y+2	; 0x02
    42c6:	91 83       	std	Z+1, r25	; 0x01
    42c8:	80 83       	st	Z, r24
}
    42ca:	0f 90       	pop	r0
    42cc:	0f 90       	pop	r0
    42ce:	cf 91       	pop	r28
    42d0:	df 91       	pop	r29
    42d2:	08 95       	ret

000042d4 <MTIMER1_u16ReadTimer1Value>:
u16 MTIMER1_u16ReadTimer1Value(void)
{
    42d4:	df 93       	push	r29
    42d6:	cf 93       	push	r28
    42d8:	cd b7       	in	r28, 0x3d	; 61
    42da:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
    42dc:	ec e4       	ldi	r30, 0x4C	; 76
    42de:	f0 e0       	ldi	r31, 0x00	; 0
    42e0:	80 81       	ld	r24, Z
    42e2:	91 81       	ldd	r25, Z+1	; 0x01
}
    42e4:	cf 91       	pop	r28
    42e6:	df 91       	pop	r29
    42e8:	08 95       	ret

000042ea <TWI_voidInitMaster>:
#include "../include/MCAL/TWI/TWI_private.h"
#include "../include/MCAL/TWI/TWI_config.h"

/*Set Master Address to 0 if master will not be addressed*/
void TWI_voidInitMaster(u8 Copy_u8Address)
{
    42ea:	df 93       	push	r29
    42ec:	cf 93       	push	r28
    42ee:	0f 92       	push	r0
    42f0:	cd b7       	in	r28, 0x3d	; 61
    42f2:	de b7       	in	r29, 0x3e	; 62
    42f4:	89 83       	std	Y+1, r24	; 0x01
	/*Enable Acknowledge Bit*/
	SET_BIT(TWCR, TWCR_TWEA);
    42f6:	a6 e5       	ldi	r26, 0x56	; 86
    42f8:	b0 e0       	ldi	r27, 0x00	; 0
    42fa:	e6 e5       	ldi	r30, 0x56	; 86
    42fc:	f0 e0       	ldi	r31, 0x00	; 0
    42fe:	80 81       	ld	r24, Z
    4300:	80 64       	ori	r24, 0x40	; 64
    4302:	8c 93       	st	X, r24

	/*Set SCL frequency to 100KHz, with 8MHz system frequency*/
	/*1- Set TWBR = 2*/
	TWBR = 2;
    4304:	e0 e2       	ldi	r30, 0x20	; 32
    4306:	f0 e0       	ldi	r31, 0x00	; 0
    4308:	82 e0       	ldi	r24, 0x02	; 2
    430a:	80 83       	st	Z, r24
	/*2- Clear The Prescaler bit (TWPS0 - TWPS1)*/
	CLR_BIT(TWSR, TWSR_TWPS0);
    430c:	a1 e2       	ldi	r26, 0x21	; 33
    430e:	b0 e0       	ldi	r27, 0x00	; 0
    4310:	e1 e2       	ldi	r30, 0x21	; 33
    4312:	f0 e0       	ldi	r31, 0x00	; 0
    4314:	80 81       	ld	r24, Z
    4316:	8e 7f       	andi	r24, 0xFE	; 254
    4318:	8c 93       	st	X, r24
	CLR_BIT(TWSR, TWSR_TWPS1);
    431a:	a1 e2       	ldi	r26, 0x21	; 33
    431c:	b0 e0       	ldi	r27, 0x00	; 0
    431e:	e1 e2       	ldi	r30, 0x21	; 33
    4320:	f0 e0       	ldi	r31, 0x00	; 0
    4322:	80 81       	ld	r24, Z
    4324:	8d 7f       	andi	r24, 0xFD	; 253
    4326:	8c 93       	st	X, r24

	/*Check if the master node will be addressed or not*/
	if(Copy_u8Address == 0)
    4328:	89 81       	ldd	r24, Y+1	; 0x01
    432a:	88 23       	and	r24, r24
    432c:	29 f0       	breq	.+10     	; 0x4338 <TWI_voidInitMaster+0x4e>
		/*Do Nothing*/
	}
	else
	{
		/*Set The Required Address to The Master*/ //bits from 1 to 7
		TWAR = (Copy_u8Address << 1);
    432e:	e2 e2       	ldi	r30, 0x22	; 34
    4330:	f0 e0       	ldi	r31, 0x00	; 0
    4332:	89 81       	ldd	r24, Y+1	; 0x01
    4334:	88 0f       	add	r24, r24
    4336:	80 83       	st	Z, r24
	}

	/*Enable TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    4338:	a6 e5       	ldi	r26, 0x56	; 86
    433a:	b0 e0       	ldi	r27, 0x00	; 0
    433c:	e6 e5       	ldi	r30, 0x56	; 86
    433e:	f0 e0       	ldi	r31, 0x00	; 0
    4340:	80 81       	ld	r24, Z
    4342:	84 60       	ori	r24, 0x04	; 4
    4344:	8c 93       	st	X, r24
}
    4346:	0f 90       	pop	r0
    4348:	cf 91       	pop	r28
    434a:	df 91       	pop	r29
    434c:	08 95       	ret

0000434e <TWI_voidInitSlave>:

void TWI_voidInitSlave(u8 Copy_u8Address)
{
    434e:	df 93       	push	r29
    4350:	cf 93       	push	r28
    4352:	0f 92       	push	r0
    4354:	cd b7       	in	r28, 0x3d	; 61
    4356:	de b7       	in	r29, 0x3e	; 62
    4358:	89 83       	std	Y+1, r24	; 0x01
	/*Set The Required Address to The Slave*/
	TWAR = Copy_u8Address << 1;
    435a:	e2 e2       	ldi	r30, 0x22	; 34
    435c:	f0 e0       	ldi	r31, 0x00	; 0
    435e:	89 81       	ldd	r24, Y+1	; 0x01
    4360:	88 0f       	add	r24, r24
    4362:	80 83       	st	Z, r24

	/*Enable Acknowledge Bit*/
	SET_BIT(TWCR, TWCR_TWEA);
    4364:	a6 e5       	ldi	r26, 0x56	; 86
    4366:	b0 e0       	ldi	r27, 0x00	; 0
    4368:	e6 e5       	ldi	r30, 0x56	; 86
    436a:	f0 e0       	ldi	r31, 0x00	; 0
    436c:	80 81       	ld	r24, Z
    436e:	80 64       	ori	r24, 0x40	; 64
    4370:	8c 93       	st	X, r24

	/*Enable TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    4372:	a6 e5       	ldi	r26, 0x56	; 86
    4374:	b0 e0       	ldi	r27, 0x00	; 0
    4376:	e6 e5       	ldi	r30, 0x56	; 86
    4378:	f0 e0       	ldi	r31, 0x00	; 0
    437a:	80 81       	ld	r24, Z
    437c:	84 60       	ori	r24, 0x04	; 4
    437e:	8c 93       	st	X, r24
}
    4380:	0f 90       	pop	r0
    4382:	cf 91       	pop	r28
    4384:	df 91       	pop	r29
    4386:	08 95       	ret

00004388 <TWI_ErrorStatusSendStartConditionWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendStartConditionWithACK(void)
{
    4388:	df 93       	push	r29
    438a:	cf 93       	push	r28
    438c:	0f 92       	push	r0
    438e:	cd b7       	in	r28, 0x3d	; 61
    4390:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    4392:	19 82       	std	Y+1, r1	; 0x01

	/*Send Start Condition Bit*/
	SET_BIT(TWCR, TWCR_TWSTA);
    4394:	a6 e5       	ldi	r26, 0x56	; 86
    4396:	b0 e0       	ldi	r27, 0x00	; 0
    4398:	e6 e5       	ldi	r30, 0x56	; 86
    439a:	f0 e0       	ldi	r31, 0x00	; 0
    439c:	80 81       	ld	r24, Z
    439e:	80 62       	ori	r24, 0x20	; 32
    43a0:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    43a2:	a6 e5       	ldi	r26, 0x56	; 86
    43a4:	b0 e0       	ldi	r27, 0x00	; 0
    43a6:	e6 e5       	ldi	r30, 0x56	; 86
    43a8:	f0 e0       	ldi	r31, 0x00	; 0
    43aa:	80 81       	ld	r24, Z
    43ac:	80 68       	ori	r24, 0x80	; 128
    43ae:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    43b0:	e6 e5       	ldi	r30, 0x56	; 86
    43b2:	f0 e0       	ldi	r31, 0x00	; 0
    43b4:	80 81       	ld	r24, Z
    43b6:	88 23       	and	r24, r24
    43b8:	dc f7       	brge	.-10     	; 0x43b0 <TWI_ErrorStatusSendStartConditionWithACK+0x28>

	if((TWSR & STATUS_BIT_MASK) != START_ACK)
    43ba:	e1 e2       	ldi	r30, 0x21	; 33
    43bc:	f0 e0       	ldi	r31, 0x00	; 0
    43be:	80 81       	ld	r24, Z
    43c0:	88 2f       	mov	r24, r24
    43c2:	90 e0       	ldi	r25, 0x00	; 0
    43c4:	88 7f       	andi	r24, 0xF8	; 248
    43c6:	90 70       	andi	r25, 0x00	; 0
    43c8:	88 30       	cpi	r24, 0x08	; 8
    43ca:	91 05       	cpc	r25, r1
    43cc:	11 f0       	breq	.+4      	; 0x43d2 <TWI_ErrorStatusSendStartConditionWithACK+0x4a>
	{
		Local_ErrorStatus = StartConditionError;
    43ce:	81 e0       	ldi	r24, 0x01	; 1
    43d0:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*Do Nothing*/
	}
	return Local_ErrorStatus;
    43d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    43d4:	0f 90       	pop	r0
    43d6:	cf 91       	pop	r28
    43d8:	df 91       	pop	r29
    43da:	08 95       	ret

000043dc <TWI_ErrorStatusSendRepeatedStartConditionWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendRepeatedStartConditionWithACK(void)
{
    43dc:	df 93       	push	r29
    43de:	cf 93       	push	r28
    43e0:	0f 92       	push	r0
    43e2:	cd b7       	in	r28, 0x3d	; 61
    43e4:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    43e6:	19 82       	std	Y+1, r1	; 0x01
	// clear INT flag
	// Send Repeated Start Condition
	// Enable TWI
	TWCR |= (1 << TWCR_TWINT) | (1 << TWCR_TWSTA) | (1 << TWCR_TWEN);
    43e8:	a6 e5       	ldi	r26, 0x56	; 86
    43ea:	b0 e0       	ldi	r27, 0x00	; 0
    43ec:	e6 e5       	ldi	r30, 0x56	; 86
    43ee:	f0 e0       	ldi	r31, 0x00	; 0
    43f0:	80 81       	ld	r24, Z
    43f2:	84 6a       	ori	r24, 0xA4	; 164
    43f4:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	//	SET_BIT(TWCR, TWCR_TWINT);

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    43f6:	e6 e5       	ldi	r30, 0x56	; 86
    43f8:	f0 e0       	ldi	r31, 0x00	; 0
    43fa:	80 81       	ld	r24, Z
    43fc:	88 23       	and	r24, r24
    43fe:	dc f7       	brge	.-10     	; 0x43f6 <TWI_ErrorStatusSendRepeatedStartConditionWithACK+0x1a>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != REP_START_ACK)
    4400:	e1 e2       	ldi	r30, 0x21	; 33
    4402:	f0 e0       	ldi	r31, 0x00	; 0
    4404:	80 81       	ld	r24, Z
    4406:	88 2f       	mov	r24, r24
    4408:	90 e0       	ldi	r25, 0x00	; 0
    440a:	88 7f       	andi	r24, 0xF8	; 248
    440c:	90 70       	andi	r25, 0x00	; 0
    440e:	80 31       	cpi	r24, 0x10	; 16
    4410:	91 05       	cpc	r25, r1
    4412:	11 f0       	breq	.+4      	; 0x4418 <TWI_ErrorStatusSendRepeatedStartConditionWithACK+0x3c>
	{
		Local_ErrorStatus = RepeatedStartError;
    4414:	82 e0       	ldi	r24, 0x02	; 2
    4416:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*Do Nothing*/
	}
	return Local_ErrorStatus;
    4418:	89 81       	ldd	r24, Y+1	; 0x01
}
    441a:	0f 90       	pop	r0
    441c:	cf 91       	pop	r28
    441e:	df 91       	pop	r29
    4420:	08 95       	ret

00004422 <TWI_ErrorStatusSendSlaveAddressWithWriteACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendSlaveAddressWithWriteACK(u8 Copy_u8SlaveAddress)
{
    4422:	df 93       	push	r29
    4424:	cf 93       	push	r28
    4426:	00 d0       	rcall	.+0      	; 0x4428 <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x6>
    4428:	cd b7       	in	r28, 0x3d	; 61
    442a:	de b7       	in	r29, 0x3e	; 62
    442c:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    442e:	19 82       	std	Y+1, r1	; 0x01

	/*Set 7 bits slave address to the bus*/
	TWDR = (Copy_u8SlaveAddress << 1);
    4430:	e3 e2       	ldi	r30, 0x23	; 35
    4432:	f0 e0       	ldi	r31, 0x00	; 0
    4434:	8a 81       	ldd	r24, Y+2	; 0x02
    4436:	88 0f       	add	r24, r24
    4438:	80 83       	st	Z, r24

	/*Set The Write Request in the LSB in the data Register*/
	CLR_BIT(TWDR, TWDR_TWD0);
    443a:	a3 e2       	ldi	r26, 0x23	; 35
    443c:	b0 e0       	ldi	r27, 0x00	; 0
    443e:	e3 e2       	ldi	r30, 0x23	; 35
    4440:	f0 e0       	ldi	r31, 0x00	; 0
    4442:	80 81       	ld	r24, Z
    4444:	8e 7f       	andi	r24, 0xFE	; 254
    4446:	8c 93       	st	X, r24

	/*Clear The Start Condition Bit*/
	CLR_BIT(TWCR, TWCR_TWSTA);
    4448:	a6 e5       	ldi	r26, 0x56	; 86
    444a:	b0 e0       	ldi	r27, 0x00	; 0
    444c:	e6 e5       	ldi	r30, 0x56	; 86
    444e:	f0 e0       	ldi	r31, 0x00	; 0
    4450:	80 81       	ld	r24, Z
    4452:	8f 7d       	andi	r24, 0xDF	; 223
    4454:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    4456:	a6 e5       	ldi	r26, 0x56	; 86
    4458:	b0 e0       	ldi	r27, 0x00	; 0
    445a:	e6 e5       	ldi	r30, 0x56	; 86
    445c:	f0 e0       	ldi	r31, 0x00	; 0
    445e:	80 81       	ld	r24, Z
    4460:	80 68       	ori	r24, 0x80	; 128
    4462:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    4464:	e6 e5       	ldi	r30, 0x56	; 86
    4466:	f0 e0       	ldi	r31, 0x00	; 0
    4468:	80 81       	ld	r24, Z
    446a:	88 23       	and	r24, r24
    446c:	dc f7       	brge	.-10     	; 0x4464 <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x42>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_WR_ACK)
    446e:	e1 e2       	ldi	r30, 0x21	; 33
    4470:	f0 e0       	ldi	r31, 0x00	; 0
    4472:	80 81       	ld	r24, Z
    4474:	88 2f       	mov	r24, r24
    4476:	90 e0       	ldi	r25, 0x00	; 0
    4478:	88 7f       	andi	r24, 0xF8	; 248
    447a:	90 70       	andi	r25, 0x00	; 0
    447c:	88 31       	cpi	r24, 0x18	; 24
    447e:	91 05       	cpc	r25, r1
    4480:	11 f0       	breq	.+4      	; 0x4486 <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x64>
	{
		Local_ErrorStatus = SlaveAddressWithWriteError;
    4482:	83 e0       	ldi	r24, 0x03	; 3
    4484:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    4486:	89 81       	ldd	r24, Y+1	; 0x01
}
    4488:	0f 90       	pop	r0
    448a:	0f 90       	pop	r0
    448c:	cf 91       	pop	r28
    448e:	df 91       	pop	r29
    4490:	08 95       	ret

00004492 <TWI_ErrorStatusSendSlaveAddressWithReadACK>:



TWI_ErrorStatus_t TWI_ErrorStatusSendSlaveAddressWithReadACK(u8 Copy_u8SlaveAddress)
{
    4492:	df 93       	push	r29
    4494:	cf 93       	push	r28
    4496:	00 d0       	rcall	.+0      	; 0x4498 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x6>
    4498:	cd b7       	in	r28, 0x3d	; 61
    449a:	de b7       	in	r29, 0x3e	; 62
    449c:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    449e:	19 82       	std	Y+1, r1	; 0x01

	/*Set 7 bits slave address to the bus*/
	TWDR = Copy_u8SlaveAddress << 1;
    44a0:	e3 e2       	ldi	r30, 0x23	; 35
    44a2:	f0 e0       	ldi	r31, 0x00	; 0
    44a4:	8a 81       	ldd	r24, Y+2	; 0x02
    44a6:	88 0f       	add	r24, r24
    44a8:	80 83       	st	Z, r24

	/*Set The Read Request in the LSB in the data Register*/
	SET_BIT(TWDR, TWDR_TWD0);
    44aa:	a3 e2       	ldi	r26, 0x23	; 35
    44ac:	b0 e0       	ldi	r27, 0x00	; 0
    44ae:	e3 e2       	ldi	r30, 0x23	; 35
    44b0:	f0 e0       	ldi	r31, 0x00	; 0
    44b2:	80 81       	ld	r24, Z
    44b4:	81 60       	ori	r24, 0x01	; 1
    44b6:	8c 93       	st	X, r24

	/*Clear The Start Condition Bit*/
	CLR_BIT(TWCR, TWCR_TWSTA);
    44b8:	a6 e5       	ldi	r26, 0x56	; 86
    44ba:	b0 e0       	ldi	r27, 0x00	; 0
    44bc:	e6 e5       	ldi	r30, 0x56	; 86
    44be:	f0 e0       	ldi	r31, 0x00	; 0
    44c0:	80 81       	ld	r24, Z
    44c2:	8f 7d       	andi	r24, 0xDF	; 223
    44c4:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    44c6:	a6 e5       	ldi	r26, 0x56	; 86
    44c8:	b0 e0       	ldi	r27, 0x00	; 0
    44ca:	e6 e5       	ldi	r30, 0x56	; 86
    44cc:	f0 e0       	ldi	r31, 0x00	; 0
    44ce:	80 81       	ld	r24, Z
    44d0:	80 68       	ori	r24, 0x80	; 128
    44d2:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    44d4:	e6 e5       	ldi	r30, 0x56	; 86
    44d6:	f0 e0       	ldi	r31, 0x00	; 0
    44d8:	80 81       	ld	r24, Z
    44da:	88 23       	and	r24, r24
    44dc:	dc f7       	brge	.-10     	; 0x44d4 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x42>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_RD_ACK)
    44de:	e1 e2       	ldi	r30, 0x21	; 33
    44e0:	f0 e0       	ldi	r31, 0x00	; 0
    44e2:	80 81       	ld	r24, Z
    44e4:	88 2f       	mov	r24, r24
    44e6:	90 e0       	ldi	r25, 0x00	; 0
    44e8:	88 7f       	andi	r24, 0xF8	; 248
    44ea:	90 70       	andi	r25, 0x00	; 0
    44ec:	80 34       	cpi	r24, 0x40	; 64
    44ee:	91 05       	cpc	r25, r1
    44f0:	11 f0       	breq	.+4      	; 0x44f6 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x64>
	{
		Local_ErrorStatus = SlaveAddressWithReadError;
    44f2:	84 e0       	ldi	r24, 0x04	; 4
    44f4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    44f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    44f8:	0f 90       	pop	r0
    44fa:	0f 90       	pop	r0
    44fc:	cf 91       	pop	r28
    44fe:	df 91       	pop	r29
    4500:	08 95       	ret

00004502 <TWI_ErrorStatusMasterWriteDataByteWithACK>:




TWI_ErrorStatus_t TWI_ErrorStatusMasterWriteDataByteWithACK(u8 Copy_u8DataByte)
{
    4502:	df 93       	push	r29
    4504:	cf 93       	push	r28
    4506:	00 d0       	rcall	.+0      	; 0x4508 <TWI_ErrorStatusMasterWriteDataByteWithACK+0x6>
    4508:	cd b7       	in	r28, 0x3d	; 61
    450a:	de b7       	in	r29, 0x3e	; 62
    450c:	8a 83       	std	Y+2, r24	; 0x02

	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    450e:	19 82       	std	Y+1, r1	; 0x01

	/*Set The Data To The TWDR Register*/
	TWDR = Copy_u8DataByte;
    4510:	e3 e2       	ldi	r30, 0x23	; 35
    4512:	f0 e0       	ldi	r31, 0x00	; 0
    4514:	8a 81       	ldd	r24, Y+2	; 0x02
    4516:	80 83       	st	Z, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    4518:	a6 e5       	ldi	r26, 0x56	; 86
    451a:	b0 e0       	ldi	r27, 0x00	; 0
    451c:	e6 e5       	ldi	r30, 0x56	; 86
    451e:	f0 e0       	ldi	r31, 0x00	; 0
    4520:	80 81       	ld	r24, Z
    4522:	80 68       	ori	r24, 0x80	; 128
    4524:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    4526:	e6 e5       	ldi	r30, 0x56	; 86
    4528:	f0 e0       	ldi	r31, 0x00	; 0
    452a:	80 81       	ld	r24, Z
    452c:	88 23       	and	r24, r24
    452e:	dc f7       	brge	.-10     	; 0x4526 <TWI_ErrorStatusMasterWriteDataByteWithACK+0x24>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != MSTR_WR_BYTE_ACK)
    4530:	e1 e2       	ldi	r30, 0x21	; 33
    4532:	f0 e0       	ldi	r31, 0x00	; 0
    4534:	80 81       	ld	r24, Z
    4536:	88 2f       	mov	r24, r24
    4538:	90 e0       	ldi	r25, 0x00	; 0
    453a:	88 7f       	andi	r24, 0xF8	; 248
    453c:	90 70       	andi	r25, 0x00	; 0
    453e:	88 32       	cpi	r24, 0x28	; 40
    4540:	91 05       	cpc	r25, r1
    4542:	11 f0       	breq	.+4      	; 0x4548 <TWI_ErrorStatusMasterWriteDataByteWithACK+0x46>
	{
		Local_ErrorStatus = MasterWriteByteWithACKError;
    4544:	85 e0       	ldi	r24, 0x05	; 5
    4546:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    4548:	89 81       	ldd	r24, Y+1	; 0x01
}
    454a:	0f 90       	pop	r0
    454c:	0f 90       	pop	r0
    454e:	cf 91       	pop	r28
    4550:	df 91       	pop	r29
    4552:	08 95       	ret

00004554 <TWI_ErrorStatusMasterReadDataByteWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusMasterReadDataByteWithACK(u8 * Copy_pu8ReceivedByte)
{
    4554:	df 93       	push	r29
    4556:	cf 93       	push	r28
    4558:	00 d0       	rcall	.+0      	; 0x455a <TWI_ErrorStatusMasterReadDataByteWithACK+0x6>
    455a:	0f 92       	push	r0
    455c:	cd b7       	in	r28, 0x3d	; 61
    455e:	de b7       	in	r29, 0x3e	; 62
    4560:	9b 83       	std	Y+3, r25	; 0x03
    4562:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    4564:	19 82       	std	Y+1, r1	; 0x01

	/*Clear The TWINT Flag, To Make The Slave To Send its Data*/
	SET_BIT(TWCR, TWCR_TWINT);
    4566:	a6 e5       	ldi	r26, 0x56	; 86
    4568:	b0 e0       	ldi	r27, 0x00	; 0
    456a:	e6 e5       	ldi	r30, 0x56	; 86
    456c:	f0 e0       	ldi	r31, 0x00	; 0
    456e:	80 81       	ld	r24, Z
    4570:	80 68       	ori	r24, 0x80	; 128
    4572:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    4574:	e6 e5       	ldi	r30, 0x56	; 86
    4576:	f0 e0       	ldi	r31, 0x00	; 0
    4578:	80 81       	ld	r24, Z
    457a:	88 23       	and	r24, r24
    457c:	dc f7       	brge	.-10     	; 0x4574 <TWI_ErrorStatusMasterReadDataByteWithACK+0x20>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != MSTR_RD_BYTE_WITH_ACK)
    457e:	e1 e2       	ldi	r30, 0x21	; 33
    4580:	f0 e0       	ldi	r31, 0x00	; 0
    4582:	80 81       	ld	r24, Z
    4584:	88 2f       	mov	r24, r24
    4586:	90 e0       	ldi	r25, 0x00	; 0
    4588:	88 7f       	andi	r24, 0xF8	; 248
    458a:	90 70       	andi	r25, 0x00	; 0
    458c:	80 35       	cpi	r24, 0x50	; 80
    458e:	91 05       	cpc	r25, r1
    4590:	19 f0       	breq	.+6      	; 0x4598 <TWI_ErrorStatusMasterReadDataByteWithACK+0x44>
	{
		Local_ErrorStatus = MasterReadByteWithACKError;
    4592:	86 e0       	ldi	r24, 0x06	; 6
    4594:	89 83       	std	Y+1, r24	; 0x01
    4596:	06 c0       	rjmp	.+12     	; 0x45a4 <TWI_ErrorStatusMasterReadDataByteWithACK+0x50>
	}
	else
	{
		/*Read The Received Data*/
		*Copy_pu8ReceivedByte = TWDR;
    4598:	e3 e2       	ldi	r30, 0x23	; 35
    459a:	f0 e0       	ldi	r31, 0x00	; 0
    459c:	80 81       	ld	r24, Z
    459e:	ea 81       	ldd	r30, Y+2	; 0x02
    45a0:	fb 81       	ldd	r31, Y+3	; 0x03
    45a2:	80 83       	st	Z, r24
	}

	return Local_ErrorStatus;
    45a4:	89 81       	ldd	r24, Y+1	; 0x01

}
    45a6:	0f 90       	pop	r0
    45a8:	0f 90       	pop	r0
    45aa:	0f 90       	pop	r0
    45ac:	cf 91       	pop	r28
    45ae:	df 91       	pop	r29
    45b0:	08 95       	ret

000045b2 <TWI_voidSendStopCondition>:


void TWI_voidSendStopCondition(void)
{
    45b2:	df 93       	push	r29
    45b4:	cf 93       	push	r28
    45b6:	cd b7       	in	r28, 0x3d	; 61
    45b8:	de b7       	in	r29, 0x3e	; 62
	/*Send a stop condition on the bus*/
	SET_BIT(TWCR, TWCR_TWSTO);
    45ba:	a6 e5       	ldi	r26, 0x56	; 86
    45bc:	b0 e0       	ldi	r27, 0x00	; 0
    45be:	e6 e5       	ldi	r30, 0x56	; 86
    45c0:	f0 e0       	ldi	r31, 0x00	; 0
    45c2:	80 81       	ld	r24, Z
    45c4:	80 61       	ori	r24, 0x10	; 16
    45c6:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    45c8:	a6 e5       	ldi	r26, 0x56	; 86
    45ca:	b0 e0       	ldi	r27, 0x00	; 0
    45cc:	e6 e5       	ldi	r30, 0x56	; 86
    45ce:	f0 e0       	ldi	r31, 0x00	; 0
    45d0:	80 81       	ld	r24, Z
    45d2:	80 68       	ori	r24, 0x80	; 128
    45d4:	8c 93       	st	X, r24
}
    45d6:	cf 91       	pop	r28
    45d8:	df 91       	pop	r29
    45da:	08 95       	ret

000045dc <MUART_voidInit>:
#define NULL 0

static void (*FuncPtr[3]) (void) = {NULL,NULL,NULL};

void MUART_voidInit(void)
{
    45dc:	df 93       	push	r29
    45de:	cf 93       	push	r28
    45e0:	00 d0       	rcall	.+0      	; 0x45e2 <MUART_voidInit+0x6>
    45e2:	cd b7       	in	r28, 0x3d	; 61
    45e4:	de b7       	in	r29, 0x3e	; 62
	u16 local_u16BaudRate = BAUD_RATE_EQUATION;
    45e6:	83 e3       	ldi	r24, 0x33	; 51
    45e8:	90 e0       	ldi	r25, 0x00	; 0
    45ea:	9a 83       	std	Y+2, r25	; 0x02
    45ec:	89 83       	std	Y+1, r24	; 0x01
	// Set Baudrate
	UBRRL = (u8) local_u16BaudRate;
    45ee:	e9 e2       	ldi	r30, 0x29	; 41
    45f0:	f0 e0       	ldi	r31, 0x00	; 0
    45f2:	89 81       	ldd	r24, Y+1	; 0x01
    45f4:	80 83       	st	Z, r24
	UBRRH = (u8) (local_u16BaudRate >> 8);
    45f6:	e0 e4       	ldi	r30, 0x40	; 64
    45f8:	f0 e0       	ldi	r31, 0x00	; 0
    45fa:	89 81       	ldd	r24, Y+1	; 0x01
    45fc:	9a 81       	ldd	r25, Y+2	; 0x02
    45fe:	89 2f       	mov	r24, r25
    4600:	99 27       	eor	r25, r25
    4602:	80 83       	st	Z, r24

	// Character Size 8-bit
	CLR_BIT(UCSRB,2);
    4604:	aa e2       	ldi	r26, 0x2A	; 42
    4606:	b0 e0       	ldi	r27, 0x00	; 0
    4608:	ea e2       	ldi	r30, 0x2A	; 42
    460a:	f0 e0       	ldi	r31, 0x00	; 0
    460c:	80 81       	ld	r24, Z
    460e:	8b 7f       	andi	r24, 0xFB	; 251
    4610:	8c 93       	st	X, r24

	// Character Size 8-bit
	// Mode Asynchronous operation
	// Parity Disabled
	// 1 Stop Bit
	UCSRC = CONC_BIT(1,0,0,0,0,1,1,0);
    4612:	e0 e4       	ldi	r30, 0x40	; 64
    4614:	f0 e0       	ldi	r31, 0x00	; 0
    4616:	86 e8       	ldi	r24, 0x86	; 134
    4618:	80 83       	st	Z, r24

	// Enable Receiver
	// Enable Transmitter
	SET_BIT(UCSRB,3);
    461a:	aa e2       	ldi	r26, 0x2A	; 42
    461c:	b0 e0       	ldi	r27, 0x00	; 0
    461e:	ea e2       	ldi	r30, 0x2A	; 42
    4620:	f0 e0       	ldi	r31, 0x00	; 0
    4622:	80 81       	ld	r24, Z
    4624:	88 60       	ori	r24, 0x08	; 8
    4626:	8c 93       	st	X, r24
	SET_BIT(UCSRB,4);
    4628:	aa e2       	ldi	r26, 0x2A	; 42
    462a:	b0 e0       	ldi	r27, 0x00	; 0
    462c:	ea e2       	ldi	r30, 0x2A	; 42
    462e:	f0 e0       	ldi	r31, 0x00	; 0
    4630:	80 81       	ld	r24, Z
    4632:	80 61       	ori	r24, 0x10	; 16
    4634:	8c 93       	st	X, r24
}
    4636:	0f 90       	pop	r0
    4638:	0f 90       	pop	r0
    463a:	cf 91       	pop	r28
    463c:	df 91       	pop	r29
    463e:	08 95       	ret

00004640 <MUART_voidSendByteSyncBlocking>:


void MUART_voidSendByteSyncBlocking (u8 A_u8DataByte)
{
    4640:	df 93       	push	r29
    4642:	cf 93       	push	r28
    4644:	0f 92       	push	r0
    4646:	cd b7       	in	r28, 0x3d	; 61
    4648:	de b7       	in	r29, 0x3e	; 62
    464a:	89 83       	std	Y+1, r24	; 0x01
	// wait until UDR is empty
	while (GET_BIT(UCSRA,5)==0);
    464c:	eb e2       	ldi	r30, 0x2B	; 43
    464e:	f0 e0       	ldi	r31, 0x00	; 0
    4650:	80 81       	ld	r24, Z
    4652:	82 95       	swap	r24
    4654:	86 95       	lsr	r24
    4656:	87 70       	andi	r24, 0x07	; 7
    4658:	88 2f       	mov	r24, r24
    465a:	90 e0       	ldi	r25, 0x00	; 0
    465c:	81 70       	andi	r24, 0x01	; 1
    465e:	90 70       	andi	r25, 0x00	; 0
    4660:	00 97       	sbiw	r24, 0x00	; 0
    4662:	a1 f3       	breq	.-24     	; 0x464c <MUART_voidSendByteSyncBlocking+0xc>

	// Set Data into Tx Register and start Transmission
	UDR = A_u8DataByte;
    4664:	ec e2       	ldi	r30, 0x2C	; 44
    4666:	f0 e0       	ldi	r31, 0x00	; 0
    4668:	89 81       	ldd	r24, Y+1	; 0x01
    466a:	80 83       	st	Z, r24

	// wait until UDR is empty
	while (GET_BIT(UCSRA,5)==0);
    466c:	eb e2       	ldi	r30, 0x2B	; 43
    466e:	f0 e0       	ldi	r31, 0x00	; 0
    4670:	80 81       	ld	r24, Z
    4672:	82 95       	swap	r24
    4674:	86 95       	lsr	r24
    4676:	87 70       	andi	r24, 0x07	; 7
    4678:	88 2f       	mov	r24, r24
    467a:	90 e0       	ldi	r25, 0x00	; 0
    467c:	81 70       	andi	r24, 0x01	; 1
    467e:	90 70       	andi	r25, 0x00	; 0
    4680:	00 97       	sbiw	r24, 0x00	; 0
    4682:	a1 f3       	breq	.-24     	; 0x466c <MUART_voidSendByteSyncBlocking+0x2c>

	// Clear transmit Interrupt flag
	SET_BIT(UCSRA,6);
    4684:	ab e2       	ldi	r26, 0x2B	; 43
    4686:	b0 e0       	ldi	r27, 0x00	; 0
    4688:	eb e2       	ldi	r30, 0x2B	; 43
    468a:	f0 e0       	ldi	r31, 0x00	; 0
    468c:	80 81       	ld	r24, Z
    468e:	80 64       	ori	r24, 0x40	; 64
    4690:	8c 93       	st	X, r24

}
    4692:	0f 90       	pop	r0
    4694:	cf 91       	pop	r28
    4696:	df 91       	pop	r29
    4698:	08 95       	ret

0000469a <MUART_voidSendByteSyncNonBlocking>:

void MUART_voidSendByteSyncNonBlocking (u8 A_u8DataByte)
{
    469a:	df 93       	push	r29
    469c:	cf 93       	push	r28
    469e:	00 d0       	rcall	.+0      	; 0x46a0 <MUART_voidSendByteSyncNonBlocking+0x6>
    46a0:	00 d0       	rcall	.+0      	; 0x46a2 <MUART_voidSendByteSyncNonBlocking+0x8>
    46a2:	0f 92       	push	r0
    46a4:	cd b7       	in	r28, 0x3d	; 61
    46a6:	de b7       	in	r29, 0x3e	; 62
    46a8:	8d 83       	std	Y+5, r24	; 0x05
	u32 local_u32Timeout=0;
    46aa:	19 82       	std	Y+1, r1	; 0x01
    46ac:	1a 82       	std	Y+2, r1	; 0x02
    46ae:	1b 82       	std	Y+3, r1	; 0x03
    46b0:	1c 82       	std	Y+4, r1	; 0x04
    46b2:	17 c0       	rjmp	.+46     	; 0x46e2 <MUART_voidSendByteSyncNonBlocking+0x48>

	// wait until UDR is empty
	while (GET_BIT(UCSRA,5)==0)
	{
		local_u32Timeout++;
    46b4:	89 81       	ldd	r24, Y+1	; 0x01
    46b6:	9a 81       	ldd	r25, Y+2	; 0x02
    46b8:	ab 81       	ldd	r26, Y+3	; 0x03
    46ba:	bc 81       	ldd	r27, Y+4	; 0x04
    46bc:	01 96       	adiw	r24, 0x01	; 1
    46be:	a1 1d       	adc	r26, r1
    46c0:	b1 1d       	adc	r27, r1
    46c2:	89 83       	std	Y+1, r24	; 0x01
    46c4:	9a 83       	std	Y+2, r25	; 0x02
    46c6:	ab 83       	std	Y+3, r26	; 0x03
    46c8:	bc 83       	std	Y+4, r27	; 0x04
		if (local_u32Timeout == NON_BLOCKING_TIME_OUT)
    46ca:	89 81       	ldd	r24, Y+1	; 0x01
    46cc:	9a 81       	ldd	r25, Y+2	; 0x02
    46ce:	ab 81       	ldd	r26, Y+3	; 0x03
    46d0:	bc 81       	ldd	r27, Y+4	; 0x04
    46d2:	88 38       	cpi	r24, 0x88	; 136
    46d4:	23 e1       	ldi	r18, 0x13	; 19
    46d6:	92 07       	cpc	r25, r18
    46d8:	20 e0       	ldi	r18, 0x00	; 0
    46da:	a2 07       	cpc	r26, r18
    46dc:	20 e0       	ldi	r18, 0x00	; 0
    46de:	b2 07       	cpc	r27, r18
    46e0:	61 f0       	breq	.+24     	; 0x46fa <MUART_voidSendByteSyncNonBlocking+0x60>
void MUART_voidSendByteSyncNonBlocking (u8 A_u8DataByte)
{
	u32 local_u32Timeout=0;

	// wait until UDR is empty
	while (GET_BIT(UCSRA,5)==0)
    46e2:	eb e2       	ldi	r30, 0x2B	; 43
    46e4:	f0 e0       	ldi	r31, 0x00	; 0
    46e6:	80 81       	ld	r24, Z
    46e8:	82 95       	swap	r24
    46ea:	86 95       	lsr	r24
    46ec:	87 70       	andi	r24, 0x07	; 7
    46ee:	88 2f       	mov	r24, r24
    46f0:	90 e0       	ldi	r25, 0x00	; 0
    46f2:	81 70       	andi	r24, 0x01	; 1
    46f4:	90 70       	andi	r25, 0x00	; 0
    46f6:	00 97       	sbiw	r24, 0x00	; 0
    46f8:	e9 f2       	breq	.-70     	; 0x46b4 <MUART_voidSendByteSyncNonBlocking+0x1a>
		{
			break;
		}
	}

	if (local_u32Timeout != NON_BLOCKING_TIME_OUT)
    46fa:	89 81       	ldd	r24, Y+1	; 0x01
    46fc:	9a 81       	ldd	r25, Y+2	; 0x02
    46fe:	ab 81       	ldd	r26, Y+3	; 0x03
    4700:	bc 81       	ldd	r27, Y+4	; 0x04
    4702:	88 38       	cpi	r24, 0x88	; 136
    4704:	23 e1       	ldi	r18, 0x13	; 19
    4706:	92 07       	cpc	r25, r18
    4708:	20 e0       	ldi	r18, 0x00	; 0
    470a:	a2 07       	cpc	r26, r18
    470c:	20 e0       	ldi	r18, 0x00	; 0
    470e:	b2 07       	cpc	r27, r18
    4710:	99 f1       	breq	.+102    	; 0x4778 <MUART_voidSendByteSyncNonBlocking+0xde>
	{
		local_u32Timeout = 0;
    4712:	19 82       	std	Y+1, r1	; 0x01
    4714:	1a 82       	std	Y+2, r1	; 0x02
    4716:	1b 82       	std	Y+3, r1	; 0x03
    4718:	1c 82       	std	Y+4, r1	; 0x04
		// Set Data into Tx Register and start Transmission
		UDR = A_u8DataByte;
    471a:	ec e2       	ldi	r30, 0x2C	; 44
    471c:	f0 e0       	ldi	r31, 0x00	; 0
    471e:	8d 81       	ldd	r24, Y+5	; 0x05
    4720:	80 83       	st	Z, r24
    4722:	17 c0       	rjmp	.+46     	; 0x4752 <MUART_voidSendByteSyncNonBlocking+0xb8>
		// wait until UDR is empty
		while (GET_BIT(UCSRA,5)==0)
		{
			local_u32Timeout++;
    4724:	89 81       	ldd	r24, Y+1	; 0x01
    4726:	9a 81       	ldd	r25, Y+2	; 0x02
    4728:	ab 81       	ldd	r26, Y+3	; 0x03
    472a:	bc 81       	ldd	r27, Y+4	; 0x04
    472c:	01 96       	adiw	r24, 0x01	; 1
    472e:	a1 1d       	adc	r26, r1
    4730:	b1 1d       	adc	r27, r1
    4732:	89 83       	std	Y+1, r24	; 0x01
    4734:	9a 83       	std	Y+2, r25	; 0x02
    4736:	ab 83       	std	Y+3, r26	; 0x03
    4738:	bc 83       	std	Y+4, r27	; 0x04
			if (local_u32Timeout == NON_BLOCKING_TIME_OUT)
    473a:	89 81       	ldd	r24, Y+1	; 0x01
    473c:	9a 81       	ldd	r25, Y+2	; 0x02
    473e:	ab 81       	ldd	r26, Y+3	; 0x03
    4740:	bc 81       	ldd	r27, Y+4	; 0x04
    4742:	88 38       	cpi	r24, 0x88	; 136
    4744:	23 e1       	ldi	r18, 0x13	; 19
    4746:	92 07       	cpc	r25, r18
    4748:	20 e0       	ldi	r18, 0x00	; 0
    474a:	a2 07       	cpc	r26, r18
    474c:	20 e0       	ldi	r18, 0x00	; 0
    474e:	b2 07       	cpc	r27, r18
    4750:	61 f0       	breq	.+24     	; 0x476a <MUART_voidSendByteSyncNonBlocking+0xd0>
	{
		local_u32Timeout = 0;
		// Set Data into Tx Register and start Transmission
		UDR = A_u8DataByte;
		// wait until UDR is empty
		while (GET_BIT(UCSRA,5)==0)
    4752:	eb e2       	ldi	r30, 0x2B	; 43
    4754:	f0 e0       	ldi	r31, 0x00	; 0
    4756:	80 81       	ld	r24, Z
    4758:	82 95       	swap	r24
    475a:	86 95       	lsr	r24
    475c:	87 70       	andi	r24, 0x07	; 7
    475e:	88 2f       	mov	r24, r24
    4760:	90 e0       	ldi	r25, 0x00	; 0
    4762:	81 70       	andi	r24, 0x01	; 1
    4764:	90 70       	andi	r25, 0x00	; 0
    4766:	00 97       	sbiw	r24, 0x00	; 0
    4768:	e9 f2       	breq	.-70     	; 0x4724 <MUART_voidSendByteSyncNonBlocking+0x8a>
			{
				break;
			}
		}
		// Clear transmit Interrupt flag
		SET_BIT(UCSRA,6);
    476a:	ab e2       	ldi	r26, 0x2B	; 43
    476c:	b0 e0       	ldi	r27, 0x00	; 0
    476e:	eb e2       	ldi	r30, 0x2B	; 43
    4770:	f0 e0       	ldi	r31, 0x00	; 0
    4772:	80 81       	ld	r24, Z
    4774:	80 64       	ori	r24, 0x40	; 64
    4776:	8c 93       	st	X, r24
	}

}
    4778:	0f 90       	pop	r0
    477a:	0f 90       	pop	r0
    477c:	0f 90       	pop	r0
    477e:	0f 90       	pop	r0
    4780:	0f 90       	pop	r0
    4782:	cf 91       	pop	r28
    4784:	df 91       	pop	r29
    4786:	08 95       	ret

00004788 <MUART_voidSendStringSyncNonBlocking>:


void MUART_voidSendStringSyncNonBlocking (u8 *A_pu8String)
{
    4788:	df 93       	push	r29
    478a:	cf 93       	push	r28
    478c:	00 d0       	rcall	.+0      	; 0x478e <MUART_voidSendStringSyncNonBlocking+0x6>
    478e:	cd b7       	in	r28, 0x3d	; 61
    4790:	de b7       	in	r29, 0x3e	; 62
    4792:	9a 83       	std	Y+2, r25	; 0x02
    4794:	89 83       	std	Y+1, r24	; 0x01
    4796:	0b c0       	rjmp	.+22     	; 0x47ae <MUART_voidSendStringSyncNonBlocking+0x26>
	while(*A_pu8String > 0)
	{
		MUART_voidSendByteSyncNonBlocking(*A_pu8String++);
    4798:	e9 81       	ldd	r30, Y+1	; 0x01
    479a:	fa 81       	ldd	r31, Y+2	; 0x02
    479c:	20 81       	ld	r18, Z
    479e:	89 81       	ldd	r24, Y+1	; 0x01
    47a0:	9a 81       	ldd	r25, Y+2	; 0x02
    47a2:	01 96       	adiw	r24, 0x01	; 1
    47a4:	9a 83       	std	Y+2, r25	; 0x02
    47a6:	89 83       	std	Y+1, r24	; 0x01
    47a8:	82 2f       	mov	r24, r18
    47aa:	0e 94 4d 23 	call	0x469a	; 0x469a <MUART_voidSendByteSyncNonBlocking>
}


void MUART_voidSendStringSyncNonBlocking (u8 *A_pu8String)
{
	while(*A_pu8String > 0)
    47ae:	e9 81       	ldd	r30, Y+1	; 0x01
    47b0:	fa 81       	ldd	r31, Y+2	; 0x02
    47b2:	80 81       	ld	r24, Z
    47b4:	88 23       	and	r24, r24
    47b6:	81 f7       	brne	.-32     	; 0x4798 <MUART_voidSendStringSyncNonBlocking+0x10>
	{
		MUART_voidSendByteSyncNonBlocking(*A_pu8String++);
	}
}
    47b8:	0f 90       	pop	r0
    47ba:	0f 90       	pop	r0
    47bc:	cf 91       	pop	r28
    47be:	df 91       	pop	r29
    47c0:	08 95       	ret

000047c2 <MUART_voidSendByteAsync>:


void MUART_voidSendByteAsync (u8 A_u8DataByte)
{
    47c2:	df 93       	push	r29
    47c4:	cf 93       	push	r28
    47c6:	0f 92       	push	r0
    47c8:	cd b7       	in	r28, 0x3d	; 61
    47ca:	de b7       	in	r29, 0x3e	; 62
    47cc:	89 83       	std	Y+1, r24	; 0x01
	// Check if Data Register is empty
	if (GET_BIT(UCSRA,5)==1)
    47ce:	eb e2       	ldi	r30, 0x2B	; 43
    47d0:	f0 e0       	ldi	r31, 0x00	; 0
    47d2:	80 81       	ld	r24, Z
    47d4:	82 95       	swap	r24
    47d6:	86 95       	lsr	r24
    47d8:	87 70       	andi	r24, 0x07	; 7
    47da:	88 2f       	mov	r24, r24
    47dc:	90 e0       	ldi	r25, 0x00	; 0
    47de:	81 70       	andi	r24, 0x01	; 1
    47e0:	90 70       	andi	r25, 0x00	; 0
    47e2:	88 23       	and	r24, r24
    47e4:	21 f0       	breq	.+8      	; 0x47ee <MUART_voidSendByteAsync+0x2c>
	{
		// Send Data
		UDR = A_u8DataByte;
    47e6:	ec e2       	ldi	r30, 0x2C	; 44
    47e8:	f0 e0       	ldi	r31, 0x00	; 0
    47ea:	89 81       	ldd	r24, Y+1	; 0x01
    47ec:	80 83       	st	Z, r24
	}
}
    47ee:	0f 90       	pop	r0
    47f0:	cf 91       	pop	r28
    47f2:	df 91       	pop	r29
    47f4:	08 95       	ret

000047f6 <MUART_voidReceiveStringSync>:
void MUART_voidReceiveStringSync(u8 * Copy_u8ReceiveData){
    47f6:	df 93       	push	r29
    47f8:	cf 93       	push	r28
    47fa:	00 d0       	rcall	.+0      	; 0x47fc <MUART_voidReceiveStringSync+0x6>
    47fc:	00 d0       	rcall	.+0      	; 0x47fe <MUART_voidReceiveStringSync+0x8>
    47fe:	cd b7       	in	r28, 0x3d	; 61
    4800:	de b7       	in	r29, 0x3e	; 62
    4802:	9c 83       	std	Y+4, r25	; 0x04
    4804:	8b 83       	std	Y+3, r24	; 0x03
	u8 counter =0;
    4806:	19 82       	std	Y+1, r1	; 0x01
	volatile u8 recChar;
	recChar =  MUART_u8ReadByteSyncBlocking();
    4808:	0e 94 29 24 	call	0x4852	; 0x4852 <MUART_u8ReadByteSyncBlocking>
    480c:	8a 83       	std	Y+2, r24	; 0x02
	if(Copy_u8ReceiveData != NULL){
    480e:	8b 81       	ldd	r24, Y+3	; 0x03
    4810:	9c 81       	ldd	r25, Y+4	; 0x04
    4812:	00 97       	sbiw	r24, 0x00	; 0
    4814:	b9 f0       	breq	.+46     	; 0x4844 <MUART_voidReceiveStringSync+0x4e>
    4816:	13 c0       	rjmp	.+38     	; 0x483e <MUART_voidReceiveStringSync+0x48>
		while(recChar !=13){
			MUART_voidSendByteAsync(recChar);
    4818:	8a 81       	ldd	r24, Y+2	; 0x02
    481a:	0e 94 e1 23 	call	0x47c2	; 0x47c2 <MUART_voidSendByteAsync>
			//read data
			Copy_u8ReceiveData[counter]= recChar;
    481e:	89 81       	ldd	r24, Y+1	; 0x01
    4820:	28 2f       	mov	r18, r24
    4822:	30 e0       	ldi	r19, 0x00	; 0
    4824:	8b 81       	ldd	r24, Y+3	; 0x03
    4826:	9c 81       	ldd	r25, Y+4	; 0x04
    4828:	fc 01       	movw	r30, r24
    482a:	e2 0f       	add	r30, r18
    482c:	f3 1f       	adc	r31, r19
    482e:	8a 81       	ldd	r24, Y+2	; 0x02
    4830:	80 83       	st	Z, r24
			counter ++ ;
    4832:	89 81       	ldd	r24, Y+1	; 0x01
    4834:	8f 5f       	subi	r24, 0xFF	; 255
    4836:	89 83       	std	Y+1, r24	; 0x01
			recChar =  MUART_u8ReadByteSyncBlocking();
    4838:	0e 94 29 24 	call	0x4852	; 0x4852 <MUART_u8ReadByteSyncBlocking>
    483c:	8a 83       	std	Y+2, r24	; 0x02
void MUART_voidReceiveStringSync(u8 * Copy_u8ReceiveData){
	u8 counter =0;
	volatile u8 recChar;
	recChar =  MUART_u8ReadByteSyncBlocking();
	if(Copy_u8ReceiveData != NULL){
		while(recChar !=13){
    483e:	8a 81       	ldd	r24, Y+2	; 0x02
    4840:	8d 30       	cpi	r24, 0x0D	; 13
    4842:	51 f7       	brne	.-44     	; 0x4818 <MUART_voidReceiveStringSync+0x22>
			counter ++ ;
			recChar =  MUART_u8ReadByteSyncBlocking();

		}
	}
}
    4844:	0f 90       	pop	r0
    4846:	0f 90       	pop	r0
    4848:	0f 90       	pop	r0
    484a:	0f 90       	pop	r0
    484c:	cf 91       	pop	r28
    484e:	df 91       	pop	r29
    4850:	08 95       	ret

00004852 <MUART_u8ReadByteSyncBlocking>:

u8 MUART_u8ReadByteSyncBlocking (void)
{
    4852:	df 93       	push	r29
    4854:	cf 93       	push	r28
    4856:	cd b7       	in	r28, 0x3d	; 61
    4858:	de b7       	in	r29, 0x3e	; 62

	// Wait for Rx Flag
	while(GET_BIT(UCSRA,7)==0);
    485a:	eb e2       	ldi	r30, 0x2B	; 43
    485c:	f0 e0       	ldi	r31, 0x00	; 0
    485e:	80 81       	ld	r24, Z
    4860:	88 23       	and	r24, r24
    4862:	dc f7       	brge	.-10     	; 0x485a <MUART_u8ReadByteSyncBlocking+0x8>

	return UDR;
    4864:	ec e2       	ldi	r30, 0x2C	; 44
    4866:	f0 e0       	ldi	r31, 0x00	; 0
    4868:	80 81       	ld	r24, Z
}
    486a:	cf 91       	pop	r28
    486c:	df 91       	pop	r29
    486e:	08 95       	ret

00004870 <MUART_u8ReadByteAsync>:

u8 MUART_u8ReadByteAsync (void)
{
    4870:	df 93       	push	r29
    4872:	cf 93       	push	r28
    4874:	cd b7       	in	r28, 0x3d	; 61
    4876:	de b7       	in	r29, 0x3e	; 62
	return UDR;
    4878:	ec e2       	ldi	r30, 0x2C	; 44
    487a:	f0 e0       	ldi	r31, 0x00	; 0
    487c:	80 81       	ld	r24, Z
}
    487e:	cf 91       	pop	r28
    4880:	df 91       	pop	r29
    4882:	08 95       	ret

00004884 <MUART_u8ReadByteSyncNonBlocking>:

u8 MUART_u8ReadByteSyncNonBlocking (void)
{
    4884:	df 93       	push	r29
    4886:	cf 93       	push	r28
    4888:	00 d0       	rcall	.+0      	; 0x488a <MUART_u8ReadByteSyncNonBlocking+0x6>
    488a:	0f 92       	push	r0
    488c:	cd b7       	in	r28, 0x3d	; 61
    488e:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ReceivedData = NO_VALUE_RETURNED;
    4890:	8f ef       	ldi	r24, 0xFF	; 255
    4892:	8b 83       	std	Y+3, r24	; 0x03
	u16 local_u16Timeout = 0;
    4894:	1a 82       	std	Y+2, r1	; 0x02
    4896:	19 82       	std	Y+1, r1	; 0x01
    4898:	0b c0       	rjmp	.+22     	; 0x48b0 <MUART_u8ReadByteSyncNonBlocking+0x2c>
	// Wait for Rx Flag
	while(GET_BIT(UCSRA,7)==0)
	{
		local_u16Timeout++;
    489a:	89 81       	ldd	r24, Y+1	; 0x01
    489c:	9a 81       	ldd	r25, Y+2	; 0x02
    489e:	01 96       	adiw	r24, 0x01	; 1
    48a0:	9a 83       	std	Y+2, r25	; 0x02
    48a2:	89 83       	std	Y+1, r24	; 0x01
		if (local_u16Timeout == NON_BLOCKING_TIME_OUT)
    48a4:	89 81       	ldd	r24, Y+1	; 0x01
    48a6:	9a 81       	ldd	r25, Y+2	; 0x02
    48a8:	23 e1       	ldi	r18, 0x13	; 19
    48aa:	88 38       	cpi	r24, 0x88	; 136
    48ac:	92 07       	cpc	r25, r18
    48ae:	29 f0       	breq	.+10     	; 0x48ba <MUART_u8ReadByteSyncNonBlocking+0x36>
u8 MUART_u8ReadByteSyncNonBlocking (void)
{
	u8 local_u8ReceivedData = NO_VALUE_RETURNED;
	u16 local_u16Timeout = 0;
	// Wait for Rx Flag
	while(GET_BIT(UCSRA,7)==0)
    48b0:	eb e2       	ldi	r30, 0x2B	; 43
    48b2:	f0 e0       	ldi	r31, 0x00	; 0
    48b4:	80 81       	ld	r24, Z
    48b6:	88 23       	and	r24, r24
    48b8:	84 f7       	brge	.-32     	; 0x489a <MUART_u8ReadByteSyncNonBlocking+0x16>
		{
			break;
		}
	}

	if (local_u16Timeout != NON_BLOCKING_TIME_OUT)
    48ba:	89 81       	ldd	r24, Y+1	; 0x01
    48bc:	9a 81       	ldd	r25, Y+2	; 0x02
    48be:	23 e1       	ldi	r18, 0x13	; 19
    48c0:	88 38       	cpi	r24, 0x88	; 136
    48c2:	92 07       	cpc	r25, r18
    48c4:	21 f0       	breq	.+8      	; 0x48ce <MUART_u8ReadByteSyncNonBlocking+0x4a>
	{
		// Read Received Data from the UDR
		local_u8ReceivedData = UDR;
    48c6:	ec e2       	ldi	r30, 0x2C	; 44
    48c8:	f0 e0       	ldi	r31, 0x00	; 0
    48ca:	80 81       	ld	r24, Z
    48cc:	8b 83       	std	Y+3, r24	; 0x03
	}
	return local_u8ReceivedData;
    48ce:	8b 81       	ldd	r24, Y+3	; 0x03
}
    48d0:	0f 90       	pop	r0
    48d2:	0f 90       	pop	r0
    48d4:	0f 90       	pop	r0
    48d6:	cf 91       	pop	r28
    48d8:	df 91       	pop	r29
    48da:	08 95       	ret

000048dc <MUART_VoidSendNumber>:


void MUART_VoidSendNumber(u32 Copy_u32Data)
{
    48dc:	df 93       	push	r29
    48de:	cf 93       	push	r28
    48e0:	cd b7       	in	r28, 0x3d	; 61
    48e2:	de b7       	in	r29, 0x3e	; 62
    48e4:	2b 97       	sbiw	r28, 0x0b	; 11
    48e6:	0f b6       	in	r0, 0x3f	; 63
    48e8:	f8 94       	cli
    48ea:	de bf       	out	0x3e, r29	; 62
    48ec:	0f be       	out	0x3f, r0	; 63
    48ee:	cd bf       	out	0x3d, r28	; 61
    48f0:	68 87       	std	Y+8, r22	; 0x08
    48f2:	79 87       	std	Y+9, r23	; 0x09
    48f4:	8a 87       	std	Y+10, r24	; 0x0a
    48f6:	9b 87       	std	Y+11, r25	; 0x0b
	/*Loop counter for the two Loops*/
	u8 Local_u8LoopCounter = 0;
    48f8:	1f 82       	std	Y+7, r1	; 0x07
	/*Extract single number in that variable*/
	u8 Local_u8SingleNumber = 0;
    48fa:	1e 82       	std	Y+6, r1	; 0x06
	/*Store number of Zeros at the end */
	u8 Local_Copy_u8DigitNumbers = 0;
    48fc:	1d 82       	std	Y+5, r1	; 0x05
	/*Store the reversed number*/
	u32 Local_Copy_u32DataReversed = 1;
    48fe:	81 e0       	ldi	r24, 0x01	; 1
    4900:	90 e0       	ldi	r25, 0x00	; 0
    4902:	a0 e0       	ldi	r26, 0x00	; 0
    4904:	b0 e0       	ldi	r27, 0x00	; 0
    4906:	89 83       	std	Y+1, r24	; 0x01
    4908:	9a 83       	std	Y+2, r25	; 0x02
    490a:	ab 83       	std	Y+3, r26	; 0x03
    490c:	bc 83       	std	Y+4, r27	; 0x04

	if(Copy_u32Data != 0)
    490e:	88 85       	ldd	r24, Y+8	; 0x08
    4910:	99 85       	ldd	r25, Y+9	; 0x09
    4912:	aa 85       	ldd	r26, Y+10	; 0x0a
    4914:	bb 85       	ldd	r27, Y+11	; 0x0b
    4916:	00 97       	sbiw	r24, 0x00	; 0
    4918:	a1 05       	cpc	r26, r1
    491a:	b1 05       	cpc	r27, r1
    491c:	09 f4       	brne	.+2      	; 0x4920 <MUART_VoidSendNumber+0x44>
    491e:	7b c0       	rjmp	.+246    	; 0x4a16 <MUART_VoidSendNumber+0x13a>
    4920:	42 c0       	rjmp	.+132    	; 0x49a6 <MUART_VoidSendNumber+0xca>
	{
		while(Copy_u32Data != 0)
		{
			/*Extract Last single number from the whole number*/
			Local_u8SingleNumber = Copy_u32Data % 10;
    4922:	88 85       	ldd	r24, Y+8	; 0x08
    4924:	99 85       	ldd	r25, Y+9	; 0x09
    4926:	aa 85       	ldd	r26, Y+10	; 0x0a
    4928:	bb 85       	ldd	r27, Y+11	; 0x0b
    492a:	2a e0       	ldi	r18, 0x0A	; 10
    492c:	30 e0       	ldi	r19, 0x00	; 0
    492e:	40 e0       	ldi	r20, 0x00	; 0
    4930:	50 e0       	ldi	r21, 0x00	; 0
    4932:	bc 01       	movw	r22, r24
    4934:	cd 01       	movw	r24, r26
    4936:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    493a:	dc 01       	movw	r26, r24
    493c:	cb 01       	movw	r24, r22
    493e:	8e 83       	std	Y+6, r24	; 0x06
			/*storing the number reversed*/
			Local_Copy_u32DataReversed = (Local_Copy_u32DataReversed*10) + (Local_u8SingleNumber);
    4940:	89 81       	ldd	r24, Y+1	; 0x01
    4942:	9a 81       	ldd	r25, Y+2	; 0x02
    4944:	ab 81       	ldd	r26, Y+3	; 0x03
    4946:	bc 81       	ldd	r27, Y+4	; 0x04
    4948:	2a e0       	ldi	r18, 0x0A	; 10
    494a:	30 e0       	ldi	r19, 0x00	; 0
    494c:	40 e0       	ldi	r20, 0x00	; 0
    494e:	50 e0       	ldi	r21, 0x00	; 0
    4950:	bc 01       	movw	r22, r24
    4952:	cd 01       	movw	r24, r26
    4954:	0e 94 d2 25 	call	0x4ba4	; 0x4ba4 <__mulsi3>
    4958:	9b 01       	movw	r18, r22
    495a:	ac 01       	movw	r20, r24
    495c:	8e 81       	ldd	r24, Y+6	; 0x06
    495e:	88 2f       	mov	r24, r24
    4960:	90 e0       	ldi	r25, 0x00	; 0
    4962:	a0 e0       	ldi	r26, 0x00	; 0
    4964:	b0 e0       	ldi	r27, 0x00	; 0
    4966:	82 0f       	add	r24, r18
    4968:	93 1f       	adc	r25, r19
    496a:	a4 1f       	adc	r26, r20
    496c:	b5 1f       	adc	r27, r21
    496e:	89 83       	std	Y+1, r24	; 0x01
    4970:	9a 83       	std	Y+2, r25	; 0x02
    4972:	ab 83       	std	Y+3, r26	; 0x03
    4974:	bc 83       	std	Y+4, r27	; 0x04
			/*Delete the extracted number from the whole number*/
			Copy_u32Data /= 10;
    4976:	88 85       	ldd	r24, Y+8	; 0x08
    4978:	99 85       	ldd	r25, Y+9	; 0x09
    497a:	aa 85       	ldd	r26, Y+10	; 0x0a
    497c:	bb 85       	ldd	r27, Y+11	; 0x0b
    497e:	2a e0       	ldi	r18, 0x0A	; 10
    4980:	30 e0       	ldi	r19, 0x00	; 0
    4982:	40 e0       	ldi	r20, 0x00	; 0
    4984:	50 e0       	ldi	r21, 0x00	; 0
    4986:	bc 01       	movw	r22, r24
    4988:	cd 01       	movw	r24, r26
    498a:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    498e:	da 01       	movw	r26, r20
    4990:	c9 01       	movw	r24, r18
    4992:	88 87       	std	Y+8, r24	; 0x08
    4994:	99 87       	std	Y+9, r25	; 0x09
    4996:	aa 87       	std	Y+10, r26	; 0x0a
    4998:	bb 87       	std	Y+11, r27	; 0x0b
			/*Increment the Loop counter*/
			Local_u8LoopCounter++;
    499a:	8f 81       	ldd	r24, Y+7	; 0x07
    499c:	8f 5f       	subi	r24, 0xFF	; 255
    499e:	8f 83       	std	Y+7, r24	; 0x07
			/*Counting the digit numbers*/
			Local_Copy_u8DigitNumbers++;
    49a0:	8d 81       	ldd	r24, Y+5	; 0x05
    49a2:	8f 5f       	subi	r24, 0xFF	; 255
    49a4:	8d 83       	std	Y+5, r24	; 0x05
	/*Store the reversed number*/
	u32 Local_Copy_u32DataReversed = 1;

	if(Copy_u32Data != 0)
	{
		while(Copy_u32Data != 0)
    49a6:	88 85       	ldd	r24, Y+8	; 0x08
    49a8:	99 85       	ldd	r25, Y+9	; 0x09
    49aa:	aa 85       	ldd	r26, Y+10	; 0x0a
    49ac:	bb 85       	ldd	r27, Y+11	; 0x0b
    49ae:	00 97       	sbiw	r24, 0x00	; 0
    49b0:	a1 05       	cpc	r26, r1
    49b2:	b1 05       	cpc	r27, r1
    49b4:	09 f0       	breq	.+2      	; 0x49b8 <MUART_VoidSendNumber+0xdc>
    49b6:	b5 cf       	rjmp	.-150    	; 0x4922 <MUART_VoidSendNumber+0x46>
			Local_u8LoopCounter++;
			/*Counting the digit numbers*/
			Local_Copy_u8DigitNumbers++;
		}

		for(Local_u8LoopCounter = 0; Local_u8LoopCounter < Local_Copy_u8DigitNumbers; Local_u8LoopCounter++)
    49b8:	1f 82       	std	Y+7, r1	; 0x07
    49ba:	28 c0       	rjmp	.+80     	; 0x4a0c <MUART_VoidSendNumber+0x130>
		{
			/*Extract Last single number from the whole number*/
			Local_u8SingleNumber = Local_Copy_u32DataReversed % 10;
    49bc:	89 81       	ldd	r24, Y+1	; 0x01
    49be:	9a 81       	ldd	r25, Y+2	; 0x02
    49c0:	ab 81       	ldd	r26, Y+3	; 0x03
    49c2:	bc 81       	ldd	r27, Y+4	; 0x04
    49c4:	2a e0       	ldi	r18, 0x0A	; 10
    49c6:	30 e0       	ldi	r19, 0x00	; 0
    49c8:	40 e0       	ldi	r20, 0x00	; 0
    49ca:	50 e0       	ldi	r21, 0x00	; 0
    49cc:	bc 01       	movw	r22, r24
    49ce:	cd 01       	movw	r24, r26
    49d0:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    49d4:	dc 01       	movw	r26, r24
    49d6:	cb 01       	movw	r24, r22
    49d8:	8e 83       	std	Y+6, r24	; 0x06
			/*Delete the extracted number from the whole number*/
			Local_Copy_u32DataReversed /= 10;
    49da:	89 81       	ldd	r24, Y+1	; 0x01
    49dc:	9a 81       	ldd	r25, Y+2	; 0x02
    49de:	ab 81       	ldd	r26, Y+3	; 0x03
    49e0:	bc 81       	ldd	r27, Y+4	; 0x04
    49e2:	2a e0       	ldi	r18, 0x0A	; 10
    49e4:	30 e0       	ldi	r19, 0x00	; 0
    49e6:	40 e0       	ldi	r20, 0x00	; 0
    49e8:	50 e0       	ldi	r21, 0x00	; 0
    49ea:	bc 01       	movw	r22, r24
    49ec:	cd 01       	movw	r24, r26
    49ee:	0e 94 f1 25 	call	0x4be2	; 0x4be2 <__udivmodsi4>
    49f2:	da 01       	movw	r26, r20
    49f4:	c9 01       	movw	r24, r18
    49f6:	89 83       	std	Y+1, r24	; 0x01
    49f8:	9a 83       	std	Y+2, r25	; 0x02
    49fa:	ab 83       	std	Y+3, r26	; 0x03
    49fc:	bc 83       	std	Y+4, r27	; 0x04
			/*Sending the extracted single number Asci code from the Asci array to the LCD */
			 MUART_voidSendByteAsync('0' + Local_u8SingleNumber);
    49fe:	8e 81       	ldd	r24, Y+6	; 0x06
    4a00:	80 5d       	subi	r24, 0xD0	; 208
    4a02:	0e 94 e1 23 	call	0x47c2	; 0x47c2 <MUART_voidSendByteAsync>
			Local_u8LoopCounter++;
			/*Counting the digit numbers*/
			Local_Copy_u8DigitNumbers++;
		}

		for(Local_u8LoopCounter = 0; Local_u8LoopCounter < Local_Copy_u8DigitNumbers; Local_u8LoopCounter++)
    4a06:	8f 81       	ldd	r24, Y+7	; 0x07
    4a08:	8f 5f       	subi	r24, 0xFF	; 255
    4a0a:	8f 83       	std	Y+7, r24	; 0x07
    4a0c:	9f 81       	ldd	r25, Y+7	; 0x07
    4a0e:	8d 81       	ldd	r24, Y+5	; 0x05
    4a10:	98 17       	cp	r25, r24
    4a12:	a0 f2       	brcs	.-88     	; 0x49bc <MUART_VoidSendNumber+0xe0>
    4a14:	03 c0       	rjmp	.+6      	; 0x4a1c <MUART_VoidSendNumber+0x140>
		}
	}
	else
	{
		/*Sending Char Zero*/
		 MUART_voidSendByteAsync('0');
    4a16:	80 e3       	ldi	r24, 0x30	; 48
    4a18:	0e 94 e1 23 	call	0x47c2	; 0x47c2 <MUART_voidSendByteAsync>
	}
}
    4a1c:	2b 96       	adiw	r28, 0x0b	; 11
    4a1e:	0f b6       	in	r0, 0x3f	; 63
    4a20:	f8 94       	cli
    4a22:	de bf       	out	0x3e, r29	; 62
    4a24:	0f be       	out	0x3f, r0	; 63
    4a26:	cd bf       	out	0x3d, r28	; 61
    4a28:	cf 91       	pop	r28
    4a2a:	df 91       	pop	r29
    4a2c:	08 95       	ret

00004a2e <MUART_voidSetCallBack>:



void MUART_voidSetCallBack (UART_INTERRUPTS_e A_InterruptSource , void (*A_PtoFunc)(void))
{
    4a2e:	df 93       	push	r29
    4a30:	cf 93       	push	r28
    4a32:	00 d0       	rcall	.+0      	; 0x4a34 <MUART_voidSetCallBack+0x6>
    4a34:	0f 92       	push	r0
    4a36:	cd b7       	in	r28, 0x3d	; 61
    4a38:	de b7       	in	r29, 0x3e	; 62
    4a3a:	89 83       	std	Y+1, r24	; 0x01
    4a3c:	7b 83       	std	Y+3, r23	; 0x03
    4a3e:	6a 83       	std	Y+2, r22	; 0x02
	if ((A_InterruptSource<=UART_TX_INTERRUPT)&&(A_PtoFunc != NULL))
    4a40:	89 81       	ldd	r24, Y+1	; 0x01
    4a42:	83 30       	cpi	r24, 0x03	; 3
    4a44:	80 f4       	brcc	.+32     	; 0x4a66 <MUART_voidSetCallBack+0x38>
    4a46:	8a 81       	ldd	r24, Y+2	; 0x02
    4a48:	9b 81       	ldd	r25, Y+3	; 0x03
    4a4a:	00 97       	sbiw	r24, 0x00	; 0
    4a4c:	61 f0       	breq	.+24     	; 0x4a66 <MUART_voidSetCallBack+0x38>
	{
		FuncPtr [A_InterruptSource] = A_PtoFunc;
    4a4e:	89 81       	ldd	r24, Y+1	; 0x01
    4a50:	88 2f       	mov	r24, r24
    4a52:	90 e0       	ldi	r25, 0x00	; 0
    4a54:	88 0f       	add	r24, r24
    4a56:	99 1f       	adc	r25, r25
    4a58:	fc 01       	movw	r30, r24
    4a5a:	ee 50       	subi	r30, 0x0E	; 14
    4a5c:	fb 4f       	sbci	r31, 0xFB	; 251
    4a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    4a60:	9b 81       	ldd	r25, Y+3	; 0x03
    4a62:	91 83       	std	Z+1, r25	; 0x01
    4a64:	80 83       	st	Z, r24
	}
}
    4a66:	0f 90       	pop	r0
    4a68:	0f 90       	pop	r0
    4a6a:	0f 90       	pop	r0
    4a6c:	cf 91       	pop	r28
    4a6e:	df 91       	pop	r29
    4a70:	08 95       	ret

00004a72 <__vector_13>:


void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
    4a72:	1f 92       	push	r1
    4a74:	0f 92       	push	r0
    4a76:	0f b6       	in	r0, 0x3f	; 63
    4a78:	0f 92       	push	r0
    4a7a:	11 24       	eor	r1, r1
    4a7c:	2f 93       	push	r18
    4a7e:	3f 93       	push	r19
    4a80:	4f 93       	push	r20
    4a82:	5f 93       	push	r21
    4a84:	6f 93       	push	r22
    4a86:	7f 93       	push	r23
    4a88:	8f 93       	push	r24
    4a8a:	9f 93       	push	r25
    4a8c:	af 93       	push	r26
    4a8e:	bf 93       	push	r27
    4a90:	ef 93       	push	r30
    4a92:	ff 93       	push	r31
    4a94:	df 93       	push	r29
    4a96:	cf 93       	push	r28
    4a98:	cd b7       	in	r28, 0x3d	; 61
    4a9a:	de b7       	in	r29, 0x3e	; 62
	if (FuncPtr[UART_RX_INTERRUPT] != NULL)
    4a9c:	80 91 f2 04 	lds	r24, 0x04F2
    4aa0:	90 91 f3 04 	lds	r25, 0x04F3
    4aa4:	00 97       	sbiw	r24, 0x00	; 0
    4aa6:	29 f0       	breq	.+10     	; 0x4ab2 <__vector_13+0x40>
	{
		FuncPtr[UART_RX_INTERRUPT]();
    4aa8:	e0 91 f2 04 	lds	r30, 0x04F2
    4aac:	f0 91 f3 04 	lds	r31, 0x04F3
    4ab0:	09 95       	icall
	}
}
    4ab2:	cf 91       	pop	r28
    4ab4:	df 91       	pop	r29
    4ab6:	ff 91       	pop	r31
    4ab8:	ef 91       	pop	r30
    4aba:	bf 91       	pop	r27
    4abc:	af 91       	pop	r26
    4abe:	9f 91       	pop	r25
    4ac0:	8f 91       	pop	r24
    4ac2:	7f 91       	pop	r23
    4ac4:	6f 91       	pop	r22
    4ac6:	5f 91       	pop	r21
    4ac8:	4f 91       	pop	r20
    4aca:	3f 91       	pop	r19
    4acc:	2f 91       	pop	r18
    4ace:	0f 90       	pop	r0
    4ad0:	0f be       	out	0x3f, r0	; 63
    4ad2:	0f 90       	pop	r0
    4ad4:	1f 90       	pop	r1
    4ad6:	18 95       	reti

00004ad8 <__vector_14>:

void __vector_14(void) __attribute__((signal));
void __vector_14(void)
{
    4ad8:	1f 92       	push	r1
    4ada:	0f 92       	push	r0
    4adc:	0f b6       	in	r0, 0x3f	; 63
    4ade:	0f 92       	push	r0
    4ae0:	11 24       	eor	r1, r1
    4ae2:	2f 93       	push	r18
    4ae4:	3f 93       	push	r19
    4ae6:	4f 93       	push	r20
    4ae8:	5f 93       	push	r21
    4aea:	6f 93       	push	r22
    4aec:	7f 93       	push	r23
    4aee:	8f 93       	push	r24
    4af0:	9f 93       	push	r25
    4af2:	af 93       	push	r26
    4af4:	bf 93       	push	r27
    4af6:	ef 93       	push	r30
    4af8:	ff 93       	push	r31
    4afa:	df 93       	push	r29
    4afc:	cf 93       	push	r28
    4afe:	cd b7       	in	r28, 0x3d	; 61
    4b00:	de b7       	in	r29, 0x3e	; 62
	if (FuncPtr[UART_UDRE_INTERRUPT] != NULL)
    4b02:	80 91 f4 04 	lds	r24, 0x04F4
    4b06:	90 91 f5 04 	lds	r25, 0x04F5
    4b0a:	00 97       	sbiw	r24, 0x00	; 0
    4b0c:	29 f0       	breq	.+10     	; 0x4b18 <__vector_14+0x40>
	{
		FuncPtr[UART_UDRE_INTERRUPT]();
    4b0e:	e0 91 f4 04 	lds	r30, 0x04F4
    4b12:	f0 91 f5 04 	lds	r31, 0x04F5
    4b16:	09 95       	icall
	}
}
    4b18:	cf 91       	pop	r28
    4b1a:	df 91       	pop	r29
    4b1c:	ff 91       	pop	r31
    4b1e:	ef 91       	pop	r30
    4b20:	bf 91       	pop	r27
    4b22:	af 91       	pop	r26
    4b24:	9f 91       	pop	r25
    4b26:	8f 91       	pop	r24
    4b28:	7f 91       	pop	r23
    4b2a:	6f 91       	pop	r22
    4b2c:	5f 91       	pop	r21
    4b2e:	4f 91       	pop	r20
    4b30:	3f 91       	pop	r19
    4b32:	2f 91       	pop	r18
    4b34:	0f 90       	pop	r0
    4b36:	0f be       	out	0x3f, r0	; 63
    4b38:	0f 90       	pop	r0
    4b3a:	1f 90       	pop	r1
    4b3c:	18 95       	reti

00004b3e <__vector_15>:

void __vector_15(void) __attribute__((signal));
void __vector_15(void)
{
    4b3e:	1f 92       	push	r1
    4b40:	0f 92       	push	r0
    4b42:	0f b6       	in	r0, 0x3f	; 63
    4b44:	0f 92       	push	r0
    4b46:	11 24       	eor	r1, r1
    4b48:	2f 93       	push	r18
    4b4a:	3f 93       	push	r19
    4b4c:	4f 93       	push	r20
    4b4e:	5f 93       	push	r21
    4b50:	6f 93       	push	r22
    4b52:	7f 93       	push	r23
    4b54:	8f 93       	push	r24
    4b56:	9f 93       	push	r25
    4b58:	af 93       	push	r26
    4b5a:	bf 93       	push	r27
    4b5c:	ef 93       	push	r30
    4b5e:	ff 93       	push	r31
    4b60:	df 93       	push	r29
    4b62:	cf 93       	push	r28
    4b64:	cd b7       	in	r28, 0x3d	; 61
    4b66:	de b7       	in	r29, 0x3e	; 62
	if (FuncPtr[UART_TX_INTERRUPT] != NULL)
    4b68:	80 91 f6 04 	lds	r24, 0x04F6
    4b6c:	90 91 f7 04 	lds	r25, 0x04F7
    4b70:	00 97       	sbiw	r24, 0x00	; 0
    4b72:	29 f0       	breq	.+10     	; 0x4b7e <__vector_15+0x40>
	{
		FuncPtr[UART_TX_INTERRUPT]();
    4b74:	e0 91 f6 04 	lds	r30, 0x04F6
    4b78:	f0 91 f7 04 	lds	r31, 0x04F7
    4b7c:	09 95       	icall
	}
}
    4b7e:	cf 91       	pop	r28
    4b80:	df 91       	pop	r29
    4b82:	ff 91       	pop	r31
    4b84:	ef 91       	pop	r30
    4b86:	bf 91       	pop	r27
    4b88:	af 91       	pop	r26
    4b8a:	9f 91       	pop	r25
    4b8c:	8f 91       	pop	r24
    4b8e:	7f 91       	pop	r23
    4b90:	6f 91       	pop	r22
    4b92:	5f 91       	pop	r21
    4b94:	4f 91       	pop	r20
    4b96:	3f 91       	pop	r19
    4b98:	2f 91       	pop	r18
    4b9a:	0f 90       	pop	r0
    4b9c:	0f be       	out	0x3f, r0	; 63
    4b9e:	0f 90       	pop	r0
    4ba0:	1f 90       	pop	r1
    4ba2:	18 95       	reti

00004ba4 <__mulsi3>:
    4ba4:	62 9f       	mul	r22, r18
    4ba6:	d0 01       	movw	r26, r0
    4ba8:	73 9f       	mul	r23, r19
    4baa:	f0 01       	movw	r30, r0
    4bac:	82 9f       	mul	r24, r18
    4bae:	e0 0d       	add	r30, r0
    4bb0:	f1 1d       	adc	r31, r1
    4bb2:	64 9f       	mul	r22, r20
    4bb4:	e0 0d       	add	r30, r0
    4bb6:	f1 1d       	adc	r31, r1
    4bb8:	92 9f       	mul	r25, r18
    4bba:	f0 0d       	add	r31, r0
    4bbc:	83 9f       	mul	r24, r19
    4bbe:	f0 0d       	add	r31, r0
    4bc0:	74 9f       	mul	r23, r20
    4bc2:	f0 0d       	add	r31, r0
    4bc4:	65 9f       	mul	r22, r21
    4bc6:	f0 0d       	add	r31, r0
    4bc8:	99 27       	eor	r25, r25
    4bca:	72 9f       	mul	r23, r18
    4bcc:	b0 0d       	add	r27, r0
    4bce:	e1 1d       	adc	r30, r1
    4bd0:	f9 1f       	adc	r31, r25
    4bd2:	63 9f       	mul	r22, r19
    4bd4:	b0 0d       	add	r27, r0
    4bd6:	e1 1d       	adc	r30, r1
    4bd8:	f9 1f       	adc	r31, r25
    4bda:	bd 01       	movw	r22, r26
    4bdc:	cf 01       	movw	r24, r30
    4bde:	11 24       	eor	r1, r1
    4be0:	08 95       	ret

00004be2 <__udivmodsi4>:
    4be2:	a1 e2       	ldi	r26, 0x21	; 33
    4be4:	1a 2e       	mov	r1, r26
    4be6:	aa 1b       	sub	r26, r26
    4be8:	bb 1b       	sub	r27, r27
    4bea:	fd 01       	movw	r30, r26
    4bec:	0d c0       	rjmp	.+26     	; 0x4c08 <__udivmodsi4_ep>

00004bee <__udivmodsi4_loop>:
    4bee:	aa 1f       	adc	r26, r26
    4bf0:	bb 1f       	adc	r27, r27
    4bf2:	ee 1f       	adc	r30, r30
    4bf4:	ff 1f       	adc	r31, r31
    4bf6:	a2 17       	cp	r26, r18
    4bf8:	b3 07       	cpc	r27, r19
    4bfa:	e4 07       	cpc	r30, r20
    4bfc:	f5 07       	cpc	r31, r21
    4bfe:	20 f0       	brcs	.+8      	; 0x4c08 <__udivmodsi4_ep>
    4c00:	a2 1b       	sub	r26, r18
    4c02:	b3 0b       	sbc	r27, r19
    4c04:	e4 0b       	sbc	r30, r20
    4c06:	f5 0b       	sbc	r31, r21

00004c08 <__udivmodsi4_ep>:
    4c08:	66 1f       	adc	r22, r22
    4c0a:	77 1f       	adc	r23, r23
    4c0c:	88 1f       	adc	r24, r24
    4c0e:	99 1f       	adc	r25, r25
    4c10:	1a 94       	dec	r1
    4c12:	69 f7       	brne	.-38     	; 0x4bee <__udivmodsi4_loop>
    4c14:	60 95       	com	r22
    4c16:	70 95       	com	r23
    4c18:	80 95       	com	r24
    4c1a:	90 95       	com	r25
    4c1c:	9b 01       	movw	r18, r22
    4c1e:	ac 01       	movw	r20, r24
    4c20:	bd 01       	movw	r22, r26
    4c22:	cf 01       	movw	r24, r30
    4c24:	08 95       	ret

00004c26 <__prologue_saves__>:
    4c26:	2f 92       	push	r2
    4c28:	3f 92       	push	r3
    4c2a:	4f 92       	push	r4
    4c2c:	5f 92       	push	r5
    4c2e:	6f 92       	push	r6
    4c30:	7f 92       	push	r7
    4c32:	8f 92       	push	r8
    4c34:	9f 92       	push	r9
    4c36:	af 92       	push	r10
    4c38:	bf 92       	push	r11
    4c3a:	cf 92       	push	r12
    4c3c:	df 92       	push	r13
    4c3e:	ef 92       	push	r14
    4c40:	ff 92       	push	r15
    4c42:	0f 93       	push	r16
    4c44:	1f 93       	push	r17
    4c46:	cf 93       	push	r28
    4c48:	df 93       	push	r29
    4c4a:	cd b7       	in	r28, 0x3d	; 61
    4c4c:	de b7       	in	r29, 0x3e	; 62
    4c4e:	ca 1b       	sub	r28, r26
    4c50:	db 0b       	sbc	r29, r27
    4c52:	0f b6       	in	r0, 0x3f	; 63
    4c54:	f8 94       	cli
    4c56:	de bf       	out	0x3e, r29	; 62
    4c58:	0f be       	out	0x3f, r0	; 63
    4c5a:	cd bf       	out	0x3d, r28	; 61
    4c5c:	09 94       	ijmp

00004c5e <__epilogue_restores__>:
    4c5e:	2a 88       	ldd	r2, Y+18	; 0x12
    4c60:	39 88       	ldd	r3, Y+17	; 0x11
    4c62:	48 88       	ldd	r4, Y+16	; 0x10
    4c64:	5f 84       	ldd	r5, Y+15	; 0x0f
    4c66:	6e 84       	ldd	r6, Y+14	; 0x0e
    4c68:	7d 84       	ldd	r7, Y+13	; 0x0d
    4c6a:	8c 84       	ldd	r8, Y+12	; 0x0c
    4c6c:	9b 84       	ldd	r9, Y+11	; 0x0b
    4c6e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4c70:	b9 84       	ldd	r11, Y+9	; 0x09
    4c72:	c8 84       	ldd	r12, Y+8	; 0x08
    4c74:	df 80       	ldd	r13, Y+7	; 0x07
    4c76:	ee 80       	ldd	r14, Y+6	; 0x06
    4c78:	fd 80       	ldd	r15, Y+5	; 0x05
    4c7a:	0c 81       	ldd	r16, Y+4	; 0x04
    4c7c:	1b 81       	ldd	r17, Y+3	; 0x03
    4c7e:	aa 81       	ldd	r26, Y+2	; 0x02
    4c80:	b9 81       	ldd	r27, Y+1	; 0x01
    4c82:	ce 0f       	add	r28, r30
    4c84:	d1 1d       	adc	r29, r1
    4c86:	0f b6       	in	r0, 0x3f	; 63
    4c88:	f8 94       	cli
    4c8a:	de bf       	out	0x3e, r29	; 62
    4c8c:	0f be       	out	0x3f, r0	; 63
    4c8e:	cd bf       	out	0x3d, r28	; 61
    4c90:	ed 01       	movw	r28, r26
    4c92:	08 95       	ret

00004c94 <strcmp>:
    4c94:	fb 01       	movw	r30, r22
    4c96:	dc 01       	movw	r26, r24
    4c98:	8d 91       	ld	r24, X+
    4c9a:	01 90       	ld	r0, Z+
    4c9c:	80 19       	sub	r24, r0
    4c9e:	01 10       	cpse	r0, r1
    4ca0:	d9 f3       	breq	.-10     	; 0x4c98 <strcmp+0x4>
    4ca2:	99 0b       	sbc	r25, r25
    4ca4:	08 95       	ret

00004ca6 <strlen>:
    4ca6:	fc 01       	movw	r30, r24
    4ca8:	01 90       	ld	r0, Z+
    4caa:	00 20       	and	r0, r0
    4cac:	e9 f7       	brne	.-6      	; 0x4ca8 <strlen+0x2>
    4cae:	80 95       	com	r24
    4cb0:	90 95       	com	r25
    4cb2:	8e 0f       	add	r24, r30
    4cb4:	9f 1f       	adc	r25, r31
    4cb6:	08 95       	ret

00004cb8 <_exit>:
    4cb8:	f8 94       	cli

00004cba <__stop_program>:
    4cba:	ff cf       	rjmp	.-2      	; 0x4cba <__stop_program>
