<stg><name>DPEUnit</name>


<trans_list>

<trans id="1267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %k_idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %k_idx

]]></Node>
<StgValue><ssdm name="k_idx_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %iact_idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %iact_idx

]]></Node>
<StgValue><ssdm name="iact_idx_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %iact_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iact_value

]]></Node>
<StgValue><ssdm name="iact_value_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="640" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln256 = icmp_eq  i5 %k_idx_read, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln256 = br i1 %icmp_ln256, void %.split.0, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split.0:0 %sub = add i5 %k_idx_read, i5 31

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split.0:1 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %sub, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="9">
<![CDATA[
.split.0:2 %zext_ln260 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split.0:3 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="7">
<![CDATA[
.split.0:4 %zext_ln260_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:5 %add_ln260 = add i10 %zext_ln260, i10 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
.split.0:6 %zext_ln260_2 = zext i10 %add_ln260

]]></Node>
<StgValue><ssdm name="zext_ln260_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:7 %output_buf_addr = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_2

]]></Node>
<StgValue><ssdm name="output_buf_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:8 %or_ln260 = or i10 %add_ln260, i10 1

]]></Node>
<StgValue><ssdm name="or_ln260"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
.split.0:9 %zext_ln260_3 = zext i10 %or_ln260

]]></Node>
<StgValue><ssdm name="zext_ln260_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:10 %output_buf_addr_5 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_3

]]></Node>
<StgValue><ssdm name="output_buf_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
.split.0:129 %output_buf_load = load i10 %output_buf_addr

]]></Node>
<StgValue><ssdm name="output_buf_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
.split.0:131 %output_buf_load_4 = load i10 %output_buf_addr_5

]]></Node>
<StgValue><ssdm name="output_buf_load_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:0 %icmp_ln263 = icmp_eq  i6 %iact_idx_read, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1 %br_ln263 = br i1 %icmp_ln263, void, void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="6">
<![CDATA[
:0 %zext_ln264 = zext i6 %iact_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %bit_buffer_weights_addr = getelementptr i20 %bit_buffer_weights, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="bit_buffer_weights_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="5">
<![CDATA[
:65 %bitmask_V = load i5 %bit_buffer_weights_addr

]]></Node>
<StgValue><ssdm name="bitmask_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="640" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %processing_buffer_addr = getelementptr i640 %processing_buffer, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="processing_buffer_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="640" op_0_bw="5">
<![CDATA[
:67 %weight_row_V = load i5 %processing_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_row_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:11 %or_ln260_1 = or i10 %add_ln260, i10 2

]]></Node>
<StgValue><ssdm name="or_ln260_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
.split.0:12 %zext_ln260_4 = zext i10 %or_ln260_1

]]></Node>
<StgValue><ssdm name="zext_ln260_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:13 %output_buf_addr_7 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_4

]]></Node>
<StgValue><ssdm name="output_buf_addr_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:14 %or_ln260_2 = or i10 %add_ln260, i10 3

]]></Node>
<StgValue><ssdm name="or_ln260_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
.split.0:15 %zext_ln260_5 = zext i10 %or_ln260_2

]]></Node>
<StgValue><ssdm name="zext_ln260_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:16 %output_buf_addr_9 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_5

]]></Node>
<StgValue><ssdm name="output_buf_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
.split.0:129 %output_buf_load = load i10 %output_buf_addr

]]></Node>
<StgValue><ssdm name="output_buf_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
.split.0:131 %output_buf_load_4 = load i10 %output_buf_addr_5

]]></Node>
<StgValue><ssdm name="output_buf_load_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
.split.0:133 %output_buf_load_5 = load i10 %output_buf_addr_7

]]></Node>
<StgValue><ssdm name="output_buf_load_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
.split.0:135 %output_buf_load_6 = load i10 %output_buf_addr_9

]]></Node>
<StgValue><ssdm name="output_buf_load_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:1 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %iact_idx_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:2 %tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %iact_idx_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="8">
<![CDATA[
:3 %zext_ln736 = zext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln736 = add i10 %tmp_9, i10 %zext_ln736

]]></Node>
<StgValue><ssdm name="add_ln736"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
:5 %zext_ln736_1 = zext i10 %add_ln736

]]></Node>
<StgValue><ssdm name="zext_ln736_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %output_buf_addr_43 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_1

]]></Node>
<StgValue><ssdm name="output_buf_addr_43"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %or_ln736 = or i10 %add_ln736, i10 1

]]></Node>
<StgValue><ssdm name="or_ln736"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
:8 %zext_ln736_2 = zext i10 %or_ln736

]]></Node>
<StgValue><ssdm name="zext_ln736_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %output_buf_addr_44 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_2

]]></Node>
<StgValue><ssdm name="output_buf_addr_44"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10 %or_ln736_1 = or i10 %add_ln736, i10 2

]]></Node>
<StgValue><ssdm name="or_ln736_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
:11 %zext_ln736_3 = zext i10 %or_ln736_1

]]></Node>
<StgValue><ssdm name="zext_ln736_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %output_buf_addr_45 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_3

]]></Node>
<StgValue><ssdm name="output_buf_addr_45"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13 %or_ln736_2 = or i10 %add_ln736, i10 3

]]></Node>
<StgValue><ssdm name="or_ln736_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
:14 %zext_ln736_4 = zext i10 %or_ln736_2

]]></Node>
<StgValue><ssdm name="zext_ln736_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %output_buf_addr_46 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_4

]]></Node>
<StgValue><ssdm name="output_buf_addr_46"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16 %add_ln736_1 = add i10 %add_ln736, i10 4

]]></Node>
<StgValue><ssdm name="add_ln736_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
:17 %zext_ln736_5 = zext i10 %add_ln736_1

]]></Node>
<StgValue><ssdm name="zext_ln736_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %output_buf_addr_47 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_5

]]></Node>
<StgValue><ssdm name="output_buf_addr_47"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19 %add_ln736_2 = add i10 %add_ln736, i10 5

]]></Node>
<StgValue><ssdm name="add_ln736_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
:20 %zext_ln736_6 = zext i10 %add_ln736_2

]]></Node>
<StgValue><ssdm name="zext_ln736_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %output_buf_addr_48 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_6

]]></Node>
<StgValue><ssdm name="output_buf_addr_48"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22 %add_ln736_3 = add i10 %add_ln736, i10 6

]]></Node>
<StgValue><ssdm name="add_ln736_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
:23 %zext_ln736_7 = zext i10 %add_ln736_3

]]></Node>
<StgValue><ssdm name="zext_ln736_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %output_buf_addr_49 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_7

]]></Node>
<StgValue><ssdm name="output_buf_addr_49"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25 %add_ln736_4 = add i10 %add_ln736, i10 7

]]></Node>
<StgValue><ssdm name="add_ln736_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
:26 %zext_ln736_8 = zext i10 %add_ln736_4

]]></Node>
<StgValue><ssdm name="zext_ln736_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %output_buf_addr_50 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_8

]]></Node>
<StgValue><ssdm name="output_buf_addr_50"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28 %add_ln736_5 = add i10 %add_ln736, i10 8

]]></Node>
<StgValue><ssdm name="add_ln736_5"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
:29 %zext_ln736_9 = zext i10 %add_ln736_5

]]></Node>
<StgValue><ssdm name="zext_ln736_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %output_buf_addr_51 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_9

]]></Node>
<StgValue><ssdm name="output_buf_addr_51"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:31 %add_ln736_6 = add i10 %add_ln736, i10 9

]]></Node>
<StgValue><ssdm name="add_ln736_6"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
:32 %zext_ln736_10 = zext i10 %add_ln736_6

]]></Node>
<StgValue><ssdm name="zext_ln736_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %output_buf_addr_52 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_10

]]></Node>
<StgValue><ssdm name="output_buf_addr_52"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34 %add_ln736_7 = add i10 %add_ln736, i10 10

]]></Node>
<StgValue><ssdm name="add_ln736_7"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
:35 %zext_ln736_11 = zext i10 %add_ln736_7

]]></Node>
<StgValue><ssdm name="zext_ln736_11"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %output_buf_addr_53 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_11

]]></Node>
<StgValue><ssdm name="output_buf_addr_53"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37 %add_ln736_8 = add i10 %add_ln736, i10 11

]]></Node>
<StgValue><ssdm name="add_ln736_8"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
:38 %zext_ln736_12 = zext i10 %add_ln736_8

]]></Node>
<StgValue><ssdm name="zext_ln736_12"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %output_buf_addr_54 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_12

]]></Node>
<StgValue><ssdm name="output_buf_addr_54"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:40 %add_ln736_9 = add i10 %add_ln736, i10 12

]]></Node>
<StgValue><ssdm name="add_ln736_9"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
:41 %zext_ln736_13 = zext i10 %add_ln736_9

]]></Node>
<StgValue><ssdm name="zext_ln736_13"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %output_buf_addr_55 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_13

]]></Node>
<StgValue><ssdm name="output_buf_addr_55"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:43 %add_ln736_10 = add i10 %add_ln736, i10 13

]]></Node>
<StgValue><ssdm name="add_ln736_10"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="10">
<![CDATA[
:44 %zext_ln736_14 = zext i10 %add_ln736_10

]]></Node>
<StgValue><ssdm name="zext_ln736_14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %output_buf_addr_56 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_14

]]></Node>
<StgValue><ssdm name="output_buf_addr_56"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:46 %add_ln736_11 = add i10 %add_ln736, i10 14

]]></Node>
<StgValue><ssdm name="add_ln736_11"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
:47 %zext_ln736_15 = zext i10 %add_ln736_11

]]></Node>
<StgValue><ssdm name="zext_ln736_15"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %output_buf_addr_57 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_15

]]></Node>
<StgValue><ssdm name="output_buf_addr_57"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:49 %add_ln736_12 = add i10 %add_ln736, i10 15

]]></Node>
<StgValue><ssdm name="add_ln736_12"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
:50 %zext_ln736_16 = zext i10 %add_ln736_12

]]></Node>
<StgValue><ssdm name="zext_ln736_16"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %output_buf_addr_58 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_16

]]></Node>
<StgValue><ssdm name="output_buf_addr_58"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:52 %add_ln736_13 = add i10 %add_ln736, i10 16

]]></Node>
<StgValue><ssdm name="add_ln736_13"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
:53 %zext_ln736_17 = zext i10 %add_ln736_13

]]></Node>
<StgValue><ssdm name="zext_ln736_17"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %output_buf_addr_59 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_17

]]></Node>
<StgValue><ssdm name="output_buf_addr_59"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:55 %add_ln736_14 = add i10 %add_ln736, i10 17

]]></Node>
<StgValue><ssdm name="add_ln736_14"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
:56 %zext_ln736_18 = zext i10 %add_ln736_14

]]></Node>
<StgValue><ssdm name="zext_ln736_18"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %output_buf_addr_60 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_18

]]></Node>
<StgValue><ssdm name="output_buf_addr_60"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:58 %add_ln736_15 = add i10 %add_ln736, i10 18

]]></Node>
<StgValue><ssdm name="add_ln736_15"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
:59 %zext_ln736_19 = zext i10 %add_ln736_15

]]></Node>
<StgValue><ssdm name="zext_ln736_19"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %output_buf_addr_61 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_19

]]></Node>
<StgValue><ssdm name="output_buf_addr_61"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:61 %add_ln736_16 = add i10 %add_ln736, i10 19

]]></Node>
<StgValue><ssdm name="add_ln736_16"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
:62 %zext_ln736_20 = zext i10 %add_ln736_16

]]></Node>
<StgValue><ssdm name="zext_ln736_20"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %output_buf_addr_62 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_20

]]></Node>
<StgValue><ssdm name="output_buf_addr_62"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="5">
<![CDATA[
:65 %bitmask_V = load i5 %bit_buffer_weights_addr

]]></Node>
<StgValue><ssdm name="bitmask_V"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="640" op_0_bw="5">
<![CDATA[
:67 %weight_row_V = load i5 %processing_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_row_V"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="56" op_0_bw="32">
<![CDATA[
:68 %sext_ln674 = sext i32 %iact_value_read

]]></Node>
<StgValue><ssdm name="sext_ln674"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="20">
<![CDATA[
:69 %bit = trunc i20 %bitmask_V

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:70 %br_ln269 = br i1 %bit, void %._crit_edge, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="640">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %p_Result_s = trunc i640 %weight_row_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %sext_ln1168 = sext i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %r_V_1 = mul i56 %sext_ln1168, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge:0 %bit_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 1

]]></Node>
<StgValue><ssdm name="bit_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln269 = br i1 %bit_1, void %._crit_edge22, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %p_Result_20 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge22:0 %bit_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 2

]]></Node>
<StgValue><ssdm name="bit_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:1 %br_ln269 = br i1 %bit_2, void %._crit_edge23, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %p_Result_21 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge23:0 %bit_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 3

]]></Node>
<StgValue><ssdm name="bit_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:1 %br_ln269 = br i1 %bit_3, void %._crit_edge24, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %p_Result_22 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge24:0 %bit_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 4

]]></Node>
<StgValue><ssdm name="bit_4"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24:1 %br_ln269 = br i1 %bit_4, void %._crit_edge25, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:0 %p_Result_23 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge25:0 %bit_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 5

]]></Node>
<StgValue><ssdm name="bit_5"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25:1 %br_ln269 = br i1 %bit_5, void %._crit_edge26, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:0 %p_Result_24 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge26:0 %bit_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 6

]]></Node>
<StgValue><ssdm name="bit_6"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge26:1 %br_ln269 = br i1 %bit_6, void %._crit_edge27, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:0 %p_Result_25 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge27:0 %bit_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 7

]]></Node>
<StgValue><ssdm name="bit_7"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge27:1 %br_ln269 = br i1 %bit_7, void %._crit_edge28, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:0 %p_Result_26 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge28:0 %bit_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 8

]]></Node>
<StgValue><ssdm name="bit_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge28:1 %br_ln269 = br i1 %bit_8, void %._crit_edge29, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:0 %p_Result_27 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge29:0 %bit_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 9

]]></Node>
<StgValue><ssdm name="bit_9"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge29:1 %br_ln269 = br i1 %bit_9, void %._crit_edge30, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:0 %p_Result_28 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge30:0 %bit_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 10

]]></Node>
<StgValue><ssdm name="bit_10"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge30:1 %br_ln269 = br i1 %bit_10, void %._crit_edge31, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:0 %p_Result_29 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge31:0 %bit_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 11

]]></Node>
<StgValue><ssdm name="bit_11"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge31:1 %br_ln269 = br i1 %bit_11, void %._crit_edge32, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:0 %p_Result_30 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge32:0 %bit_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 12

]]></Node>
<StgValue><ssdm name="bit_12"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge32:1 %br_ln269 = br i1 %bit_12, void %._crit_edge33, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:0 %p_Result_31 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge33:0 %bit_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 13

]]></Node>
<StgValue><ssdm name="bit_13"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge33:1 %br_ln269 = br i1 %bit_13, void %._crit_edge34, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:0 %p_Result_32 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge34:0 %bit_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 14

]]></Node>
<StgValue><ssdm name="bit_14"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge34:1 %br_ln269 = br i1 %bit_14, void %._crit_edge35, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:0 %p_Result_33 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge35:0 %bit_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 15

]]></Node>
<StgValue><ssdm name="bit_15"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge35:1 %br_ln269 = br i1 %bit_15, void %._crit_edge36, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:0 %p_Result_34 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge36:0 %bit_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 16

]]></Node>
<StgValue><ssdm name="bit_16"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge36:1 %br_ln269 = br i1 %bit_16, void %._crit_edge37, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:0 %p_Result_35 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge37:0 %bit_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 17

]]></Node>
<StgValue><ssdm name="bit_17"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37:1 %br_ln269 = br i1 %bit_17, void %._crit_edge38, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:0 %p_Result_36 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 544, i32 575

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge38:0 %bit_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 18

]]></Node>
<StgValue><ssdm name="bit_18"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge38:1 %br_ln269 = br i1 %bit_18, void %._crit_edge39, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:0 %p_Result_37 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 576, i32 607

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
._crit_edge39:0 %bit_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 19

]]></Node>
<StgValue><ssdm name="bit_19"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge39:1 %br_ln269 = br i1 %bit_19, void %.loopexit4, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:0 %p_Result_38 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 608, i32 639

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="205" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:17 %add_ln260_1 = add i10 %add_ln260, i10 4

]]></Node>
<StgValue><ssdm name="add_ln260_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
.split.0:18 %zext_ln260_6 = zext i10 %add_ln260_1

]]></Node>
<StgValue><ssdm name="zext_ln260_6"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:19 %output_buf_addr_11 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_6

]]></Node>
<StgValue><ssdm name="output_buf_addr_11"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:20 %add_ln260_2 = add i10 %add_ln260, i10 5

]]></Node>
<StgValue><ssdm name="add_ln260_2"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
.split.0:21 %zext_ln260_7 = zext i10 %add_ln260_2

]]></Node>
<StgValue><ssdm name="zext_ln260_7"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:22 %output_buf_addr_13 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_7

]]></Node>
<StgValue><ssdm name="output_buf_addr_13"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
.split.0:133 %output_buf_load_5 = load i10 %output_buf_addr_7

]]></Node>
<StgValue><ssdm name="output_buf_load_5"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
.split.0:135 %output_buf_load_6 = load i10 %output_buf_addr_9

]]></Node>
<StgValue><ssdm name="output_buf_load_6"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
.split.0:137 %output_buf_load_7 = load i10 %output_buf_addr_11

]]></Node>
<StgValue><ssdm name="output_buf_load_7"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.split.0:139 %output_buf_load_8 = load i10 %output_buf_addr_13

]]></Node>
<StgValue><ssdm name="output_buf_load_8"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:1 %sext_ln1168_1 = sext i32 %p_Result_20

]]></Node>
<StgValue><ssdm name="sext_ln1168_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:2 %r_V_3 = mul i56 %sext_ln1168_1, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:23 %add_ln260_3 = add i10 %add_ln260, i10 6

]]></Node>
<StgValue><ssdm name="add_ln260_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="10">
<![CDATA[
.split.0:24 %zext_ln260_8 = zext i10 %add_ln260_3

]]></Node>
<StgValue><ssdm name="zext_ln260_8"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:25 %output_buf_addr_15 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_8

]]></Node>
<StgValue><ssdm name="output_buf_addr_15"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:26 %add_ln260_4 = add i10 %add_ln260, i10 7

]]></Node>
<StgValue><ssdm name="add_ln260_4"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
.split.0:27 %zext_ln260_9 = zext i10 %add_ln260_4

]]></Node>
<StgValue><ssdm name="zext_ln260_9"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:28 %output_buf_addr_17 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_9

]]></Node>
<StgValue><ssdm name="output_buf_addr_17"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
.split.0:137 %output_buf_load_7 = load i10 %output_buf_addr_11

]]></Node>
<StgValue><ssdm name="output_buf_load_7"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.split.0:139 %output_buf_load_8 = load i10 %output_buf_addr_13

]]></Node>
<StgValue><ssdm name="output_buf_load_8"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
.split.0:141 %output_buf_load_9 = load i10 %output_buf_addr_15

]]></Node>
<StgValue><ssdm name="output_buf_load_9"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
.split.0:143 %output_buf_load_10 = load i10 %output_buf_addr_17

]]></Node>
<StgValue><ssdm name="output_buf_load_10"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:1 %sext_ln1168_2 = sext i32 %p_Result_21

]]></Node>
<StgValue><ssdm name="sext_ln1168_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:2 %r_V_5 = mul i56 %sext_ln1168_2, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="229" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:29 %add_ln260_5 = add i10 %add_ln260, i10 8

]]></Node>
<StgValue><ssdm name="add_ln260_5"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="10">
<![CDATA[
.split.0:30 %zext_ln260_10 = zext i10 %add_ln260_5

]]></Node>
<StgValue><ssdm name="zext_ln260_10"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:31 %output_buf_addr_19 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_10

]]></Node>
<StgValue><ssdm name="output_buf_addr_19"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:32 %add_ln260_6 = add i10 %add_ln260, i10 9

]]></Node>
<StgValue><ssdm name="add_ln260_6"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
.split.0:33 %zext_ln260_11 = zext i10 %add_ln260_6

]]></Node>
<StgValue><ssdm name="zext_ln260_11"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:34 %output_buf_addr_21 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_11

]]></Node>
<StgValue><ssdm name="output_buf_addr_21"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
.split.0:141 %output_buf_load_9 = load i10 %output_buf_addr_15

]]></Node>
<StgValue><ssdm name="output_buf_load_9"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
.split.0:143 %output_buf_load_10 = load i10 %output_buf_addr_17

]]></Node>
<StgValue><ssdm name="output_buf_load_10"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
.split.0:145 %output_buf_load_11 = load i10 %output_buf_addr_19

]]></Node>
<StgValue><ssdm name="output_buf_load_11"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
.split.0:147 %output_buf_load_12 = load i10 %output_buf_addr_21

]]></Node>
<StgValue><ssdm name="output_buf_load_12"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:1 %sext_ln1168_3 = sext i32 %p_Result_22

]]></Node>
<StgValue><ssdm name="sext_ln1168_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:2 %r_V_7 = mul i56 %sext_ln1168_3, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="241" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:35 %add_ln260_7 = add i10 %add_ln260, i10 10

]]></Node>
<StgValue><ssdm name="add_ln260_7"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
.split.0:36 %zext_ln260_12 = zext i10 %add_ln260_7

]]></Node>
<StgValue><ssdm name="zext_ln260_12"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:37 %output_buf_addr_23 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_12

]]></Node>
<StgValue><ssdm name="output_buf_addr_23"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:38 %add_ln260_8 = add i10 %add_ln260, i10 11

]]></Node>
<StgValue><ssdm name="add_ln260_8"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
.split.0:39 %zext_ln260_13 = zext i10 %add_ln260_8

]]></Node>
<StgValue><ssdm name="zext_ln260_13"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:40 %output_buf_addr_25 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_13

]]></Node>
<StgValue><ssdm name="output_buf_addr_25"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
.split.0:145 %output_buf_load_11 = load i10 %output_buf_addr_19

]]></Node>
<StgValue><ssdm name="output_buf_load_11"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
.split.0:147 %output_buf_load_12 = load i10 %output_buf_addr_21

]]></Node>
<StgValue><ssdm name="output_buf_load_12"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
.split.0:149 %output_buf_load_13 = load i10 %output_buf_addr_23

]]></Node>
<StgValue><ssdm name="output_buf_load_13"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.split.0:151 %output_buf_load_14 = load i10 %output_buf_addr_25

]]></Node>
<StgValue><ssdm name="output_buf_load_14"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:1 %sext_ln1168_4 = sext i32 %p_Result_23

]]></Node>
<StgValue><ssdm name="sext_ln1168_4"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:2 %r_V_9 = mul i56 %sext_ln1168_4, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="253" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:41 %add_ln260_9 = add i10 %add_ln260, i10 12

]]></Node>
<StgValue><ssdm name="add_ln260_9"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
.split.0:42 %zext_ln260_14 = zext i10 %add_ln260_9

]]></Node>
<StgValue><ssdm name="zext_ln260_14"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:43 %output_buf_addr_27 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_14

]]></Node>
<StgValue><ssdm name="output_buf_addr_27"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:44 %add_ln260_10 = add i10 %add_ln260, i10 13

]]></Node>
<StgValue><ssdm name="add_ln260_10"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
.split.0:45 %zext_ln260_15 = zext i10 %add_ln260_10

]]></Node>
<StgValue><ssdm name="zext_ln260_15"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:46 %output_buf_addr_29 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_15

]]></Node>
<StgValue><ssdm name="output_buf_addr_29"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
.split.0:149 %output_buf_load_13 = load i10 %output_buf_addr_23

]]></Node>
<StgValue><ssdm name="output_buf_load_13"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.split.0:151 %output_buf_load_14 = load i10 %output_buf_addr_25

]]></Node>
<StgValue><ssdm name="output_buf_load_14"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
.split.0:153 %output_buf_load_15 = load i10 %output_buf_addr_27

]]></Node>
<StgValue><ssdm name="output_buf_load_15"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.split.0:155 %output_buf_load_16 = load i10 %output_buf_addr_29

]]></Node>
<StgValue><ssdm name="output_buf_load_16"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:1 %sext_ln1168_5 = sext i32 %p_Result_24

]]></Node>
<StgValue><ssdm name="sext_ln1168_5"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:2 %r_V_11 = mul i56 %sext_ln1168_5, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="265" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:47 %add_ln260_11 = add i10 %add_ln260, i10 14

]]></Node>
<StgValue><ssdm name="add_ln260_11"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
.split.0:48 %zext_ln260_16 = zext i10 %add_ln260_11

]]></Node>
<StgValue><ssdm name="zext_ln260_16"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:49 %output_buf_addr_31 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_16

]]></Node>
<StgValue><ssdm name="output_buf_addr_31"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:50 %add_ln260_12 = add i10 %add_ln260, i10 15

]]></Node>
<StgValue><ssdm name="add_ln260_12"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
.split.0:51 %zext_ln260_17 = zext i10 %add_ln260_12

]]></Node>
<StgValue><ssdm name="zext_ln260_17"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:52 %output_buf_addr_33 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_17

]]></Node>
<StgValue><ssdm name="output_buf_addr_33"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
.split.0:153 %output_buf_load_15 = load i10 %output_buf_addr_27

]]></Node>
<StgValue><ssdm name="output_buf_load_15"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.split.0:155 %output_buf_load_16 = load i10 %output_buf_addr_29

]]></Node>
<StgValue><ssdm name="output_buf_load_16"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
.split.0:157 %output_buf_load_17 = load i10 %output_buf_addr_31

]]></Node>
<StgValue><ssdm name="output_buf_load_17"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.split.0:159 %output_buf_load_18 = load i10 %output_buf_addr_33

]]></Node>
<StgValue><ssdm name="output_buf_load_18"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:1 %sext_ln1168_6 = sext i32 %p_Result_25

]]></Node>
<StgValue><ssdm name="sext_ln1168_6"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:2 %r_V_13 = mul i56 %sext_ln1168_6, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="277" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:53 %add_ln260_13 = add i10 %add_ln260, i10 16

]]></Node>
<StgValue><ssdm name="add_ln260_13"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
.split.0:54 %zext_ln260_18 = zext i10 %add_ln260_13

]]></Node>
<StgValue><ssdm name="zext_ln260_18"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:55 %output_buf_addr_35 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_18

]]></Node>
<StgValue><ssdm name="output_buf_addr_35"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:56 %add_ln260_14 = add i10 %add_ln260, i10 17

]]></Node>
<StgValue><ssdm name="add_ln260_14"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
.split.0:57 %zext_ln260_19 = zext i10 %add_ln260_14

]]></Node>
<StgValue><ssdm name="zext_ln260_19"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:58 %output_buf_addr_37 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_19

]]></Node>
<StgValue><ssdm name="output_buf_addr_37"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
.split.0:157 %output_buf_load_17 = load i10 %output_buf_addr_31

]]></Node>
<StgValue><ssdm name="output_buf_load_17"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.split.0:159 %output_buf_load_18 = load i10 %output_buf_addr_33

]]></Node>
<StgValue><ssdm name="output_buf_load_18"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
.split.0:161 %output_buf_load_19 = load i10 %output_buf_addr_35

]]></Node>
<StgValue><ssdm name="output_buf_load_19"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
.split.0:163 %output_buf_load_20 = load i10 %output_buf_addr_37

]]></Node>
<StgValue><ssdm name="output_buf_load_20"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:1 %sext_ln1168_7 = sext i32 %p_Result_26

]]></Node>
<StgValue><ssdm name="sext_ln1168_7"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:2 %r_V_15 = mul i56 %sext_ln1168_7, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="289" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:59 %add_ln260_15 = add i10 %add_ln260, i10 18

]]></Node>
<StgValue><ssdm name="add_ln260_15"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
.split.0:60 %zext_ln260_20 = zext i10 %add_ln260_15

]]></Node>
<StgValue><ssdm name="zext_ln260_20"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:61 %output_buf_addr_39 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_20

]]></Node>
<StgValue><ssdm name="output_buf_addr_39"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:62 %add_ln260_16 = add i10 %add_ln260, i10 19

]]></Node>
<StgValue><ssdm name="add_ln260_16"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
.split.0:63 %zext_ln260_21 = zext i10 %add_ln260_16

]]></Node>
<StgValue><ssdm name="zext_ln260_21"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:64 %output_buf_addr_41 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_21

]]></Node>
<StgValue><ssdm name="output_buf_addr_41"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
.split.0:161 %output_buf_load_19 = load i10 %output_buf_addr_35

]]></Node>
<StgValue><ssdm name="output_buf_load_19"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
.split.0:163 %output_buf_load_20 = load i10 %output_buf_addr_37

]]></Node>
<StgValue><ssdm name="output_buf_load_20"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
.split.0:165 %output_buf_load_21 = load i10 %output_buf_addr_39

]]></Node>
<StgValue><ssdm name="output_buf_load_21"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.split.0:167 %output_buf_load_22 = load i10 %output_buf_addr_41

]]></Node>
<StgValue><ssdm name="output_buf_load_22"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:1 %sext_ln1168_8 = sext i32 %p_Result_27

]]></Node>
<StgValue><ssdm name="sext_ln1168_8"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:2 %r_V_17 = mul i56 %sext_ln1168_8, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split.0:65 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %k_idx_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="9">
<![CDATA[
.split.0:66 %zext_ln260_22 = zext i9 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln260_22"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split.0:67 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %k_idx_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="7">
<![CDATA[
.split.0:68 %zext_ln260_23 = zext i7 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln260_23"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:69 %add_ln260_17 = add i10 %zext_ln260_22, i10 %zext_ln260_23

]]></Node>
<StgValue><ssdm name="add_ln260_17"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
.split.0:70 %zext_ln260_24 = zext i10 %add_ln260_17

]]></Node>
<StgValue><ssdm name="zext_ln260_24"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:71 %output_buf_addr_4 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_24

]]></Node>
<StgValue><ssdm name="output_buf_addr_4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:72 %or_ln260_3 = or i10 %add_ln260_17, i10 1

]]></Node>
<StgValue><ssdm name="or_ln260_3"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
.split.0:73 %zext_ln260_25 = zext i10 %or_ln260_3

]]></Node>
<StgValue><ssdm name="zext_ln260_25"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:74 %output_buf_addr_6 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_25

]]></Node>
<StgValue><ssdm name="output_buf_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:130 %store_ln260 = store i32 %output_buf_load, i10 %output_buf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:132 %store_ln260 = store i32 %output_buf_load_4, i10 %output_buf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
.split.0:165 %output_buf_load_21 = load i10 %output_buf_addr_39

]]></Node>
<StgValue><ssdm name="output_buf_load_21"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.split.0:167 %output_buf_load_22 = load i10 %output_buf_addr_41

]]></Node>
<StgValue><ssdm name="output_buf_load_22"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:1 %sext_ln1168_9 = sext i32 %p_Result_28

]]></Node>
<StgValue><ssdm name="sext_ln1168_9"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:2 %r_V_19 = mul i56 %sext_ln1168_9, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:75 %or_ln260_4 = or i10 %add_ln260_17, i10 2

]]></Node>
<StgValue><ssdm name="or_ln260_4"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
.split.0:76 %zext_ln260_26 = zext i10 %or_ln260_4

]]></Node>
<StgValue><ssdm name="zext_ln260_26"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:77 %output_buf_addr_8 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_26

]]></Node>
<StgValue><ssdm name="output_buf_addr_8"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:78 %or_ln260_5 = or i10 %add_ln260_17, i10 3

]]></Node>
<StgValue><ssdm name="or_ln260_5"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
.split.0:79 %zext_ln260_27 = zext i10 %or_ln260_5

]]></Node>
<StgValue><ssdm name="zext_ln260_27"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:80 %output_buf_addr_10 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_27

]]></Node>
<StgValue><ssdm name="output_buf_addr_10"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:134 %store_ln260 = store i32 %output_buf_load_5, i10 %output_buf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:136 %store_ln260 = store i32 %output_buf_load_6, i10 %output_buf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:1 %sext_ln1168_10 = sext i32 %p_Result_29

]]></Node>
<StgValue><ssdm name="sext_ln1168_10"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:2 %r_V_21 = mul i56 %sext_ln1168_10, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="327" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:81 %add_ln260_18 = add i10 %add_ln260_17, i10 4

]]></Node>
<StgValue><ssdm name="add_ln260_18"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
.split.0:82 %zext_ln260_28 = zext i10 %add_ln260_18

]]></Node>
<StgValue><ssdm name="zext_ln260_28"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:83 %output_buf_addr_12 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_28

]]></Node>
<StgValue><ssdm name="output_buf_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:84 %add_ln260_19 = add i10 %add_ln260_17, i10 5

]]></Node>
<StgValue><ssdm name="add_ln260_19"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
.split.0:85 %zext_ln260_29 = zext i10 %add_ln260_19

]]></Node>
<StgValue><ssdm name="zext_ln260_29"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:86 %output_buf_addr_14 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_29

]]></Node>
<StgValue><ssdm name="output_buf_addr_14"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:138 %store_ln260 = store i32 %output_buf_load_7, i10 %output_buf_addr_12

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:140 %store_ln260 = store i32 %output_buf_load_8, i10 %output_buf_addr_14

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:1 %sext_ln1168_11 = sext i32 %p_Result_30

]]></Node>
<StgValue><ssdm name="sext_ln1168_11"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:2 %r_V_23 = mul i56 %sext_ln1168_11, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="337" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:87 %add_ln260_20 = add i10 %add_ln260_17, i10 6

]]></Node>
<StgValue><ssdm name="add_ln260_20"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
.split.0:88 %zext_ln260_30 = zext i10 %add_ln260_20

]]></Node>
<StgValue><ssdm name="zext_ln260_30"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:89 %output_buf_addr_16 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_30

]]></Node>
<StgValue><ssdm name="output_buf_addr_16"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:90 %add_ln260_21 = add i10 %add_ln260_17, i10 7

]]></Node>
<StgValue><ssdm name="add_ln260_21"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
.split.0:91 %zext_ln260_31 = zext i10 %add_ln260_21

]]></Node>
<StgValue><ssdm name="zext_ln260_31"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:92 %output_buf_addr_18 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_31

]]></Node>
<StgValue><ssdm name="output_buf_addr_18"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:142 %store_ln260 = store i32 %output_buf_load_9, i10 %output_buf_addr_16

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:144 %store_ln260 = store i32 %output_buf_load_10, i10 %output_buf_addr_18

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:1 %sext_ln1168_12 = sext i32 %p_Result_31

]]></Node>
<StgValue><ssdm name="sext_ln1168_12"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:2 %r_V_25 = mul i56 %sext_ln1168_12, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="347" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:93 %add_ln260_22 = add i10 %add_ln260_17, i10 8

]]></Node>
<StgValue><ssdm name="add_ln260_22"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
.split.0:94 %zext_ln260_32 = zext i10 %add_ln260_22

]]></Node>
<StgValue><ssdm name="zext_ln260_32"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:95 %output_buf_addr_20 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_32

]]></Node>
<StgValue><ssdm name="output_buf_addr_20"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:96 %add_ln260_23 = add i10 %add_ln260_17, i10 9

]]></Node>
<StgValue><ssdm name="add_ln260_23"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
.split.0:97 %zext_ln260_33 = zext i10 %add_ln260_23

]]></Node>
<StgValue><ssdm name="zext_ln260_33"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:98 %output_buf_addr_22 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_33

]]></Node>
<StgValue><ssdm name="output_buf_addr_22"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:146 %store_ln260 = store i32 %output_buf_load_11, i10 %output_buf_addr_20

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:148 %store_ln260 = store i32 %output_buf_load_12, i10 %output_buf_addr_22

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:1 %sext_ln1168_13 = sext i32 %p_Result_32

]]></Node>
<StgValue><ssdm name="sext_ln1168_13"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:2 %r_V_27 = mul i56 %sext_ln1168_13, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="357" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:99 %add_ln260_24 = add i10 %add_ln260_17, i10 10

]]></Node>
<StgValue><ssdm name="add_ln260_24"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
.split.0:100 %zext_ln260_34 = zext i10 %add_ln260_24

]]></Node>
<StgValue><ssdm name="zext_ln260_34"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:101 %output_buf_addr_24 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_34

]]></Node>
<StgValue><ssdm name="output_buf_addr_24"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:102 %add_ln260_25 = add i10 %add_ln260_17, i10 11

]]></Node>
<StgValue><ssdm name="add_ln260_25"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
.split.0:103 %zext_ln260_35 = zext i10 %add_ln260_25

]]></Node>
<StgValue><ssdm name="zext_ln260_35"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:104 %output_buf_addr_26 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_35

]]></Node>
<StgValue><ssdm name="output_buf_addr_26"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:150 %store_ln260 = store i32 %output_buf_load_13, i10 %output_buf_addr_24

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:152 %store_ln260 = store i32 %output_buf_load_14, i10 %output_buf_addr_26

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:1 %sext_ln1168_14 = sext i32 %p_Result_33

]]></Node>
<StgValue><ssdm name="sext_ln1168_14"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:2 %r_V_29 = mul i56 %sext_ln1168_14, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="367" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:105 %add_ln260_26 = add i10 %add_ln260_17, i10 12

]]></Node>
<StgValue><ssdm name="add_ln260_26"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
.split.0:106 %zext_ln260_36 = zext i10 %add_ln260_26

]]></Node>
<StgValue><ssdm name="zext_ln260_36"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:107 %output_buf_addr_28 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_36

]]></Node>
<StgValue><ssdm name="output_buf_addr_28"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:108 %add_ln260_27 = add i10 %add_ln260_17, i10 13

]]></Node>
<StgValue><ssdm name="add_ln260_27"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
.split.0:109 %zext_ln260_37 = zext i10 %add_ln260_27

]]></Node>
<StgValue><ssdm name="zext_ln260_37"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:110 %output_buf_addr_30 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_37

]]></Node>
<StgValue><ssdm name="output_buf_addr_30"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:154 %store_ln260 = store i32 %output_buf_load_15, i10 %output_buf_addr_28

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:156 %store_ln260 = store i32 %output_buf_load_16, i10 %output_buf_addr_30

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:1 %sext_ln1168_15 = sext i32 %p_Result_34

]]></Node>
<StgValue><ssdm name="sext_ln1168_15"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:2 %r_V_31 = mul i56 %sext_ln1168_15, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="377" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:111 %add_ln260_28 = add i10 %add_ln260_17, i10 14

]]></Node>
<StgValue><ssdm name="add_ln260_28"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
.split.0:112 %zext_ln260_38 = zext i10 %add_ln260_28

]]></Node>
<StgValue><ssdm name="zext_ln260_38"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:113 %output_buf_addr_32 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_38

]]></Node>
<StgValue><ssdm name="output_buf_addr_32"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:114 %add_ln260_29 = add i10 %add_ln260_17, i10 15

]]></Node>
<StgValue><ssdm name="add_ln260_29"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
.split.0:115 %zext_ln260_39 = zext i10 %add_ln260_29

]]></Node>
<StgValue><ssdm name="zext_ln260_39"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:116 %output_buf_addr_34 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_39

]]></Node>
<StgValue><ssdm name="output_buf_addr_34"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:158 %store_ln260 = store i32 %output_buf_load_17, i10 %output_buf_addr_32

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:160 %store_ln260 = store i32 %output_buf_load_18, i10 %output_buf_addr_34

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:1 %sext_ln1168_16 = sext i32 %p_Result_35

]]></Node>
<StgValue><ssdm name="sext_ln1168_16"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:2 %r_V_33 = mul i56 %sext_ln1168_16, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="387" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:117 %add_ln260_30 = add i10 %add_ln260_17, i10 16

]]></Node>
<StgValue><ssdm name="add_ln260_30"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
.split.0:118 %zext_ln260_40 = zext i10 %add_ln260_30

]]></Node>
<StgValue><ssdm name="zext_ln260_40"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:119 %output_buf_addr_36 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_40

]]></Node>
<StgValue><ssdm name="output_buf_addr_36"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:120 %add_ln260_31 = add i10 %add_ln260_17, i10 17

]]></Node>
<StgValue><ssdm name="add_ln260_31"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
.split.0:121 %zext_ln260_41 = zext i10 %add_ln260_31

]]></Node>
<StgValue><ssdm name="zext_ln260_41"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:122 %output_buf_addr_38 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_41

]]></Node>
<StgValue><ssdm name="output_buf_addr_38"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:162 %store_ln260 = store i32 %output_buf_load_19, i10 %output_buf_addr_36

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:164 %store_ln260 = store i32 %output_buf_load_20, i10 %output_buf_addr_38

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:1 %sext_ln1168_17 = sext i32 %p_Result_36

]]></Node>
<StgValue><ssdm name="sext_ln1168_17"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:2 %r_V_35 = mul i56 %sext_ln1168_17, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="397" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:123 %add_ln260_32 = add i10 %add_ln260_17, i10 18

]]></Node>
<StgValue><ssdm name="add_ln260_32"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
.split.0:124 %zext_ln260_42 = zext i10 %add_ln260_32

]]></Node>
<StgValue><ssdm name="zext_ln260_42"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:125 %output_buf_addr_40 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_42

]]></Node>
<StgValue><ssdm name="output_buf_addr_40"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.0:126 %add_ln260_33 = add i10 %add_ln260_17, i10 19

]]></Node>
<StgValue><ssdm name="add_ln260_33"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
.split.0:127 %zext_ln260_43 = zext i10 %add_ln260_33

]]></Node>
<StgValue><ssdm name="zext_ln260_43"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:128 %output_buf_addr_42 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_43

]]></Node>
<StgValue><ssdm name="output_buf_addr_42"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:166 %store_ln260 = store i32 %output_buf_load_21, i10 %output_buf_addr_40

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split.0:168 %store_ln260 = store i32 %output_buf_load_22, i10 %output_buf_addr_42

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split.0:169 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:1 %sext_ln1168_18 = sext i32 %p_Result_37

]]></Node>
<StgValue><ssdm name="sext_ln1168_18"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:2 %r_V_37 = mul i56 %sext_ln1168_18, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="408" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %lhs = load i10 %output_buf_addr_43

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:3 %lhs_2 = load i10 %output_buf_addr_44

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:1 %sext_ln1168_19 = sext i32 %p_Result_38

]]></Node>
<StgValue><ssdm name="sext_ln1168_19"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:2 %r_V_39 = mul i56 %sext_ln1168_19, i56 %sext_ln674

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="412" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %lhs = load i10 %output_buf_addr_43

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %ret_V = add i56 %lhs_1, i56 %r_V_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:3 %lhs_2 = load i10 %output_buf_addr_44

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:4 %lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:5 %ret_V_1 = add i56 %lhs_3, i56 %r_V_3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:6 %trunc_ln717_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:3 %lhs_4 = load i10 %output_buf_addr_45

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:3 %lhs_6 = load i10 %output_buf_addr_46

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="422" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:3 %lhs_4 = load i10 %output_buf_addr_45

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:4 %lhs_5 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_4, i24 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:5 %ret_V_2 = add i56 %lhs_5, i56 %r_V_5

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:6 %trunc_ln717_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_2, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:3 %lhs_6 = load i10 %output_buf_addr_46

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:4 %lhs_7 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_6, i24 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:5 %ret_V_3 = add i56 %lhs_7, i56 %r_V_7

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:6 %trunc_ln717_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_3, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:3 %lhs_8 = load i10 %output_buf_addr_47

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:3 %lhs_10 = load i10 %output_buf_addr_48

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="432" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:3 %lhs_8 = load i10 %output_buf_addr_47

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:4 %lhs_9 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_8, i24 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:5 %ret_V_4 = add i56 %lhs_9, i56 %r_V_9

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:6 %trunc_ln717_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_4, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:3 %lhs_10 = load i10 %output_buf_addr_48

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:4 %lhs_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_10, i24 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:5 %ret_V_5 = add i56 %lhs_11, i56 %r_V_11

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:6 %trunc_ln717_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_5, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:3 %lhs_12 = load i10 %output_buf_addr_49

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:3 %lhs_14 = load i10 %output_buf_addr_50

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="442" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:3 %lhs_12 = load i10 %output_buf_addr_49

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:4 %lhs_13 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_12, i24 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:5 %ret_V_6 = add i56 %lhs_13, i56 %r_V_13

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:6 %trunc_ln717_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_6, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:3 %lhs_14 = load i10 %output_buf_addr_50

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:4 %lhs_15 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_14, i24 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:5 %ret_V_7 = add i56 %lhs_15, i56 %r_V_15

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:6 %trunc_ln717_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_7, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:3 %lhs_16 = load i10 %output_buf_addr_51

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:3 %lhs_18 = load i10 %output_buf_addr_52

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="452" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:3 %lhs_16 = load i10 %output_buf_addr_51

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:4 %lhs_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_16, i24 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:5 %ret_V_8 = add i56 %lhs_17, i56 %r_V_17

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:6 %trunc_ln717_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_8, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:3 %lhs_18 = load i10 %output_buf_addr_52

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:4 %lhs_19 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_18, i24 0

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:5 %ret_V_9 = add i56 %lhs_19, i56 %r_V_19

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:6 %trunc_ln717_9 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_9, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:3 %lhs_20 = load i10 %output_buf_addr_53

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:3 %lhs_22 = load i10 %output_buf_addr_54

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="462" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:3 %lhs_20 = load i10 %output_buf_addr_53

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:4 %lhs_21 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_20, i24 0

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:5 %ret_V_10 = add i56 %lhs_21, i56 %r_V_21

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:6 %trunc_ln717_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_10, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:3 %lhs_22 = load i10 %output_buf_addr_54

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:4 %lhs_23 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_22, i24 0

]]></Node>
<StgValue><ssdm name="lhs_23"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:5 %ret_V_11 = add i56 %lhs_23, i56 %r_V_23

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:6 %trunc_ln717_10 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_11, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_10"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:3 %lhs_24 = load i10 %output_buf_addr_55

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:3 %lhs_26 = load i10 %output_buf_addr_56

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="472" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:3 %lhs_24 = load i10 %output_buf_addr_55

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:4 %lhs_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_24, i24 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:5 %ret_V_12 = add i56 %lhs_25, i56 %r_V_25

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:6 %trunc_ln717_11 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_12, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_11"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:3 %lhs_26 = load i10 %output_buf_addr_56

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:4 %lhs_27 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_26, i24 0

]]></Node>
<StgValue><ssdm name="lhs_27"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:5 %ret_V_13 = add i56 %lhs_27, i56 %r_V_27

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:6 %trunc_ln717_12 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_13, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_12"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:3 %lhs_28 = load i10 %output_buf_addr_57

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:3 %lhs_30 = load i10 %output_buf_addr_58

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="482" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:3 %lhs_28 = load i10 %output_buf_addr_57

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:4 %lhs_29 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_28, i24 0

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:5 %ret_V_14 = add i56 %lhs_29, i56 %r_V_29

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:6 %trunc_ln717_13 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_14, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_13"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:3 %lhs_30 = load i10 %output_buf_addr_58

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:4 %lhs_31 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_30, i24 0

]]></Node>
<StgValue><ssdm name="lhs_31"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:5 %ret_V_15 = add i56 %lhs_31, i56 %r_V_31

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:6 %trunc_ln717_14 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_15, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_14"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:3 %lhs_32 = load i10 %output_buf_addr_59

]]></Node>
<StgValue><ssdm name="lhs_32"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:3 %lhs_34 = load i10 %output_buf_addr_60

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="492" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:3 %lhs_32 = load i10 %output_buf_addr_59

]]></Node>
<StgValue><ssdm name="lhs_32"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:4 %lhs_33 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_32, i24 0

]]></Node>
<StgValue><ssdm name="lhs_33"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:5 %ret_V_16 = add i56 %lhs_33, i56 %r_V_33

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:6 %trunc_ln717_15 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_16, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_15"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:3 %lhs_34 = load i10 %output_buf_addr_60

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:4 %lhs_35 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_34, i24 0

]]></Node>
<StgValue><ssdm name="lhs_35"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:5 %ret_V_17 = add i56 %lhs_35, i56 %r_V_35

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:6 %trunc_ln717_16 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_17, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_16"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:3 %lhs_36 = load i10 %output_buf_addr_61

]]></Node>
<StgValue><ssdm name="lhs_36"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:3 %lhs_38 = load i10 %output_buf_addr_62

]]></Node>
<StgValue><ssdm name="lhs_38"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="502" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %store_ln717 = store i32 %trunc_ln, i10 %output_buf_addr_43

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %br_ln274 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:7 %store_ln717 = store i32 %trunc_ln717_1, i10 %output_buf_addr_44

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:8 %br_ln274 = br void %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:3 %lhs_36 = load i10 %output_buf_addr_61

]]></Node>
<StgValue><ssdm name="lhs_36"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:4 %lhs_37 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_36, i24 0

]]></Node>
<StgValue><ssdm name="lhs_37"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:5 %ret_V_18 = add i56 %lhs_37, i56 %r_V_37

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:6 %trunc_ln717_17 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_18, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_17"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:3 %lhs_38 = load i10 %output_buf_addr_62

]]></Node>
<StgValue><ssdm name="lhs_38"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:4 %lhs_39 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_38, i24 0

]]></Node>
<StgValue><ssdm name="lhs_39"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:5 %ret_V_19 = add i56 %lhs_39, i56 %r_V_39

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:6 %trunc_ln717_18 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_19, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln717_18"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="514" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:7 %store_ln717 = store i32 %trunc_ln717_2, i10 %output_buf_addr_45

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:8 %br_ln274 = br void %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:7 %store_ln717 = store i32 %trunc_ln717_3, i10 %output_buf_addr_46

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:8 %br_ln274 = br void %._crit_edge24

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="518" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:7 %store_ln717 = store i32 %trunc_ln717_4, i10 %output_buf_addr_47

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="519" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4:8 %br_ln274 = br void %._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="520" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:7 %store_ln717 = store i32 %trunc_ln717_5, i10 %output_buf_addr_48

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="521" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5:8 %br_ln274 = br void %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="522" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:7 %store_ln717 = store i32 %trunc_ln717_6, i10 %output_buf_addr_49

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6:8 %br_ln274 = br void %._crit_edge27

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="524" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:7 %store_ln717 = store i32 %trunc_ln717_7, i10 %output_buf_addr_50

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7:8 %br_ln274 = br void %._crit_edge28

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="526" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:7 %store_ln717 = store i32 %trunc_ln717_8, i10 %output_buf_addr_51

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="527" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8:8 %br_ln274 = br void %._crit_edge29

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="528" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:7 %store_ln717 = store i32 %trunc_ln717_9, i10 %output_buf_addr_52

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="529" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9:8 %br_ln274 = br void %._crit_edge30

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="530" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:7 %store_ln717 = store i32 %trunc_ln717_s, i10 %output_buf_addr_53

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="531" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10:8 %br_ln274 = br void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="532" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:7 %store_ln717 = store i32 %trunc_ln717_10, i10 %output_buf_addr_54

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="533" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11:8 %br_ln274 = br void %._crit_edge32

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="534" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:7 %store_ln717 = store i32 %trunc_ln717_11, i10 %output_buf_addr_55

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12:8 %br_ln274 = br void %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:7 %store_ln717 = store i32 %trunc_ln717_12, i10 %output_buf_addr_56

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13:8 %br_ln274 = br void %._crit_edge34

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="538" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:7 %store_ln717 = store i32 %trunc_ln717_13, i10 %output_buf_addr_57

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14:8 %br_ln274 = br void %._crit_edge35

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:7 %store_ln717 = store i32 %trunc_ln717_14, i10 %output_buf_addr_58

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15:8 %br_ln274 = br void %._crit_edge36

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="542" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:7 %store_ln717 = store i32 %trunc_ln717_15, i10 %output_buf_addr_59

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16:8 %br_ln274 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="544" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:7 %store_ln717 = store i32 %trunc_ln717_16, i10 %output_buf_addr_60

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17:8 %br_ln274 = br void %._crit_edge38

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="546" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:7 %store_ln717 = store i32 %trunc_ln717_17, i10 %output_buf_addr_61

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18:8 %br_ln274 = br void %._crit_edge39

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:7 %store_ln717 = store i32 %trunc_ln717_18, i10 %output_buf_addr_62

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="bit_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19:8 %br_ln274 = br void %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4:0 %br_ln276 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0">
<![CDATA[
.loopexit._crit_edge:0 %ret_ln276 = ret

]]></Node>
<StgValue><ssdm name="ret_ln276"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
