{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702517195075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702517195076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 09:26:34 2023 " "Processing started: Thu Dec 14 09:26:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702517195076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517195076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517195076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702517195994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702517195994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/ztj.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/ztj.v" { { "Info" "ISGN_ENTITY_NAME" "1 ztj " "Found entity 1: ztj" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702517206538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517206538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../.v/top_module.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702517206543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517206543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/smg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/smg.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg " "Found entity 1: smg" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702517206549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517206549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt0 ztj.v(37) " "Verilog HDL Implicit Net warning at ztj.v(37): created implicit net for \"add_cnt0\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt0 ztj.v(38) " "Verilog HDL Implicit Net warning at ztj.v(38): created implicit net for \"end_cnt0\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt1 ztj.v(52) " "Verilog HDL Implicit Net warning at ztj.v(52): created implicit net for \"add_cnt1\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt1 ztj.v(53) " "Verilog HDL Implicit Net warning at ztj.v(53): created implicit net for \"end_cnt1\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle2ewg_snr_start ztj.v(99) " "Verilog HDL Implicit Net warning at ztj.v(99): created implicit net for \"idle2ewg_snr_start\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ewg_snr2ewy_snr_start ztj.v(100) " "Verilog HDL Implicit Net warning at ztj.v(100): created implicit net for \"ewg_snr2ewy_snr_start\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ewy_snr2ewr_sng_start ztj.v(101) " "Verilog HDL Implicit Net warning at ztj.v(101): created implicit net for \"ewy_snr2ewr_sng_start\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ewr_sng2ewr_sny_start ztj.v(102) " "Verilog HDL Implicit Net warning at ztj.v(102): created implicit net for \"ewr_sng2ewr_sny_start\"" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt smg.v(29) " "Verilog HDL Implicit Net warning at smg.v(29): created implicit net for \"add_cnt\"" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt smg.v(30) " "Verilog HDL Implicit Net warning at smg.v(30): created implicit net for \"end_cnt\"" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702517206671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ztj ztj:ztj_inst1 " "Elaborating entity \"ztj\" for hierarchy \"ztj:ztj_inst1\"" {  } { { "../.v/top_module.v" "ztj_inst1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle2ewg_snr_start ztj.v(99) " "Verilog HDL or VHDL warning at ztj.v(99): object \"idle2ewg_snr_start\" assigned a value but never read" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702517206695 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ztj.v(33) " "Verilog HDL assignment warning at ztj.v(33): truncated value with size 32 to match size of target (26)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ztj.v(48) " "Verilog HDL assignment warning at ztj.v(48): truncated value with size 32 to match size of target (5)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ztj.v(62) " "Verilog HDL assignment warning at ztj.v(62): truncated value with size 4 to match size of target (3)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 5 ztj.v(107) " "Verilog HDL assignment warning at ztj.v(107): truncated value with size 26 to match size of target (5)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 5 ztj.v(111) " "Verilog HDL assignment warning at ztj.v(111): truncated value with size 26 to match size of target (5)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 5 ztj.v(112) " "Verilog HDL assignment warning at ztj.v(112): truncated value with size 26 to match size of target (5)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 5 ztj.v(113) " "Verilog HDL assignment warning at ztj.v(113): truncated value with size 26 to match size of target (5)" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206696 "|top_module|ztj:ztj_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg smg:smg_inst " "Elaborating entity \"smg\" for hierarchy \"smg:smg_inst\"" {  } { { "../.v/top_module.v" "smg_inst" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517206698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 smg.v(25) " "Verilog HDL assignment warning at smg.v(25): truncated value with size 32 to match size of target (18)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206700 "|top_module|smg:smg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 smg.v(48) " "Verilog HDL assignment warning at smg.v(48): truncated value with size 32 to match size of target (5)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206701 "|top_module|smg:smg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 smg.v(49) " "Verilog HDL assignment warning at smg.v(49): truncated value with size 32 to match size of target (5)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206701 "|top_module|smg:smg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 smg.v(50) " "Verilog HDL assignment warning at smg.v(50): truncated value with size 32 to match size of target (5)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206701 "|top_module|smg:smg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 smg.v(51) " "Verilog HDL assignment warning at smg.v(51): truncated value with size 32 to match size of target (5)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702517206701 "|top_module|smg:smg_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 62 -1 0 } } { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 37 -1 0 } } { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v" 62 -1 0 } } { "../.v/ztj.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702517207123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702517207123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702517207281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702517207882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702517207882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702517207967 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702517207967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702517207967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702517207967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702517207998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 09:26:47 2023 " "Processing ended: Thu Dec 14 09:26:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702517207998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702517207998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702517207998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702517207998 ""}
