Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed May 31 20:51:02 2023
| Host         : guido-UM690 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         3           
TIMING-6   Critical Warning  No common primary clock between related clocks             9           
TIMING-7   Critical Warning  No common node between related clocks                      9           
TIMING-17  Critical Warning  Non-clocked sequential cell                                294         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  3           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               5           
PDRC-190   Warning           Suboptimally placed synchronized register chain            1           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-16  Warning           Large setup violation                                      322         
TIMING-18  Warning           Missing input or output delay                              16          
ULMTCS-1   Warning           Control Sets use limits recommend reduction                1           
RTGT-1     Advisory          RAM retargeting possibility                                4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (573)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (294)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.m_axis_data_tlast_int_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q (HIGH)

 There are 177 register/latch pins with no clock driven by root clock pin: ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (573)
--------------------------------------------------
 There are 573 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.428    -1233.856                    966                55459        0.006        0.000                      0                55330        0.333        0.000                       0                 22847  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk_fpga_0                                        {0.000 5.000}        10.000          100.000         
  I                                               {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O                        {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                        {0.000 7.812}        15.625          64.000          
clk_fpga_2                                        {0.000 3.438}        6.875           145.455         
clk_fpga_3                                        {0.000 20.000}       40.000          25.000          
ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ebaz4205_clk_wiz_0_1                   {0.000 10.417}       20.833          48.000          
  clk_out2_ebaz4205_clk_wiz_0_1                   {0.000 20.833}       41.667          24.000          
  clkfbout_ebaz4205_clk_wiz_0_1                   {0.000 25.000}       50.000          20.000          
ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1          {0.000 7.812}        15.625          64.000          
  clk_out1_ebaz4205_clk_wiz_0_2                   {0.000 1.302}        2.604           384.000         
  clkfbout_ebaz4205_clk_wiz_0_2                   {0.000 7.812}        15.625          64.000          
ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1           {0.000 7.812}        15.625          64.000          
  clk_out1_ebaz4205_clk_wiz_0_0                   {0.000 3.906}        7.812           128.000         
  clkfbout_ebaz4205_clk_wiz_0_0                   {0.000 7.812}        15.625          64.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                              0.136        0.000                      0                10262        0.027        0.000                      0                10262        2.500        0.000                       0                  4594  
  I                                                                                                                                                                                                 0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O                              2.478        0.000                      0                 5377        0.106        0.000                      0                 5377        3.020        0.000                       0                  2843  
  mmcm_fbclk_out                                                                                                                                                                                    8.751        0.000                       0                     2  
clk_fpga_1                                              1.823        0.000                      0                 1595        0.016        0.000                      0                 1595        6.832        0.000                       0                  1194  
clk_fpga_2                                              0.313        0.000                      0                 5396        0.023        0.000                      0                 5396        2.188        0.000                       0                  2107  
ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ebaz4205_clk_wiz_0_1                         8.738        0.000                      0                 7353        0.037        0.000                      0                 7353        9.167        0.000                       0                  3002  
  clk_out2_ebaz4205_clk_wiz_0_1                        35.741        0.000                      0                  530        0.062        0.000                      0                  530       19.853        0.000                       0                   261  
  clkfbout_ebaz4205_clk_wiz_0_1                                                                                                                                                                     2.633        0.000                       0                     3  
ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1                                                                                                                                                            4.812        0.000                       0                     1  
  clk_out1_ebaz4205_clk_wiz_0_2                        -3.331     -126.159                     70                   92        0.294        0.000                      0                   92        0.449        0.000                       0                    62  
  clkfbout_ebaz4205_clk_wiz_0_2                                                                                                                                                                    13.470        0.000                       0                     3  
ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1                                                                                                                                                             4.812        0.000                       0                     1  
  clk_out1_ebaz4205_clk_wiz_0_0                        -1.507     -236.356                    502                24263        0.006        0.000                      0                24263        2.656        0.000                       0                  8759  
  clkfbout_ebaz4205_clk_wiz_0_0                                                                                                                                                                    13.470        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O         clk_fpga_0                           7.807        0.000                      0                   34                                                                        
clk_fpga_1                     clk_fpga_0                          -1.956       -9.422                      5                    5        0.081        0.000                      0                    5  
clk_out1_ebaz4205_clk_wiz_0_0  clk_fpga_0                          -1.811       -5.289                      3                    3        0.168        0.000                      0                    3  
clk_fpga_0                     axi_dynclk_0_PXL_CLK_O               7.735        0.000                      0                   42                                                                        
clk_fpga_2                     axi_dynclk_0_PXL_CLK_O               4.519        0.000                      0                   25                                                                        
clk_fpga_0                     clk_fpga_1                          -3.067     -250.068                    127                  127        0.064        0.000                      0                  127  
clk_out1_ebaz4205_clk_wiz_0_0  clk_fpga_1                          -3.260      -47.548                     16                   16        4.278        0.000                      0                   16  
axi_dynclk_0_PXL_CLK_O         clk_fpga_2                           8.328        0.000                      0                   12                                                                        
clk_out2_ebaz4205_clk_wiz_0_1  clk_out1_ebaz4205_clk_wiz_0_1       40.217        0.000                      0                    8                                                                        
clk_out1_ebaz4205_clk_wiz_0_1  clk_out2_ebaz4205_clk_wiz_0_1       19.460        0.000                      0                    8                                                                        
clk_out1_ebaz4205_clk_wiz_0_2  clk_out2_ebaz4205_clk_wiz_0_1       -1.275      -62.274                     70                   70        0.107        0.000                      0                   70  
clk_fpga_0                     clk_out1_ebaz4205_clk_wiz_0_2       -3.122      -55.381                     18                   18        0.131        0.000                      0                   18  
clk_fpga_1                     clk_out1_ebaz4205_clk_wiz_0_2       -0.646       -8.174                     16                   16        0.019        0.000                      0                   16  
clk_fpga_0                     clk_out1_ebaz4205_clk_wiz_0_0       -7.428     -311.495                     63                   63        0.025        0.000                      0                   63  
clk_fpga_1                     clk_out1_ebaz4205_clk_wiz_0_0        0.197        0.000                      0                   64        3.841        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           4.999        0.000                      0                    1        1.977        0.000                      0                    1  
**async_default**              clk_fpga_2                     clk_fpga_2                           2.698        0.000                      0                   79        0.388        0.000                      0                   79  
**async_default**              clk_out1_ebaz4205_clk_wiz_0_0  clk_out1_ebaz4205_clk_wiz_0_0       -0.803      -22.665                     50                   76        0.811        0.000                      0                   76  
**async_default**              clk_out1_ebaz4205_clk_wiz_0_1  clk_out1_ebaz4205_clk_wiz_0_1       16.376        0.000                      0                   64        0.754        0.000                      0                   64  
**async_default**              clk_fpga_0                     clk_out1_ebaz4205_clk_wiz_0_2       -3.497     -143.771                     42                   42        0.330        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 1.574ns (16.558%)  route 7.932ns (83.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=48, routed)          7.932    12.455    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X32Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.579 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000    12.579    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/D[1]
    SLICE_X32Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.480    12.672    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.081    12.715    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 1.574ns (16.652%)  route 7.878ns (83.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=39, routed)          7.878    12.401    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X32Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.525 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000    12.525    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/D[4]
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.482    12.674    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.079    12.715    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 1.574ns (16.893%)  route 7.744ns (83.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=48, routed)          7.744    12.267    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.391 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000    12.391    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/D[1]
    SLICE_X32Y84         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.484    12.676    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y84         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.081    12.719    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.455ns (28.051%)  route 6.297ns (71.949%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.073     8.104    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y97         LUT5 (Prop_lut5_I1_O)        0.358     8.462 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.585     9.047    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.320     9.367 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          1.081    10.448    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.324    10.772 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1/O
                         net (fo=8, routed)           1.053    11.825    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1_n_0
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.490    12.682    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[25]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.236    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[25]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.455ns (28.051%)  route 6.297ns (71.949%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.073     8.104    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y97         LUT5 (Prop_lut5_I1_O)        0.358     8.462 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.585     9.047    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.320     9.367 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          1.081    10.448    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.324    10.772 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1/O
                         net (fo=8, routed)           1.053    11.825    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1_n_0
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.490    12.682    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[26]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.236    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[26]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.455ns (28.051%)  route 6.297ns (71.949%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.073     8.104    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y97         LUT5 (Prop_lut5_I1_O)        0.358     8.462 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.585     9.047    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.320     9.367 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          1.081    10.448    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.324    10.772 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1/O
                         net (fo=8, routed)           1.053    11.825    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1_n_0
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.490    12.682    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[28]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.236    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[28]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.455ns (28.051%)  route 6.297ns (71.949%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.073     8.104    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y97         LUT5 (Prop_lut5_I1_O)        0.358     8.462 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.585     9.047    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.320     9.367 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          1.081    10.448    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.324    10.772 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1/O
                         net (fo=8, routed)           1.053    11.825    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1_n_0
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.490    12.682    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y94         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[29]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.236    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[29]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 1.496ns (17.944%)  route 6.841ns (82.056%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.704     3.012    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/s_axi_aclk
    SLICE_X4Y79          FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.518     3.530 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.492     5.022    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     5.146 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.953     6.099    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X18Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.223 f  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.640     6.863    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4_2
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.987 f  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.925     7.912    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.150     8.062 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.459     9.521    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.332     9.853 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.786    10.639    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS7_i_1
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.124    10.763 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.585    11.349    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.589    12.781    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    12.897    
                         clock uncertainty           -0.154    12.743    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.860    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 2.423ns (28.111%)  route 6.196ns (71.889%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.036     8.068    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.326     8.394 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           1.078     9.472    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_wvalid
    SLICE_X13Y79         LUT4 (Prop_lut4_I2_O)        0.322     9.794 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[31]_i_2/O
                         net (fo=4, routed)           0.566    10.360    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_wren__0
    SLICE_X11Y77         LUT4 (Prop_lut4_I0_O)        0.322    10.682 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[7]_i_1/O
                         net (fo=8, routed)           1.011    11.692    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/p_1_in[7]
    SLICE_X11Y66         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.490    12.682    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X11Y66         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X11Y66         FDRE (Setup_fdre_C_CE)      -0.413    12.231    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.455ns (28.705%)  route 6.098ns (71.295%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.506     5.913    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.119     6.032 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          2.073     8.104    ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y97         LUT5 (Prop_lut5_I1_O)        0.358     8.462 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.585     9.047    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.320     9.367 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          1.081    10.448    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.324    10.772 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1/O
                         net (fo=8, routed)           0.853    11.625    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c[31]_i_1_n_0
    SLICE_X14Y88         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.488    12.680    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X14Y88         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[27]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X14Y88         FDRE (Setup_fdre_C_CE)      -0.408    12.234    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[27]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.768%)  route 0.203ns (52.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.562     0.903    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.203     1.247    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg_n_0_[1]
    SLICE_X18Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.292 r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.292    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X18Y49         FDRE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.832     1.202    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.068%)  route 0.229ns (61.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.563     0.904    ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X19Y46         FDRE                                         r  ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/Q
                         net (fo=3, routed)           0.229     1.274    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[7]
    SLICE_X25Y47         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.829     1.199    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X25Y47         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.070     1.235    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.582     0.923    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.217     1.280    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.045     1.325 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.325    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X1Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.852     1.222    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/s_axi_aclk
    SLICE_X24Y97         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y97         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.198     1.262    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X20Y97         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.830     1.200    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y97         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y97         FDRE (Hold_fdre_C_D)         0.053     1.219    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.459%)  route 0.235ns (62.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.563     0.904    ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X19Y46         FDRE                                         r  ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ps7_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=2, routed)           0.235     1.280    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[8]
    SLICE_X25Y47         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.829     1.199    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X25Y47         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.072     1.237    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.995%)  route 0.227ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.558     0.899    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/s_axi_aclk
    SLICE_X24Y96         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y96         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.227     1.289    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X19Y96         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.830     1.200    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y96         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y96         FDRE (Hold_fdre_C_D)         0.070     1.236    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.726%)  route 0.167ns (40.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.584     0.925    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 f  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.167     1.239    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[35]
    SLICE_X1Y50          LUT5 (Prop_lut5_I0_O)        0.099     1.338 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.338    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[5]
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.851     1.221    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.247ns (59.582%)  route 0.168ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.584     0.925    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 f  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.168     1.240    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[35]
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.099     1.339 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.339    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.851     1.221    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.170%)  route 0.199ns (46.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.586     0.927    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.199     1.254    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X3Y52          LUT4 (Prop_lut4_I0_O)        0.098     1.352 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_2/O
                         net (fo=1, routed)           0.000     1.352    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X3Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.853     1.223    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.092     1.286    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.584     0.925    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y74     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y73     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y98     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y97     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y96     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y95     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y92     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y91     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X0Y5       ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.580ns (8.303%)  route 6.405ns (91.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        5.041    13.028    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y82         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.821    15.451    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y82         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9]/C
                         clock pessimism              0.550    16.001    
                         clock uncertainty           -0.066    15.935    
    SLICE_X22Y82         FDRE (Setup_fdre_C_R)       -0.429    15.506    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/S
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        5.032    13.019    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y84         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.823    15.453    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y84         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/C
                         clock pessimism              0.550    16.003    
                         clock uncertainty           -0.066    15.937    
    SLICE_X22Y84         FDSE (Setup_fdse_C_S)       -0.429    15.508    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        5.032    13.019    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.823    15.453    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/C
                         clock pessimism              0.550    16.003    
                         clock uncertainty           -0.066    15.937    
    SLICE_X22Y84         FDRE (Setup_fdre_C_R)       -0.429    15.508    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        5.032    13.019    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.823    15.453    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5]/C
                         clock pessimism              0.550    16.003    
                         clock uncertainty           -0.066    15.937    
    SLICE_X22Y84         FDRE (Setup_fdre_C_R)       -0.429    15.508    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        5.032    13.019    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.823    15.453    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y84         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/C
                         clock pessimism              0.550    16.003    
                         clock uncertainty           -0.066    15.937    
    SLICE_X22Y84         FDRE (Setup_fdre_C_R)       -0.429    15.508    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]/S
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.580ns (8.494%)  route 6.248ns (91.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.884    12.871    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y68         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.819    15.449    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y68         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]/C
                         clock pessimism              0.550    15.999    
                         clock uncertainty           -0.066    15.933    
    SLICE_X23Y68         FDSE (Setup_fdse_C_S)       -0.429    15.504    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]/S
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.580ns (8.545%)  route 6.207ns (91.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.843    12.830    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y70         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.818    15.448    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y70         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]/C
                         clock pessimism              0.550    15.998    
                         clock uncertainty           -0.066    15.932    
    SLICE_X25Y70         FDSE (Setup_fdse_C_S)       -0.429    15.503    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.580ns (8.545%)  route 6.207ns (91.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.843    12.830    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.818    15.448    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/C
                         clock pessimism              0.550    15.998    
                         clock uncertainty           -0.066    15.932    
    SLICE_X25Y70         FDRE (Setup_fdre_C_R)       -0.429    15.503    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.580ns (8.545%)  route 6.207ns (91.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.843    12.830    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.818    15.448    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/C
                         clock pessimism              0.550    15.998    
                         clock uncertainty           -0.066    15.932    
    SLICE_X25Y70         FDRE (Setup_fdre_C_R)       -0.429    15.503    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.580ns (8.654%)  route 6.122ns (91.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.887     6.043    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     6.499 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          1.364     7.863    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.758    12.745    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.818    15.448    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5]/C
                         clock pessimism              0.550    15.998    
                         clock uncertainty           -0.066    15.932    
    SLICE_X22Y70         FDRE (Setup_fdre_C_R)       -0.429    15.503    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  2.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.282     1.850    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y69         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][4]/Q
                         net (fo=1, routed)           0.054     2.045    ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][4]
    SLICE_X24Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.317     2.384    ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]/C
                         clock pessimism             -0.521     1.863    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.076     1.939    ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.255     1.823    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/Q
                         net (fo=1, routed)           0.054     2.018    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[247]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][20]_i_1/O
                         net (fo=1, routed)           0.000     2.063    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]_0
    SLICE_X42Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     2.357    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X42Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/C
                         clock pessimism             -0.521     1.836    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121     1.957    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[3]/Q
                         net (fo=1, routed)           0.056     2.054    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/read_ack_d__0[3]
    SLICE_X35Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.326     2.393    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
                         clock pessimism             -0.535     1.858    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.078     1.936    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.263     1.831    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.027    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[3]
    SLICE_X43Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.300     2.367    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][3]/C
                         clock pessimism             -0.536     1.831    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.076     1.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.289     1.857    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/Q
                         net (fo=1, routed)           0.056     2.053    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[38]
    SLICE_X31Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.327     2.394    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/C
                         clock pessimism             -0.537     1.857    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.076     1.933    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.289     1.857    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y56         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.053    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[6]
    SLICE_X33Y56         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.326     2.393    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y56         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][6]/C
                         clock pessimism             -0.536     1.857    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.076     1.933    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.250     1.818    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.959 r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.014    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.284     2.351    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.533     1.818    
    SLICE_X43Y74         FDPE (Hold_fdpe_C_D)         0.075     1.893    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.252     1.820    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.016    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X37Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.284     2.351    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.531     1.820    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.075     1.895    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.276     1.844    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.040    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X35Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.309     2.376    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.532     1.844    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.075     1.919    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.259     1.827    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X43Y86         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.023    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X43Y86         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.295     2.362    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X43Y86         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.535     1.827    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.075     1.902    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y74  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y73  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y98  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y97  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y96  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y95  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y92  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y72  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.422ns  (logic 4.872ns (36.299%)  route 8.550ns (63.701%))
  Logic Levels:           13  (CARRY4=10 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.144 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.144    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.467 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[1]
                         net (fo=1, routed)           0.000    16.467    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[17]
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y94         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.467    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.338ns  (logic 4.788ns (35.898%)  route 8.550ns (64.102%))
  Logic Levels:           13  (CARRY4=10 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.144 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.144    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.383 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[2]
                         net (fo=1, routed)           0.000    16.383    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[18]
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y94         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.318ns  (logic 4.768ns (35.802%)  route 8.550ns (64.198%))
  Logic Levels:           13  (CARRY4=10 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.144 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.144    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.363 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[0]
                         net (fo=1, routed)           0.000    16.363    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[16]
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y94         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.305ns  (logic 4.755ns (35.739%)  route 8.550ns (64.261%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.350 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[1]
                         net (fo=1, routed)           0.000    16.350    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[13]
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y93         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.297ns  (logic 4.747ns (35.700%)  route 8.550ns (64.300%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.342 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[3]
                         net (fo=1, routed)           0.000    16.342    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[15]
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y93         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 4.671ns (35.331%)  route 8.550ns (64.669%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.266 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[2]
                         net (fo=1, routed)           0.000    16.266    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[14]
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y93         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.201ns  (logic 4.651ns (35.233%)  route 8.550ns (64.767%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.027 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.027    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.246 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[0]
                         net (fo=1, routed)           0.000    16.246    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[12]
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.485    18.302    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                         clock pessimism              0.116    18.418    
                         clock uncertainty           -0.237    18.181    
    SLICE_X24Y93         FDRE (Setup_fdre_C_D)        0.109    18.290    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 4.638ns (35.169%)  route 8.550ns (64.831%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.301 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.233 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/O[1]
                         net (fo=1, routed)           0.000    16.233    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[9]
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.484    18.301    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                         clock pessimism              0.116    18.417    
                         clock uncertainty           -0.237    18.180    
    SLICE_X24Y92         FDRE (Setup_fdre_C_D)        0.109    18.289    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.180ns  (logic 4.630ns (35.130%)  route 8.550ns (64.870%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.301 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.225 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/O[3]
                         net (fo=1, routed)           0.000    16.225    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[11]
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.484    18.301    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
                         clock pessimism              0.116    18.417    
                         clock uncertainty           -0.237    18.180    
    SLICE_X24Y92         FDRE (Setup_fdre_C_D)        0.109    18.289    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -16.225    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.104ns  (logic 4.554ns (34.753%)  route 8.550ns (65.247%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 18.301 - 15.625 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.737     3.045    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y22         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     3.464 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/Q
                         net (fo=133, routed)         6.095     9.559    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.297     9.856 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.856    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.434 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.911    11.345    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.301    11.646 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    11.646    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.178 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.726    13.238    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp30[5]
    SLICE_X17Y89         LUT2 (Prop_lut2_I0_O)        0.303    13.541 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1/O
                         net (fo=1, routed)           0.000    13.541    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_i_1_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.942 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry/CO[3]
                         net (fo=1, routed)           0.000    13.942    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__0/O[1]
                         net (fo=2, routed)           0.818    15.094    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp36[5]
    SLICE_X24Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.793 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry/CO[3]
                         net (fo=1, routed)           0.000    15.793    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.910 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.910    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__0_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.149 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/O[2]
                         net (fo=1, routed)           0.000    16.149    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp38[10]
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.484    18.301    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y92         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                         clock pessimism              0.116    18.417    
                         clock uncertainty           -0.237    18.180    
    SLICE_X24Y92         FDRE (Setup_fdre_C_D)        0.109    18.289    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -16.149    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.006%)  route 0.348ns (67.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.563     0.904    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y58          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.068 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[10]/Q
                         net (fo=2, routed)           0.348     1.416    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[10]
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.876     1.246    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.400    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.317%)  route 0.360ns (68.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.563     0.904    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y58          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.068 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/Q
                         net (fo=2, routed)           0.360     1.427    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[3]
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.876     1.246    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.400    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.886%)  route 0.404ns (74.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.562     0.903    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X7Y61          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[0]/Q
                         net (fo=2, routed)           0.404     1.447    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[0]
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.876     1.246    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.400    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.075%)  route 0.080ns (18.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.567     0.908    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=5, routed)           0.079     1.128    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[13]
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.275 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.275    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.329 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.329    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_7
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.834     1.204    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.280    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.556%)  route 0.080ns (18.444%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.567     0.908    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=5, routed)           0.079     1.128    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[13]
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.275 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.275    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.340 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.340    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.834     1.204    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.280    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.833%)  route 0.167ns (54.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.564     0.905    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X7Y54          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[11]/Q
                         net (fo=2, routed)           0.167     1.212    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[11]
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.876     1.246    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.147    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.406%)  route 0.286ns (63.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.559     0.900    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X32Y34         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/Q
                         net (fo=1, routed)           0.286     1.350    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[9]
    RAMB36_X2Y8          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.874     1.244    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X2Y8          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.262     0.982    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.278    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.464%)  route 0.412ns (71.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.563     0.904    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y58          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.068 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/Q
                         net (fo=2, routed)           0.412     1.480    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[10]
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.877     1.247    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.029     1.218    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.401    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.770%)  route 0.294ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.559     0.900    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X32Y34         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/Q
                         net (fo=1, routed)           0.294     1.358    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[8]
    RAMB36_X2Y8          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.874     1.244    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X2Y8          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.262     0.982    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.278    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.563%)  route 0.080ns (17.437%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.567     0.908    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=5, routed)           0.079     1.128    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[13]
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.275 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.275    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.365 r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.365    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_6
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.834     1.204    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X13Y50         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.280    ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y14  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y15  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y15  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y14  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y14  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y14  ebaz4205_i/SSB_demodulator/dds_compiler_BFO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X4Y37   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X4Y37   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y17  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X6Y86   ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X4Y37   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X4Y37   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.313ns (23.102%)  route 4.371ns (76.898%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 9.604 - 6.875 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.752     3.060    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X37Y43         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.386     3.865    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.299     4.164 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.648     4.812    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           1.791     6.752    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.326     7.078 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.432     7.510    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.119     7.629 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_gate_28/O
                         net (fo=1, routed)           1.114     8.744    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_sig_16
    RAMB36_X0Y3          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.537     9.604    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
                         clock pessimism              0.130     9.734    
                         clock uncertainty           -0.109     9.625    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568     9.057    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.310ns (22.653%)  route 4.473ns (77.347%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 9.603 - 6.875 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.752     3.060    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X37Y43         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.386     3.865    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.299     4.164 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.648     4.812    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           1.791     6.752    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.326     7.078 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.923     8.001    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X24Y10         LUT4 (Prop_lut4_I2_O)        0.116     8.117 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.726     8.843    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_14
    RAMB36_X1Y1          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.536     9.603    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.230     9.833    
                         clock uncertainty           -0.109     9.724    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564     9.160    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.318ns (22.047%)  route 4.660ns (77.953%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.597 - 6.875 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.752     3.060    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X37Y43         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.386     3.865    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.299     4.164 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.648     4.812    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           1.791     6.752    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.326     7.078 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.923     8.001    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X24Y10         LUT4 (Prop_lut4_I2_O)        0.124     8.125 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.913     9.038    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_13
    RAMB36_X1Y3          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.530     9.597    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.230     9.827    
                         clock uncertainty           -0.109     9.718    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     9.358    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.323ns (52.938%)  route 2.954ns (47.062%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.675     2.983    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDCE (Prop_fdce_C_Q)         0.419     3.402 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=6, routed)           0.857     4.259    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9][3]
    SLICE_X20Y3          LUT4 (Prop_lut4_I2_O)        0.296     4.555 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.555    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.088 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.342 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     6.022    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.389 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     7.149    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.273 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.273    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.823 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.657     8.928    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.332     9.260 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_2/O
                         net (fo=1, routed)           0.000     9.260    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[9]
    SLICE_X18Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.500     9.567    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.265     9.832    
                         clock uncertainty           -0.109     9.723    
    SLICE_X18Y4          FDPE (Setup_fdpe_C_D)        0.075     9.798    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 3.190ns (51.840%)  route 2.964ns (48.160%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.675     2.983    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDCE (Prop_fdce_C_Q)         0.419     3.402 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=6, routed)           0.857     4.259    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9][3]
    SLICE_X20Y3          LUT4 (Prop_lut4_I2_O)        0.296     4.555 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.555    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.088 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.342 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     6.022    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.389 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     7.149    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.273 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.273    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.823 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.136 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.667     8.803    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[7]
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.334     9.137 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_1/O
                         net (fo=1, routed)           0.000     9.137    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[7]
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.500     9.567    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.265     9.832    
                         clock uncertainty           -0.109     9.723    
    SLICE_X18Y4          FDCE (Setup_fdce_C_D)        0.075     9.798    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.178ns (52.578%)  route 2.866ns (47.422%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.675     2.983    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDCE (Prop_fdce_C_Q)         0.419     3.402 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=6, routed)           0.857     4.259    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9][3]
    SLICE_X20Y3          LUT4 (Prop_lut4_I2_O)        0.296     4.555 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.555    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.088 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.342 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     6.022    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.389 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     7.149    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.273 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.273    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.823 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.159 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.570     8.728    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[8]
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.299     9.027 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[8]_i_1/O
                         net (fo=1, routed)           0.000     9.027    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[8]
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.500     9.567    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.265     9.832    
                         clock uncertainty           -0.109     9.723    
    SLICE_X18Y4          FDCE (Setup_fdce_C_D)        0.031     9.754    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 3.064ns (51.264%)  route 2.913ns (48.736%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.675     2.983    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDCE (Prop_fdce_C_Q)         0.419     3.402 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=6, routed)           0.857     4.259    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9][3]
    SLICE_X20Y3          LUT4 (Prop_lut4_I2_O)        0.296     4.555 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.555    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.088 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.342 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     6.022    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.389 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     7.149    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.273 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.273    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.823 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.045 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.616     8.661    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[4]
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.960 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[4]_i_1/O
                         net (fo=1, routed)           0.000     8.960    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[4]
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.500     9.567    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.265     9.832    
                         clock uncertainty           -0.109     9.723    
    SLICE_X18Y4          FDCE (Setup_fdce_C_D)        0.029     9.752    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.318ns (24.532%)  route 4.055ns (75.468%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.752     3.060    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X37Y43         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.386     3.865    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.299     4.164 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.648     4.812    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           1.791     6.752    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.326     7.078 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.432     7.510    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.634 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.798     8.433    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_15
    RAMB36_X0Y2          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.130     9.738    
                         clock uncertainty           -0.109     9.629    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     9.269    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 3.180ns (53.789%)  route 2.732ns (46.211%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.675     2.983    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDCE (Prop_fdce_C_Q)         0.419     3.402 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=6, routed)           0.857     4.259    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9][3]
    SLICE_X20Y3          LUT4 (Prop_lut4_I2_O)        0.296     4.555 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.555    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.088 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.342 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     6.022    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.389 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     7.149    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.273 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.273    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.823 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.157 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.435     8.592    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.303     8.895 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[5]_i_1/O
                         net (fo=1, routed)           0.000     8.895    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[5]
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.500     9.567    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.265     9.832    
                         clock uncertainty           -0.109     9.723    
    SLICE_X18Y4          FDCE (Setup_fdce_C_D)        0.031     9.754    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.832ns (49.079%)  route 2.938ns (50.921%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.670     2.978    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y1          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=6, routed)           0.846     4.280    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]_0[9]
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.404 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.404    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_56
    SLICE_X20Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.937 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.937    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.191 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.680     5.871    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X18Y3          LUT5 (Prop_lut5_I1_O)        0.367     6.238 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.760     6.998    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1__0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.122 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_63
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.762 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.652     8.414    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[3]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.334     8.748 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_1/O
                         net (fo=1, routed)           0.000     8.748    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[3]
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism              0.130     9.698    
                         clock uncertainty           -0.109     9.590    
    SLICE_X18Y2          FDCE (Setup_fdce_C_D)        0.075     9.665    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.649%)  route 0.179ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.560     0.901    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X25Y4          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.179     1.208    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[29]
    SLICE_X17Y4          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.831     1.201    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X17Y4          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.018     1.185    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.392%)  route 0.224ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X23Y0          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]/Q
                         net (fo=1, routed)           0.224     1.253    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/DIC1
    SLICE_X16Y1          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X16Y1          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.228    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.529%)  route 0.232ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X22Y0          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/Q
                         net (fo=1, routed)           0.232     1.262    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/DIC1
    SLICE_X16Y2          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X16Y2          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC_D1/CLK
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.228    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.734%)  route 0.243ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.901    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y11         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[54]/Q
                         net (fo=2, routed)           0.243     1.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[50]
    SLICE_X23Y10         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.826     1.196    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X23Y10         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y10         FDRE (Hold_fdre_C_D)         0.076     1.238    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.190ns (45.822%)  route 0.225ns (54.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.901    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X14Y11         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=2, routed)           0.225     1.267    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[27]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.049     1.316 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.316    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer[27]
    SLICE_X23Y12         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.824     1.194    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X23Y12         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.107     1.267    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.976%)  route 0.240ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.901    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y11         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[38]/Q
                         net (fo=2, routed)           0.240     1.283    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[34]
    SLICE_X23Y10         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.826     1.196    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X23Y10         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y10         FDRE (Hold_fdre_C_D)         0.071     1.233    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.085%)  route 0.220ns (60.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.559     0.900    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X18Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=2, routed)           0.220     1.260    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[11]
    SLICE_X23Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.823     1.193    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X23Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y14         FDRE (Hold_fdre_C_D)         0.047     1.206    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.069%)  route 0.188ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X20Y1          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.188     1.237    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i[24]
    SLICE_X22Y1          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.829     1.199    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y1          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.017     1.182    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.371%)  route 0.247ns (63.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.562     0.903    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X17Y9          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=2, routed)           0.247     1.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[29]
    SLICE_X23Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.823     1.193    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X23Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[29]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y14         FDRE (Hold_fdre_C_D)         0.071     1.230    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.846%)  route 0.233ns (61.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.562     0.903    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X28Y8          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.233     1.283    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X1Y2          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.871     1.241    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.243     1.222    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 3.438 }
Period(ns):         6.875
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X1Y3  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X1Y1  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y2  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y3  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X1Y3  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X1Y1  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y2  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y3  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X16Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X16Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X12Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y1  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
  To Clock:  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.461ns  (logic 0.580ns (5.060%)  route 10.881ns (94.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 22.408 - 20.833 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.746     1.749    ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/slowest_sync_clk
    SLICE_X43Y18         FDRE                                         r  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     2.205 f  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          3.965     6.170    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aresetn
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out_i_1/O
                         net (fo=395, routed)         6.917    13.210    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0
    SLICE_X36Y33         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.571    22.408    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X36Y33         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[59]/C
                         clock pessimism              0.115    22.522    
                         clock uncertainty           -0.145    22.377    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.429    21.948    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[59]
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 3.035ns (27.124%)  route 8.154ns (72.876%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 22.327 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.934    12.851    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.490    22.327    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[18]/C
                         clock pessimism              0.014    22.341    
                         clock uncertainty           -0.145    22.196    
    SLICE_X22Y17         FDRE (Setup_fdre_C_R)       -0.429    21.767    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[18]
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 3.035ns (27.124%)  route 8.154ns (72.876%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 22.327 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.934    12.851    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.490    22.327    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[19]/C
                         clock pessimism              0.014    22.341    
                         clock uncertainty           -0.145    22.196    
    SLICE_X22Y17         FDRE (Setup_fdre_C_R)       -0.429    21.767    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[19]
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 3.035ns (27.124%)  route 8.154ns (72.876%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 22.327 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.934    12.851    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.490    22.327    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[20]/C
                         clock pessimism              0.014    22.341    
                         clock uncertainty           -0.145    22.196    
    SLICE_X22Y17         FDRE (Setup_fdre_C_R)       -0.429    21.767    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[20]
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 3.035ns (27.124%)  route 8.154ns (72.876%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 22.327 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.934    12.851    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.490    22.327    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[21]/C
                         clock pessimism              0.014    22.341    
                         clock uncertainty           -0.145    22.196    
    SLICE_X22Y17         FDRE (Setup_fdre_C_R)       -0.429    21.767    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[21]
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 3.035ns (27.137%)  route 8.149ns (72.863%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.330 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.929    12.846    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.493    22.330    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[3]/C
                         clock pessimism              0.014    22.344    
                         clock uncertainty           -0.145    22.199    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.429    21.770    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[3]
  -------------------------------------------------------------------
                         required time                         21.770    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 3.035ns (27.137%)  route 8.149ns (72.863%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.330 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.929    12.846    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.493    22.330    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[4]/C
                         clock pessimism              0.014    22.344    
                         clock uncertainty           -0.145    22.199    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.429    21.770    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[4]
  -------------------------------------------------------------------
                         required time                         21.770    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 3.035ns (27.137%)  route 8.149ns (72.863%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.330 - 20.833 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.659     1.662    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X18Y23         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=103, routed)         2.787     4.905    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.055 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_8/O
                         net (fo=16, routed)          1.125     6.180    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[5]_i_2_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.326     6.506 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10/O
                         net (fo=1, routed)           0.000     6.506    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.038 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.038    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.152    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry_i_5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0_i_3/O[1]
                         net (fo=1, routed)           1.081     8.568    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[12]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.303     8.871 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.871    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_2[1]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.362 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read1_carry__0/CO[1]
                         net (fo=3, routed)           1.226    10.588    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CO[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.329    10.917 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1/O
                         net (fo=30, routed)          1.929    12.846    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.493    22.330    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[5]/C
                         clock pessimism              0.014    22.344    
                         clock uncertainty           -0.145    22.199    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.429    21.770    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[5]
  -------------------------------------------------------------------
                         required time                         21.770    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 0.580ns (5.161%)  route 10.659ns (94.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 22.401 - 20.833 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.746     1.749    ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/slowest_sync_clk
    SLICE_X43Y18         FDRE                                         r  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     2.205 f  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          3.965     6.170    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aresetn
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out_i_1/O
                         net (fo=395, routed)         6.694    12.988    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0
    SLICE_X40Y26         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.564    22.401    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X40Y26         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[21]/C
                         clock pessimism              0.115    22.515    
                         clock uncertainty           -0.145    22.370    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    21.941    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[21]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 0.580ns (5.161%)  route 10.659ns (94.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 22.401 - 20.833 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.746     1.749    ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/slowest_sync_clk
    SLICE_X43Y18         FDRE                                         r  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     2.205 f  ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          3.965     6.170    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aresetn
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out_i_1/O
                         net (fo=395, routed)         6.694    12.988    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0
    SLICE_X40Y26         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.564    22.401    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X40Y26         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[22]/C
                         clock pessimism              0.115    22.515    
                         clock uncertainty           -0.145    22.370    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    21.941    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[22]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  8.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/s_axis_s2mm_aclk
    SLICE_X7Y21          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[20]/Q
                         net (fo=1, routed)           0.108     0.808    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.866     0.868    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.252     0.616    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.771    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.706%)  route 0.254ns (64.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X23Y36         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[140]/Q
                         net (fo=1, routed)           0.254     0.954    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn[140]
    SLICE_X18Y32         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.825     0.827    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X18Y32         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[140]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.070     0.892    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[140]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.063%)  route 0.159ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X7Y22          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=8, routed)           0.159     0.859    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[0]
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.863     0.865    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.252     0.613    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.796    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.068%)  route 0.217ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.557     0.559    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X21Y33         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[5]/Q
                         net (fo=1, routed)           0.217     0.904    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn[5]
    SLICE_X22Y33         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.823     0.825    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X22Y33         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[5]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.018     0.838    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_ireg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.372%)  route 0.243ns (56.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.561     0.563    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/s_axis_s2mm_aclk
    SLICE_X21Y7          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0_reg[0]/Q
                         net (fo=9, routed)           0.243     0.946    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0_reg_n_0_[0]
    SLICE_X22Y8          LUT5 (Prop_lut5_I2_O)        0.045     0.991 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_ireg1_i_1/O
                         net (fo=1, routed)           0.000     0.991    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_im0
    SLICE_X22Y8          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_ireg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.829     0.831    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/s_axis_s2mm_aclk
    SLICE_X22Y8          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_ireg1_reg/C
                         clock pessimism             -0.005     0.826    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.092     0.918    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_ireg1_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/s_axis_s2mm_aclk
    SLICE_X9Y21          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[22]/Q
                         net (fo=1, routed)           0.166     0.867    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.866     0.868    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.635    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.790    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.886%)  route 0.166ns (54.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/s_axis_s2mm_aclk
    SLICE_X9Y21          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[27]/Q
                         net (fo=1, routed)           0.166     0.867    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.866     0.868    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.635    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.790    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[170]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X23Y36         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn_reg[170]/Q
                         net (fo=1, routed)           0.291     0.991    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusIn[170]
    SLICE_X16Y36         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.828     0.830    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X16Y36         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[170]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.089     0.914    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[170]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.558     0.560    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/s_axis_s2mm_aclk
    SLICE_X9Y21          FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.buffer_write_data_reg[28]/Q
                         net (fo=1, routed)           0.167     0.868    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.866     0.868    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.635    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.790    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.xpm_cdc_array_singe_bsa/syncstages_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.318%)  route 0.215ns (48.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.559     0.561    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.xpm_cdc_array_singe_bsa/dest_clk
    SLICE_X22Y12         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.xpm_cdc_array_singe_bsa/syncstages_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.xpm_cdc_array_singe_bsa/syncstages_ff_reg[1][11]/Q
                         net (fo=1, routed)           0.215     0.904    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[33]_0[11]
    SLICE_X17Y13         LUT3 (Prop_lut3_I2_O)        0.099     1.003 r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address[11]_i_1/O
                         net (fo=1, routed)           0.000     1.003    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address[11]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.828     0.830    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X17Y13         FDRE                                         r  ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[11]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.091     0.916    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ebaz4205_clk_wiz_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y8     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y8     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y22    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y16  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X21Y18    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count_timeout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X21Y20    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count_timeout_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X21Y20    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count_timeout_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X21Y21    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count_timeout_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X21Y21    ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count_timeout_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.833      139.167    PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X4Y15     ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ebaz4205_clk_wiz_0_1
  To Clock:  clk_out2_ebaz4205_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.741ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.133ns (20.436%)  route 4.411ns (79.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 43.206 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.420     7.211    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.537    43.206    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/C
                         clock pessimism              0.114    43.321    
                         clock uncertainty           -0.164    43.157    
    SLICE_X3Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.952    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 35.741    

Slack (MET) :             35.741ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.133ns (20.436%)  route 4.411ns (79.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 43.206 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.420     7.211    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.537    43.206    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/C
                         clock pessimism              0.114    43.321    
                         clock uncertainty           -0.164    43.157    
    SLICE_X3Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.952    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 35.741    

Slack (MET) :             35.741ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.133ns (20.436%)  route 4.411ns (79.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 43.206 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.420     7.211    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.537    43.206    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/C
                         clock pessimism              0.114    43.321    
                         clock uncertainty           -0.164    43.157    
    SLICE_X3Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.952    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 35.741    

Slack (MET) :             35.741ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.133ns (20.436%)  route 4.411ns (79.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 43.206 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.420     7.211    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.537    43.206    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/C
                         clock pessimism              0.114    43.321    
                         clock uncertainty           -0.164    43.157    
    SLICE_X3Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.952    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 35.741    

Slack (MET) :             36.085ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.133ns (21.974%)  route 4.023ns (78.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.162 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.032     6.823    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.493    43.162    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[13]/C
                         clock pessimism              0.114    43.277    
                         clock uncertainty           -0.164    43.113    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.908    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[13]
  -------------------------------------------------------------------
                         required time                         42.908    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 36.085    

Slack (MET) :             36.085ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.133ns (21.974%)  route 4.023ns (78.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.162 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.032     6.823    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.493    43.162    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/C
                         clock pessimism              0.114    43.277    
                         clock uncertainty           -0.164    43.113    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.908    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]
  -------------------------------------------------------------------
                         required time                         42.908    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 36.085    

Slack (MET) :             36.085ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.133ns (21.974%)  route 4.023ns (78.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.162 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.032     6.823    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.493    43.162    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/C
                         clock pessimism              0.114    43.277    
                         clock uncertainty           -0.164    43.113    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.908    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]
  -------------------------------------------------------------------
                         required time                         42.908    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 36.085    

Slack (MET) :             36.085ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.133ns (21.974%)  route 4.023ns (78.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.162 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          1.032     6.823    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.493    43.162    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X9Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[25]/C
                         clock pessimism              0.114    43.277    
                         clock uncertainty           -0.164    43.113    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.908    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[25]
  -------------------------------------------------------------------
                         required time                         42.908    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 36.085    

Slack (MET) :             36.205ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.244ns (23.621%)  route 4.023ns (76.379%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 43.157 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     2.185 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteValid_reg/Q
                         net (fo=5, routed)           1.014     3.199    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.152     3.351 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst_i_2/O
                         net (fo=4, routed)           1.050     4.401    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     4.727 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=32, routed)          1.310     6.037    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X16Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.161 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_2/O
                         net (fo=1, routed)           0.648     6.810    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_2_n_0
    SLICE_X15Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.934 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     6.934    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.488    43.157    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X15Y54         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.114    43.272    
                         clock uncertainty           -0.164    43.108    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.031    43.139    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         43.139    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 36.205    

Slack (MET) :             36.287ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.133ns (22.717%)  route 3.854ns (77.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 43.161 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.664     1.667    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X6Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=24, routed)          1.427     3.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.329     3.901 f  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[27]_i_3/O
                         net (fo=3, routed)           1.564     5.465    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData_reg[27]_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.326     5.791 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rWriteData[27]_i_1/O
                         net (fo=16, routed)          0.863     6.654    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST_n_33
    SLICE_X7Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.492    43.161    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X7Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[15]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.164    43.147    
    SLICE_X7Y58          FDRE (Setup_fdre_C_CE)      -0.205    42.942    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[15]
  -------------------------------------------------------------------
                         required time                         42.942    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                 36.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.657%)  route 0.278ns (66.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.560     0.562    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X7Y60          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[17]/Q
                         net (fo=1, routed)           0.278     0.981    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB18_X0Y22         RAMB18E1                                     r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.873     0.875    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y22         RAMB18E1                                     r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.918    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.676%)  route 0.304ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.580     0.582    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X3Y58          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/Q
                         net (fo=1, routed)           0.304     1.027    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB18_X0Y22         RAMB18E1                                     r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.873     0.875    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y22         RAMB18E1                                     r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     0.937    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.567     0.569    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.765    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff[0][2]
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.835     0.837    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.569    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.076     0.645    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.562     0.564    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.761    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.831     0.833    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.075     0.639    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.579     0.581    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X5Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.778    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff[0]
    SLICE_X5Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.848     0.850    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X5Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.075     0.656    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.561     0.563    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/dest_clk
    SLICE_X7Y57          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff[0]
    SLICE_X7Y57          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.830     0.832    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/dest_clk
    SLICE_X7Y57          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.075     0.638    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.567     0.569    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.765    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff[0][0]
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.835     0.837    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.569    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.075     0.644    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.562     0.564    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.761    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.831     0.833    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.071     0.635    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.567     0.569    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.765    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff[0][1]
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.835     0.837    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X9Y42          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.569    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.071     0.640    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.559     0.561    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y55         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058     0.759    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X14Y55         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.828     0.830    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y55         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.071     0.632    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ebaz4205_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y22    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y60     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X0Y58     ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X0Y58     ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X0Y58     ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X0Y58     ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y61     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/FSM_onehot_stmFIFOWriteCtrl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X4Y59     ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ebaz4205_clk_wiz_0_1
  To Clock:  clkfbout_ebaz4205_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ebaz4205_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
  To Clock:  ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.625      84.375     MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.813       4.813      MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_2
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_2

Setup :           70  Failing Endpoints,  Worst Slack       -3.331ns,  Total Violation     -126.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.271ns (39.282%)  route 3.510ns (60.718%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 4.090 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59         FDCE (Prop_fdce_C_Q)         0.456     2.117 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/Q
                         net (fo=19, routed)          0.611     2.728    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[0]
    SLICE_X17Y57         LUT1 (Prop_lut1_I0_O)        0.117     2.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_18/O
                         net (fo=2, routed)           0.633     3.478    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_18_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806     4.284 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg_i_12/O[1]
                         net (fo=2, routed)           0.401     4.686    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg_i_12_n_6
    SLICE_X16Y58         MUXF7 (Prop_muxf7_S_O)       0.471     5.157 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg_i_11/O
                         net (fo=1, routed)           0.938     6.094    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg_i_11_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.297     6.391 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_5_comp/O
                         net (fo=1, routed)           0.296     6.687    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_5_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.811 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_1/O
                         net (fo=1, routed)           0.631     7.442    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_1_n_0
    SLICE_X20Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.486     4.090    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X20Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/C
                         clock pessimism              0.104     4.194    
                         clock uncertainty           -0.066     4.128    
    SLICE_X20Y61         FDCE (Setup_fdce_C_D)       -0.016     4.112    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.936%)  route 3.609ns (78.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.518     2.179 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[26]/Q
                         net (fo=4, routed)           0.508     2.687    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[26]
    SLICE_X17Y62         LUT2 (Prop_lut2_I0_O)        0.124     2.811 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_12/O
                         net (fo=1, routed)           0.987     3.798    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_12_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.922 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_7/O
                         net (fo=1, routed)           0.452     4.374    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_7_n_0
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.124     4.498 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_3/O
                         net (fo=36, routed)          0.938     5.436    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_3_n_0
    SLICE_X18Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.560 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[27]_i_1/O
                         net (fo=1, routed)           0.724     6.284    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[27]
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]/C
                         clock pessimism              0.138     4.230    
                         clock uncertainty           -0.066     4.164    
    SLICE_X18Y59         FDCE (Setup_fdce_C_D)       -0.101     4.063    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 2.169ns (46.820%)  route 2.464ns (53.180%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.974     5.384    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X17Y58         LUT5 (Prop_lut5_I4_O)        0.299     5.683 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.611     6.294    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[0]
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]/C
                         clock pessimism              0.138     4.230    
                         clock uncertainty           -0.066     4.164    
    SLICE_X18Y59         FDCE (Setup_fdce_C_D)       -0.067     4.097    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.169ns (48.340%)  route 2.318ns (51.660%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.093 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          0.769     5.178    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.299     5.477 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1/O
                         net (fo=33, routed)          0.671     6.148    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_1_n_0
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489     4.093    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/C
                         clock pessimism              0.138     4.231    
                         clock uncertainty           -0.066     4.165    
    SLICE_X18Y58         FDCE (Setup_fdce_C_CE)      -0.205     3.960    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.178ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 2.169ns (47.158%)  route 2.430ns (52.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677     1.677    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.661     1.661    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.478     2.139 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]/Q
                         net (fo=14, routed)          0.878     3.017    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]
    SLICE_X21Y58         LUT2 (Prop_lut2_I0_O)        0.296     3.313 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.313    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/i__carry_i_7_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.845    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.959    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__0_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.073    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__1_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.187    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__2_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3/O[0]
                         net (fo=35, routed)          1.024     5.433    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index1_inferred__0/i__carry__3_n_7
    SLICE_X17Y58         LUT5 (Prop_lut5_I3_O)        0.299     5.732 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[12]_i_1/O
                         net (fo=1, routed)           0.528     6.260    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[12]
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y59         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[12]/C
                         clock pessimism              0.138     4.230    
                         clock uncertainty           -0.066     4.164    
    SLICE_X18Y59         FDCE (Setup_fdce_C_D)       -0.081     4.083    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[12]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 -2.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.408%)  route 0.206ns (49.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/Q
                         net (fo=3, routed)           0.206     0.931    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[5]
    SLICE_X10Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.976    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_0[5]
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.831     0.831    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.121     0.683    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.210     0.935    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[2]
    SLICE_X10Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.980 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.980    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_0[2]
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.831     0.831    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.120     0.682    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.845%)  route 0.220ns (54.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559     0.559    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/Q
                         net (fo=3, routed)           0.220     0.919    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk
    SLICE_X15Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.964 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_i_1/O
                         net (fo=1, routed)           0.000     0.964    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/C
                         clock pessimism             -0.269     0.559    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.091     0.650    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.207%)  route 0.243ns (53.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/Q
                         net (fo=3, routed)           0.243     0.969    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[6]
    SLICE_X10Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.014    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_0[6]
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.831     0.831    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.121     0.683    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.206ns (44.645%)  route 0.255ns (55.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/Q
                         net (fo=8, routed)           0.255     0.981    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[7]
    SLICE_X11Y61         LUT5 (Prop_lut5_I1_O)        0.042     1.023 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     1.023    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.831     0.831    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                         clock pessimism             -0.253     0.578    
    SLICE_X11Y61         FDCE (Hold_fdce_C_D)         0.107     0.685    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.873%)  route 0.267ns (56.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/Q
                         net (fo=8, routed)           0.267     0.993    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[7]
    SLICE_X10Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.038 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.038    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_0[7]
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.831     0.831    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X10Y60         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.121     0.683    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.021%)  route 0.303ns (61.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559     0.559    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/Q
                         net (fo=37, routed)          0.303     1.003    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk
    SLICE_X15Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.048 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_i_1/O
                         net (fo=1, routed)           0.000     1.048    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                         clock pessimism             -0.269     0.559    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.092     0.651    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.012%)  route 0.345ns (64.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559     0.559    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/Q
                         net (fo=37, routed)          0.345     1.045    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.090 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[20]_i_1/O
                         net (fo=1, routed)           0.000     1.090    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[20]
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X18Y60         FDCE (Hold_fdce_C_D)         0.092     0.686    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.597%)  route 0.352ns (65.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559     0.559    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/Q
                         net (fo=37, routed)          0.352     1.051    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.096 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[31]_i_2/O
                         net (fo=1, routed)           0.000     1.096    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[31]
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[31]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X18Y60         FDCE (Hold_fdce_C_D)         0.092     0.686    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.793%)  route 0.381ns (67.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559     0.559    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/Q
                         net (fo=37, routed)          0.381     1.081    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk
    SLICE_X16Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.126 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[13]_i_1/O
                         net (fo=1, routed)           0.000     1.126    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_2_in[13]
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X16Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[13]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X16Y60         FDCE (Hold_fdce_C_D)         0.121     0.715    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ebaz4205_clk_wiz_0_2
Waveform(ns):       { 0.000 1.302 }
Period(ns):         2.604
Sources:            { ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.604       0.449      BUFGCTRL_X0Y6    ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.604       1.355      MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X11Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.604       1.604      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.604       210.756    MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X11Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X11Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X11Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X11Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X14Y61     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X10Y60     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.302       0.802      SLICE_X15Y63     ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ebaz4205_clk_wiz_0_2
  To Clock:  clkfbout_ebaz4205_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ebaz4205_clk_wiz_0_2
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         15.625      13.470     BUFGCTRL_X0Y7    ebaz4205_i/I2S/clk_wiz_384M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.625      84.375     MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
  To Clock:  ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         15.625      14.376     PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        15.625      37.008     PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.813       4.813      PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.812       4.812      PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.812       4.812      PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.812       4.812      PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :          502  Failing Endpoints,  Worst Slack       -1.507ns,  Total Violation     -236.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.419ns (5.005%)  route 7.953ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.302 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.953    10.122    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/sclr_int
    SLICE_X21Y98         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.490     9.302    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/aclk
    SLICE_X21Y98         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[0]/C
                         clock pessimism              0.000     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X21Y98         FDSE (Setup_fdse_C_S)       -0.604     8.615    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.419ns (5.005%)  route 7.953ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.302 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.953    10.122    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/sclr_int
    SLICE_X21Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.490     9.302    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/aclk
    SLICE_X21Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[1]/C
                         clock pessimism              0.000     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X21Y98         FDRE (Setup_fdre_C_R)       -0.604     8.615    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.419ns (5.005%)  route 7.953ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.302 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.953    10.122    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/sclr_int
    SLICE_X21Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.490     9.302    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/aclk
    SLICE_X21Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[2]/C
                         clock pessimism              0.000     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X21Y98         FDRE (Setup_fdre_C_R)       -0.604     8.615    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.419ns (5.005%)  route 7.953ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.302 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.953    10.122    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/sclr_int
    SLICE_X21Y98         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.490     9.302    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/aclk
    SLICE_X21Y98         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[3]/C
                         clock pessimism              0.000     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X21Y98         FDSE (Setup_fdse_C_S)       -0.604     8.615    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        4.634ns  (logic 0.583ns (12.581%)  route 4.051ns (87.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 9.287 - 7.812 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 5.577 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     5.608    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     2.051 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.805    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.671     5.577    ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/aclk
    SLICE_X7Y97          FDRE                                         r  ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.459     6.036 f  ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/Q
                         net (fo=3, routed)           0.818     6.855    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_valid
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=32, routed)          3.233    10.211    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.475     9.287    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X18Y76         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[25]/C
                         clock pessimism              0.114     9.401    
                         clock uncertainty           -0.083     9.319    
    SLICE_X18Y76         FDRE (Setup_fdre_C_R)       -0.429     8.890    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[25]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 -1.321    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        4.634ns  (logic 0.583ns (12.581%)  route 4.051ns (87.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 9.287 - 7.812 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 5.577 - 3.906 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     5.608    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     2.051 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.805    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.671     5.577    ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/aclk
    SLICE_X7Y97          FDRE                                         r  ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.459     6.036 f  ebaz4205_i/FILTER_FT/axis2c_splitter_FIR_FT/inst/m_axis_tvalid_reg_reg/Q
                         net (fo=3, routed)           0.818     6.855    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_valid
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=32, routed)          3.233    10.211    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.475     9.287    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X18Y76         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[26]/C
                         clock pessimism              0.114     9.401    
                         clock uncertainty           -0.083     9.319    
    SLICE_X18Y76         FDRE (Setup_fdre_C_R)       -0.429     8.890    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_data_ram_reg[26]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 -1.321    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.419ns (5.129%)  route 7.750ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.750     9.919    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/sclr_int
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.491     9.303    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/aclk
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]/C
                         clock pessimism              0.000     9.303    
                         clock uncertainty           -0.083     9.220    
    SLICE_X18Y98         FDRE (Setup_fdre_C_R)       -0.604     8.616    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.419ns (5.129%)  route 7.750ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.750     9.919    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/sclr_int
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.491     9.303    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/aclk
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                         clock pessimism              0.000     9.303    
                         clock uncertainty           -0.083     9.220    
    SLICE_X18Y98         FDRE (Setup_fdre_C_R)       -0.604     8.616    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.419ns (5.129%)  route 7.750ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         7.750     9.919    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/sclr_int
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.491     9.303    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X18Y98         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg/C
                         clock pessimism              0.000     9.303    
                         clock uncertainty           -0.083     9.220    
    SLICE_X18Y98         FDRE (Setup_fdre_C_R)       -0.604     8.616    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 0.718ns (8.638%)  route 7.594ns (91.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.293 - 7.812 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.750     1.750    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X36Y40         FDSE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.419     2.169 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=463, routed)         6.436     8.605    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X18Y84         LUT2 (Prop_lut2_I1_O)        0.299     8.904 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          1.159    10.062    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X23Y87         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     9.322    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.127 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     7.721    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.481     9.293    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X23Y87         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/C
                         clock pessimism              0.000     9.293    
                         clock uncertainty           -0.083     9.210    
    SLICE_X23Y87         FDRE (Setup_fdre_C_R)       -0.429     8.781    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.729%)  route 0.197ns (58.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.556     0.556    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X21Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[2]/Q
                         net (fo=1, routed)           0.197     0.893    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[81]_0[2]
    SLICE_X25Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X25Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[68]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.070     0.887    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.552     0.552    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y19         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y19         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/Q
                         net (fo=2, routed)           0.232     0.947    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_0
    SLICE_X24Y16         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.821     0.821    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/aclk
    SLICE_X24Y16         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
                         clock pessimism             -0.005     0.816    
    SLICE_X24Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.918    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][13]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.995%)  route 0.213ns (59.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.559     0.559    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][13]/Q
                         net (fo=2, routed)           0.213     0.920    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][13]_0
    SLICE_X24Y49         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][13]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.829     0.829    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/aclk
    SLICE_X24Y49         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][13]_srl16/CLK
                         clock pessimism              0.000     0.829    
    SLICE_X24Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     0.890    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][13]_srl16
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.170%)  route 0.211ns (58.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.555     0.555    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y16         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/Q
                         net (fo=2, routed)           0.211     0.914    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]_0
    SLICE_X24Y15         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/aclk
    SLICE_X24Y15         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/CLK
                         clock pessimism             -0.005     0.817    
    SLICE_X24Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.881    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][4]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.199%)  route 0.211ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.555     0.555    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y33         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/Q
                         net (fo=2, routed)           0.211     0.914    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][4]_0
    SLICE_X24Y32         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][4]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820     0.820    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/aclk
    SLICE_X24Y32         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][4]_srl10/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X24Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.879    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][4]_srl10
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_prog_rate.rate_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.160%)  route 0.228ns (61.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.559     0.559    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[1]/Q
                         net (fo=1, routed)           0.228     0.928    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/s_axis_config_tdata[1]
    SLICE_X17Y52         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_prog_rate.rate_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.831     0.831    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X17Y52         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_prog_rate.rate_reg_reg[1]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.066     0.892    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_prog_rate.rate_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.729%)  route 0.215ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.559     0.559    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][14]/Q
                         net (fo=2, routed)           0.215     0.922    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][14]_0
    SLICE_X24Y49         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.829     0.829    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/aclk
    SLICE_X24Y49         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][14]_srl16/CLK
                         clock pessimism              0.000     0.829    
    SLICE_X24Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.885    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][10]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.045%)  route 0.211ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.564     0.564    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X31Y49         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/Q
                         net (fo=33, routed)          0.211     0.916    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/g_parallel.cntrl[17]_65[0]
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][10]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.831     0.831    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][10]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.878    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][11]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.045%)  route 0.211ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.564     0.564    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X31Y49         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/Q
                         net (fo=33, routed)          0.211     0.916    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/g_parallel.cntrl[17]_65[0]
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][11]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.831     0.831    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][11]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.878    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][12]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.045%)  route 0.211ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.564     0.564    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X31Y49         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.cntrl_reg[17][6]/Q
                         net (fo=33, routed)          0.211     0.916    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/g_parallel.cntrl[17]_65[0]
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][12]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.831     0.831    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X30Y50         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][12]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.878    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y13    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y11    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y15    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y16    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X2Y16    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y17    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y18    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y17    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X2Y15    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y19    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       7.812       152.187    PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X30Y92    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ebaz4205_clk_wiz_0_0
  To Clock:  clkfbout_ebaz4205_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y8   ebaz4205_i/PS/clk_wiz_128M/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         15.625      14.376     PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         15.625      14.376     PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        15.625      37.008     PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       15.625      144.375    PLLE2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.100ns  (logic 0.456ns (21.712%)  route 1.644ns (78.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.644     2.100    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X25Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -2.100    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.256%)  route 1.505ns (76.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.505     1.961    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X36Y48         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.281%)  route 1.503ns (76.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.503     1.959    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X33Y48         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.390%)  route 1.494ns (76.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.494     1.950    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X37Y48         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             8.104ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.801ns  (logic 0.456ns (25.325%)  route 1.345ns (74.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.345     1.801    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X25Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y52         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  8.104    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.767ns  (logic 0.456ns (25.805%)  route 1.311ns (74.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.311     1.767    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X25Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.748ns  (logic 0.518ns (29.637%)  route 1.230ns (70.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.230     1.748    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X33Y49         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.581ns  (logic 0.518ns (32.761%)  route 1.063ns (67.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.063     1.581    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X33Y49         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.572ns  (logic 0.518ns (32.942%)  route 1.054ns (67.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.054     1.572    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X35Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.448ns  (logic 0.518ns (35.783%)  route 0.930ns (64.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.930     1.448    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X25Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                  8.459    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.956ns,  Total Violation       -9.422ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.956ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        2.044ns  (logic 0.518ns (25.338%)  route 1.526ns (74.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 112.762 - 110.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 112.350 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.667   112.350    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y34         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518   112.868 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          1.526   114.394    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X38Y35         SRL16E                                       r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.570   112.762    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X38Y35         SRL16E                                       r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
                         clock pessimism              0.000   112.762    
                         clock uncertainty           -0.281   112.482    
    SLICE_X38Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044   112.438    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2
  -------------------------------------------------------------------
                         required time                        112.438    
                         arrival time                        -114.394    
  -------------------------------------------------------------------
                         slack                                 -1.956    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.913%)  route 1.451ns (76.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 112.693 - 110.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 112.359 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.676   112.359    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X15Y43         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456   112.815 r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          1.451   114.266    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/Q[26]
    SLICE_X15Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.501   112.693    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.693    
                         clock uncertainty           -0.281   112.413    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)       -0.062   112.351    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.351    
                         arrival time                        -114.266    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.913ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.864%)  route 1.455ns (76.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 112.672 - 110.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 112.335 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.652   112.335    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X11Y76         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456   112.791 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          1.455   114.246    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X11Y74         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.480   112.672    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X11Y74         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.672    
                         clock uncertainty           -0.281   112.391    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)       -0.058   112.333    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.333    
                         arrival time                        -114.246    
  -------------------------------------------------------------------
                         slack                                 -1.913    

Slack (VIOLATED) :        -1.856ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.689%)  route 1.469ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 112.727 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.663   112.346    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X7Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          1.469   114.271    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X4Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.535   112.727    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.727    
                         clock uncertainty           -0.281   112.446    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)       -0.031   112.415    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.415    
                         arrival time                        -114.271    
  -------------------------------------------------------------------
                         slack                                 -1.856    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.590ns  (logic 0.419ns (26.344%)  route 1.171ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 112.755 - 110.000 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 112.423 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.740   112.423    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X40Y21         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.419   112.842 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           1.171   114.013    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.562   112.755    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   112.755    
                         clock uncertainty           -0.281   112.474    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)       -0.243   112.231    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.231    
                         arrival time                        -114.013    
  -------------------------------------------------------------------
                         slack                                 -1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.350%)  route 0.533ns (80.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.582     0.923    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X40Y21         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.533     1.584    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.848     1.218    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.281     1.499    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.004     1.503    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.030%)  route 0.600ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.560     0.901    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X7Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          0.600     1.642    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X4Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.846     1.216    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.281     1.497    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.059     1.556    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.164ns (17.877%)  route 0.753ns (82.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.559     0.900    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y34         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          0.753     1.817    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X38Y35         SRL16E                                       r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.854     1.224    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X38Y35         SRL16E                                       r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/CLK
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.281     1.505    
    SLICE_X38Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.622    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.670%)  route 0.705ns (83.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.552     0.893    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X11Y76         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          0.705     1.738    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid
    SLICE_X11Y74         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.817     1.187    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X11Y74         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.281     1.468    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.072     1.540    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.455%)  route 0.716ns (83.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.563     0.904    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X15Y43         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          0.716     1.760    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/Q[26]
    SLICE_X15Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.831     1.201    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.071     1.553    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.811ns,  Total Violation       -5.289ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.811ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.655ns  (logic 0.478ns (18.006%)  route 2.177ns (81.994%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 182.690 - 180.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 181.359 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702   181.389    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557   177.832 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   179.586    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101   179.687 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.671   181.358    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X8Y97          FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.478   181.836 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           2.177   184.013    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished
    SLICE_X12Y99         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.498   182.690    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X12Y99         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   182.690    
                         clock uncertainty           -0.286   182.404    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)       -0.202   182.202    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.202    
                         arrival time                        -184.013    
  -------------------------------------------------------------------
                         slack                                 -1.811    

Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.654ns  (logic 0.419ns (15.788%)  route 2.235ns (84.212%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 182.693 - 180.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 181.350 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702   181.389    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557   177.832 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   179.586    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101   179.687 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.663   181.350    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X21Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.419   181.769 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=9, routed)           2.235   184.004    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/Q[14]
    SLICE_X20Y49         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.500   182.693    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   182.693    
                         clock uncertainty           -0.286   182.406    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)       -0.206   182.201    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.201    
                         arrival time                        -184.004    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.419ns  (logic 0.478ns (19.757%)  route 1.941ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 182.691 - 180.000 ) 
    Source Clock Delay      (SCD):    1.747ns = ( 181.434 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702   181.389    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557   177.832 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   179.586    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101   179.687 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.747   181.434    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X42Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478   181.912 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=9, routed)           1.941   183.854    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/Q[14]
    SLICE_X33Y39         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.498   182.691    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   182.691    
                         clock uncertainty           -0.286   182.404    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)       -0.224   182.180    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.180    
                         arrival time                        -183.854    
  -------------------------------------------------------------------
                         slack                                 -1.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.128ns (11.626%)  route 0.973ns (88.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.559     0.559    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X21Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=9, routed)           0.973     1.660    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/Q[14]
    SLICE_X20Y49         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.831     1.201    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.286     1.487    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.005     1.492    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.148ns (13.598%)  route 0.940ns (86.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.588     0.588    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X42Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.148     0.736 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=9, routed)           0.940     1.676    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/Q[14]
    SLICE_X33Y39         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.829     1.199    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.286     1.485    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.021     1.506    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.148ns (13.206%)  route 0.973ns (86.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.565     0.565    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X8Y97          FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.148     0.713 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.973     1.685    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished
    SLICE_X12Y99         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.834     1.204    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X12Y99         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.286     1.490    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.006     1.496    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        7.735ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.033ns  (logic 0.478ns (23.508%)  route 1.555ns (76.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/Q
                         net (fo=1, routed)           1.555     2.033    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[2]
    SLICE_X37Y74         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)       -0.232     9.768    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.515ns  (logic 0.478ns (31.559%)  route 1.037ns (68.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           1.037     1.515    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[21]
    SLICE_X42Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.222     9.778    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.609ns  (logic 0.518ns (32.194%)  route 1.091ns (67.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           1.091     1.609    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[7]
    SLICE_X43Y62         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)       -0.092     9.908    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.545ns  (logic 0.518ns (33.535%)  route 1.027ns (66.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           1.027     1.545    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[1]
    SLICE_X43Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.092     9.908    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.539ns  (logic 0.518ns (33.661%)  route 1.021ns (66.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           1.021     1.539    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[19]
    SLICE_X43Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.508ns  (logic 0.518ns (34.341%)  route 0.990ns (65.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.990     1.508    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X43Y62         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.328ns  (logic 0.419ns (31.551%)  route 0.909ns (68.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.909     1.328    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X40Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.493ns  (logic 0.518ns (34.696%)  route 0.975ns (65.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/C
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/Q
                         net (fo=1, routed)           0.975     1.493    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[11]
    SLICE_X33Y62         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.092     9.908    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.223%)  route 1.004ns (68.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           1.004     1.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X40Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)       -0.092     9.908    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.238ns  (logic 0.419ns (33.850%)  route 0.819ns (66.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.819     1.238    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X43Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)       -0.266     9.734    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  8.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        4.519ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        2.086ns  (logic 0.419ns (20.086%)  route 1.667ns (79.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.667     2.086    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X40Y85         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)       -0.270     6.605    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        2.020ns  (logic 0.456ns (22.579%)  route 1.564ns (77.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.564     2.020    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X37Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.828ns  (logic 0.419ns (22.919%)  route 1.409ns (77.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.409     1.828    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X38Y77         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)       -0.219     6.656    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.726ns  (logic 0.419ns (24.273%)  route 1.307ns (75.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.307     1.726    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X27Y84         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X27Y84         FDRE (Setup_fdre_C_D)       -0.268     6.607    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.607    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.883ns  (logic 0.456ns (24.222%)  route 1.427ns (75.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.427     1.883    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y83         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.705ns  (logic 0.419ns (24.579%)  route 1.286ns (75.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.286     1.705    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X33Y78         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)       -0.267     6.608    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.916%)  route 1.374ns (75.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.374     1.830    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X40Y71         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.627ns  (logic 0.419ns (25.756%)  route 1.208ns (74.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.208     1.627    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X40Y75         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.270     6.605    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.682%)  route 1.392ns (75.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/C
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           1.392     1.848    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[12]
    SLICE_X38Y73         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)       -0.047     6.828    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.748ns  (logic 0.456ns (26.083%)  route 1.292ns (73.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.292     1.748    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X26Y81         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  5.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          127  Failing Endpoints,  Worst Slack       -3.067ns,  Total Violation     -250.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.165ns  (logic 1.722ns (54.411%)  route 1.443ns (45.589%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 143.288 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.802 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.802    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.136 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   146.136    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471   143.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000   143.288    
                         clock uncertainty           -0.281   143.007    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062   143.069    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                        143.069    
                         arrival time                        -146.136    
  -------------------------------------------------------------------
                         slack                                 -3.067    

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.144ns  (logic 1.701ns (54.106%)  route 1.443ns (45.894%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 143.288 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.802 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.802    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   146.115 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   146.115    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471   143.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000   143.288    
                         clock uncertainty           -0.281   143.007    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062   143.069    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                        143.069    
                         arrival time                        -146.115    
  -------------------------------------------------------------------
                         slack                                 -3.046    

Slack (VIOLATED) :        -2.972ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.070ns  (logic 1.627ns (53.000%)  route 1.443ns (47.000%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 143.288 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.802 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.802    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   146.041 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   146.041    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471   143.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000   143.288    
                         clock uncertainty           -0.281   143.007    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062   143.069    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                        143.069    
                         arrival time                        -146.041    
  -------------------------------------------------------------------
                         slack                                 -2.972    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.054ns  (logic 1.611ns (52.754%)  route 1.443ns (47.246%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 143.288 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.802 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.802    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   146.025 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000   146.025    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471   143.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000   143.288    
                         clock uncertainty           -0.281   143.007    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062   143.069    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                        143.069    
                         arrival time                        -146.025    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.051ns  (logic 1.608ns (52.707%)  route 1.443ns (47.293%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 143.287 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.022 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   146.022    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470   143.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000   143.287    
                         clock uncertainty           -0.281   143.006    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062   143.068    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                        143.068    
                         arrival time                        -146.022    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.933ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        3.030ns  (logic 1.587ns (52.379%)  route 1.443ns (47.621%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 143.287 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   146.001 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   146.001    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470   143.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.000   143.287    
                         clock uncertainty           -0.281   143.006    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062   143.068    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                        143.068    
                         arrival time                        -146.001    
  -------------------------------------------------------------------
                         slack                                 -2.933    

Slack (VIOLATED) :        -2.859ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.956ns  (logic 1.513ns (51.187%)  route 1.443ns (48.813%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 143.287 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   145.927 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   145.927    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470   143.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000   143.287    
                         clock uncertainty           -0.281   143.006    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062   143.068    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                        143.068    
                         arrival time                        -145.927    
  -------------------------------------------------------------------
                         slack                                 -2.859    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.940ns  (logic 1.497ns (50.921%)  route 1.443ns (49.079%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 143.287 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.688 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.688    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   145.911 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000   145.911    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470   143.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000   143.287    
                         clock uncertainty           -0.281   143.006    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062   143.068    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                        143.068    
                         arrival time                        -145.911    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.842ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.937ns  (logic 1.494ns (50.871%)  route 1.443ns (49.129%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 143.285 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.908 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   145.908    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.468   143.285    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000   143.285    
                         clock uncertainty           -0.281   143.004    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.062   143.066    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        143.066    
                         arrival time                        -145.908    
  -------------------------------------------------------------------
                         slack                                 -2.842    

Slack (VIOLATED) :        -2.821ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.916ns  (logic 1.473ns (50.518%)  route 1.443ns (49.482%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 143.285 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.663   142.971    ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y56         FDSE                                         r  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456   143.427 f  ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=19, routed)          0.964   144.391    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X25Y72         LUT1 (Prop_lut1_I0_O)        0.124   144.515 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.470   144.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X25Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   145.565 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009   145.574    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   145.887 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   145.887    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.468   143.285    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000   143.285    
                         clock uncertainty           -0.281   143.004    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.062   143.066    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        143.066    
                         arrival time                        -145.887    
  -------------------------------------------------------------------
                         slack                                 -2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.610%)  route 0.543ns (79.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.578     0.919    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X1Y87          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/Q
                         net (fo=2, routed)           0.543     1.603    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[16]
    SLICE_X8Y86          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.828     1.198    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X8Y86          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.060     1.539    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.597%)  route 0.579ns (80.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.587     0.928    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X39Y37         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/Q
                         net (fo=2, routed)           0.579     1.647    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[15]
    SLICE_X40Y36         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.856     1.226    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X40Y36         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.281     1.507    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.075     1.582    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.128ns (19.148%)  route 0.540ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.580     0.921    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X2Y87          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/Q
                         net (fo=2, routed)           0.540     1.589    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[9]
    SLICE_X2Y91          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.851     1.221    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X2Y91          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.281     1.502    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.022     1.524    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.739%)  route 0.573ns (80.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.562     0.903    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.573     1.617    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X31Y39         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.829     1.199    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X31Y39         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.070     1.550    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.658%)  route 0.560ns (77.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.577     0.918    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X4Y67          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/Q
                         net (fo=2, routed)           0.560     1.641    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[8]
    SLICE_X5Y67          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.844     1.214    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X5Y67          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.281     1.495    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.078     1.573    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.824%)  route 0.570ns (80.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X11Y66         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/Q
                         net (fo=2, routed)           0.570     1.611    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[2]
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.827     1.197    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.064     1.542    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.351%)  route 0.552ns (79.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.577     0.918    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X5Y82          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.552     1.610    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X8Y82          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.825     1.195    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X8Y82          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.281     1.476    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.064     1.540    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.695%)  route 0.575ns (80.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.563     0.904    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.575     1.619    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X12Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.834     1.204    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X12Y44         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.281     1.485    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.063     1.548    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.684%)  route 0.575ns (80.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.554     0.895    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X9Y71          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/Q
                         net (fo=2, routed)           0.575     1.611    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[5]
    SLICE_X9Y69          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.823     1.193    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X9Y69          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.281     1.474    
    SLICE_X9Y69          FDRE (Hold_fdre_C_D)         0.063     1.537    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.705%)  route 0.575ns (80.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.564     0.905    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[20]/Q
                         net (fo=2, routed)           0.575     1.620    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0[20]
    SLICE_X14Y47         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.832     1.202    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X14Y47         FDRE                                         r  ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.061     1.544    ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           16  Failing Endpoints,  Worst Slack       -3.260ns,  Total Violation      -47.548ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.882ns  (logic 5.518ns (70.003%)  route 2.364ns (29.997%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 18.288 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.912    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.246 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.246    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471    18.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000    18.288    
                         clock uncertainty           -0.363    17.924    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062    17.986    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                 -3.260    

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.861ns  (logic 5.497ns (69.923%)  route 2.364ns (30.077%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 18.288 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.912    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.225 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    21.225    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471    18.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000    18.288    
                         clock uncertainty           -0.363    17.924    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062    17.986    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -21.225    
  -------------------------------------------------------------------
                         slack                                 -3.239    

Slack (VIOLATED) :        -3.165ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.787ns  (logic 5.423ns (69.637%)  route 2.364ns (30.363%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 18.288 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.912    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.151 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    21.151    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471    18.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000    18.288    
                         clock uncertainty           -0.363    17.924    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062    17.986    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -21.151    
  -------------------------------------------------------------------
                         slack                                 -3.165    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.771ns  (logic 5.407ns (69.575%)  route 2.364ns (30.425%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 18.288 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.912    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.135 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.135    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.471    18.288    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000    18.288    
                         clock uncertainty           -0.363    17.924    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.062    17.986    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -21.135    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.768ns  (logic 5.404ns (69.563%)  route 2.364ns (30.437%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.287 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.132 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.132    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470    18.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    18.287    
                         clock uncertainty           -0.363    17.923    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062    17.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                         -21.132    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.126ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.747ns  (logic 5.383ns (69.480%)  route 2.364ns (30.519%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.287 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.111 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    21.111    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470    18.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.000    18.287    
                         clock uncertainty           -0.363    17.923    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062    17.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -3.126    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.673ns  (logic 5.309ns (69.186%)  route 2.364ns (30.814%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.287 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.037 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    21.037    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470    18.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    18.287    
                         clock uncertainty           -0.363    17.923    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062    17.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.657ns  (logic 5.293ns (69.122%)  route 2.364ns (30.878%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.287 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.021 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.021    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.470    18.287    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    18.287    
                         clock uncertainty           -0.363    17.923    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.062    17.985    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                         -21.021    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.035ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.654ns  (logic 5.290ns (69.110%)  route 2.364ns (30.890%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 18.285 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.018 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.018    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.468    18.285    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    18.285    
                         clock uncertainty           -0.363    17.921    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.062    17.983    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -21.018    
  -------------------------------------------------------------------
                         slack                                 -3.035    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_fpga_1 rise@15.625ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns)
  Data Path Delay:        7.633ns  (logic 5.269ns (69.025%)  route 2.364ns (30.975%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 18.285 - 15.625 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 13.364 - 11.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702    13.421    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     9.864 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.618    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.645    13.364    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X21Y72         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.459    13.823 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]/Q
                         net (fo=41, routed)          0.911    14.734    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    18.575 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=1, routed)           1.444    20.019    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.143 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    20.143    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.675 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    20.684    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.997 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    20.997    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.468    18.285    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    18.285    
                         clock uncertainty           -0.363    17.921    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.062    17.983    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -20.997    
  -------------------------------------------------------------------
                         slack                                 -3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.474ns  (logic 0.825ns (55.979%)  route 0.649ns (44.021%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.551ns = ( 4.457 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.551     4.457    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X17Y77         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.146     4.603 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/Q
                         net (fo=41, routed)          0.303     4.906    ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/A[6]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      0.571     5.477 r  ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[29]
                         net (fo=1, routed)           0.346     5.823    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[15]
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.045     5.868 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_i_1/O
                         net (fo=1, routed)           0.000     5.868    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/LI
    SLICE_X25Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     5.931 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.931    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.814     1.184    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.363     1.547    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.105     1.652    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           5.931    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.308ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.504ns  (logic 0.886ns (58.893%)  route 0.618ns (41.107%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.548ns = ( 4.454 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.548     4.454    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X32Y75         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.167     4.621 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/Q
                         net (fo=41, routed)          0.202     4.823    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[23])
                                                      0.609     5.432 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[23]
                         net (fo=1, routed)           0.416     5.848    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X25Y76         LUT3 (Prop_lut3_I0_O)        0.045     5.893 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.893    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     5.958 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.958    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     1.182    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.363     1.545    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.105     1.650    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.323ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.521ns  (logic 0.891ns (58.571%)  route 0.630ns (41.429%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns = ( 4.454 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.548     4.454    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X32Y75         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.167     4.621 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/Q
                         net (fo=41, routed)          0.202     4.823    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[26])
                                                      0.609     5.432 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[26]
                         net (fo=1, routed)           0.428     5.860    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X25Y77         LUT3 (Prop_lut3_I0_O)        0.045     5.905 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.905    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     5.975 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.975    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.814     1.184    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.363     1.547    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.105     1.652    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.325ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.521ns  (logic 0.891ns (58.571%)  route 0.630ns (41.429%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.548ns = ( 4.454 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.548     4.454    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X32Y75         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.167     4.621 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/Q
                         net (fo=41, routed)          0.202     4.823    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[22])
                                                      0.609     5.432 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[22]
                         net (fo=1, routed)           0.428     5.860    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[8]
    SLICE_X25Y76         LUT3 (Prop_lut3_I0_O)        0.045     5.905 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.905    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     5.975 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.975    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     1.182    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.363     1.545    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.105     1.650    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.326ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.520ns  (logic 0.828ns (54.478%)  route 0.692ns (45.522%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.551ns = ( 4.457 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.551     4.457    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X17Y77         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.146     4.603 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/Q
                         net (fo=41, routed)          0.303     4.906    ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/A[6]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      0.571     5.477 r  ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[24]
                         net (fo=2, routed)           0.389     5.866    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X25Y76         LUT3 (Prop_lut3_I2_O)        0.045     5.911 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.911    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     5.977 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.977    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     1.182    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.363     1.545    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.105     1.650    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           5.977    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.327ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.520ns  (logic 0.828ns (54.478%)  route 0.692ns (45.522%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.551ns = ( 4.457 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.551     4.457    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X17Y77         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.146     4.603 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/Q
                         net (fo=41, routed)          0.303     4.906    ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/A[6]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                      0.571     5.477 r  ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[20]
                         net (fo=2, routed)           0.389     5.866    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X25Y75         LUT3 (Prop_lut3_I2_O)        0.045     5.911 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.911    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     5.977 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.977    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.811     1.181    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.363     1.544    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.105     1.649    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           5.977    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.336ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.534ns  (logic 0.886ns (57.745%)  route 0.648ns (42.255%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns = ( 4.454 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.548     4.454    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X32Y75         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.167     4.621 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/Q
                         net (fo=41, routed)          0.202     4.823    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[27])
                                                      0.609     5.432 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[27]
                         net (fo=1, routed)           0.446     5.878    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X25Y77         LUT3 (Prop_lut3_I0_O)        0.045     5.923 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.923    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     5.988 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.988    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.814     1.184    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y77         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.363     1.547    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.105     1.652    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.341ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.536ns  (logic 0.886ns (57.671%)  route 0.650ns (42.329%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.548ns = ( 4.454 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.548     4.454    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X32Y75         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.167     4.621 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[2]/Q
                         net (fo=41, routed)          0.202     4.823    ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      0.609     5.432 r  ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=1, routed)           0.448     5.880    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.045     5.925 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.925    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     5.990 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.990    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X25Y74         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.811     1.181    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y74         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.363     1.544    
    SLICE_X25Y74         FDRE (Hold_fdre_C_D)         0.105     1.649    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           5.990    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.358ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.551ns  (logic 0.825ns (53.175%)  route 0.726ns (46.825%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.551ns = ( 4.457 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.551     4.457    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X17Y77         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.146     4.603 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/Q
                         net (fo=41, routed)          0.303     4.906    ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/A[6]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[25])
                                                      0.571     5.477 r  ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[25]
                         net (fo=2, routed)           0.424     5.900    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X25Y76         LUT3 (Prop_lut3_I2_O)        0.045     5.945 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.945    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.008 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.008    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     1.182    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y76         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.363     1.545    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.105     1.650    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           6.008    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.359ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_fpga_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns)
  Data Path Delay:        1.551ns  (logic 0.825ns (53.175%)  route 0.726ns (46.825%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.551ns = ( 4.457 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     4.457    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     3.383 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     3.880    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.551     4.457    ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/aclk
    SLICE_X17Y77         FDRE                                         r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.146     4.603 r  ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata1_reg[6]/Q
                         net (fo=41, routed)          0.303     4.906    ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/A[6]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[21])
                                                      0.571     5.477 r  ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[21]
                         net (fo=2, routed)           0.424     5.900    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I2_O)        0.045     5.945 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.945    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.008 r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.008    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.811     1.181    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X25Y75         FDRE                                         r  ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.363     1.544    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.105     1.649    ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           6.008    
  -------------------------------------------------------------------
                         slack                                  4.359    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        8.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.404ns  (logic 0.419ns (29.837%)  route 0.985ns (70.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.985     1.404    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X43Y46         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.283ns  (logic 0.478ns (37.269%)  route 0.805ns (62.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.805     1.283    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y47         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.264     9.736    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.667%)  route 0.984ns (68.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.984     1.440    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X43Y46         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.201ns  (logic 0.419ns (34.901%)  route 0.782ns (65.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.782     1.201    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X33Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.265     9.735    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.722%)  route 0.896ns (66.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.896     1.352    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X38Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.047     9.953    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.953%)  route 0.812ns (64.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.812     1.268    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.251ns  (logic 0.456ns (36.465%)  route 0.795ns (63.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.795     1.251    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X33Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.369%)  route 0.645ns (60.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.645     1.064    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.270     9.730    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.846%)  route 0.660ns (61.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.660     1.079    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X34Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)       -0.218     9.782    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.162ns  (logic 0.518ns (44.585%)  route 0.644ns (55.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.644     1.162    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y47         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  8.743    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ebaz4205_clk_wiz_0_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.217ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.217ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        1.186ns  (logic 0.478ns (40.295%)  route 0.708ns (59.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.708     1.186    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y54         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)       -0.264    41.403    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.403    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 40.217    

Slack (MET) :             40.308ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.352%)  route 0.798ns (63.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.798     1.254    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X17Y59         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X17Y59         FDRE (Setup_fdre_C_D)       -0.105    41.562    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         41.562    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 40.308    

Slack (MET) :             40.388ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        1.184ns  (logic 0.518ns (43.740%)  route 0.666ns (56.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.666     1.184    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y56         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.095    41.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.572    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 40.388    

Slack (MET) :             40.485ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.257%)  route 0.437ns (47.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.437     0.915    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X13Y56         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.267    41.400    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.400    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 40.485    

Slack (MET) :             40.503ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.578%)  route 0.615ns (57.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.615     1.071    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y56         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.093    41.574    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.574    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 40.503    

Slack (MET) :             40.510ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        0.937ns  (logic 0.478ns (51.028%)  route 0.459ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.937    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)       -0.220    41.447    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.447    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 40.510    

Slack (MET) :             40.571ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        1.003ns  (logic 0.518ns (51.628%)  route 0.485ns (48.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.485     1.003    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X13Y56         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.093    41.574    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.574    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                 40.571    

Slack (MET) :             40.618ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (MaxDelay Path 41.667ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.295%)  route 0.436ns (45.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.436     0.954    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y56         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.667    41.667    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.095    41.572    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.572    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 40.618    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_1
  To Clock:  clk_out2_ebaz4205_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.460ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.187%)  route 0.629ns (56.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.629     1.107    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)       -0.266    20.567    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 19.460    

Slack (MET) :             19.566ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.085%)  route 0.626ns (59.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.626     1.045    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y54         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)       -0.222    20.611    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.611    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 19.566    

Slack (MET) :             19.574ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.236%)  route 0.622ns (59.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.041    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X12Y54         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)       -0.218    20.615    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.615    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 19.574    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.133%)  route 0.489ns (53.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.489     0.908    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.267    20.566    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.566    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 19.658    

Slack (MET) :             19.666ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.475%)  route 0.618ns (57.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.618     1.074    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X14Y55         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)       -0.093    20.740    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 19.666    

Slack (MET) :             19.685ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.309%)  route 0.597ns (56.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y55         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)       -0.095    20.738    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 19.685    

Slack (MET) :             19.794ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.490     0.946    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X13Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.093    20.740    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 19.794    

Slack (MET) :             19.800ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.515%)  route 0.468ns (47.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53                                      0.000     0.000 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.468     0.986    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y53         FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.047    20.786    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 19.800    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_2
  To Clock:  clk_out2_ebaz4205_clk_wiz_0_1

Setup :           70  Failing Endpoints,  Worst Slack       -1.275ns,  Total Violation      -62.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[10]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[10]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[12]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[12]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[4]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[4]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[6]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[6]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[7]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[7]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        3.004ns  (logic 0.718ns (23.902%)  route 2.286ns (76.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.939    43.733    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y64          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[8]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[8]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        2.863ns  (logic 0.718ns (25.078%)  route 2.145ns (74.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.798    43.593    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[0]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[0]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.593    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        2.863ns  (logic 0.718ns (25.078%)  route 2.145ns (74.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.798    43.593    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.593    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        2.863ns  (logic 0.718ns (25.078%)  route 2.145ns (74.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.798    43.593    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[13]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[13]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.593    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@41.667ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@39.062ns)
  Data Path Delay:        2.863ns  (logic 0.718ns (25.078%)  route 2.145ns (74.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 43.202 - 41.667 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 40.729 - 39.062 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.677    40.739    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    37.201 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    38.961    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    39.062 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.667    40.729    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.419    41.148 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          1.347    42.496    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.299    42.795 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]_i_1/O
                         net (fo=16, routed)          0.798    43.593    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    43.165    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.181    39.985 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    41.579    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.670 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         1.533    43.202    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y63          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]/C
                         clock pessimism              0.000    43.202    
                         clock uncertainty           -0.539    42.663    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.205    42.458    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]
  -------------------------------------------------------------------
                         required time                         42.458    
                         arrival time                         -43.593    
  -------------------------------------------------------------------
                         slack                                 -1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.897%)  route 0.783ns (84.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.556     0.556    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X20Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/Q
                         net (fo=3, routed)           0.783     1.487    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sdata_0_in
    SLICE_X1Y60          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X1Y60          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)        -0.007     1.380    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.227ns (20.517%)  route 0.879ns (79.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.879     1.569    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.099     1.668 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_i_1/O
                         net (fo=1, routed)           0.000     1.668    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight2_out
    SLICE_X3Y60          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.848     0.850    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X3Y60          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.539     1.389    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.092     1.481    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.227ns (20.799%)  route 0.864ns (79.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.864     1.554    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.099     1.653 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_i_1/O
                         net (fo=1, routed)           0.000     1.653    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.830     0.832    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X7Y59          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.539     1.371    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.091     1.462    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.416%)  route 0.885ns (79.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.885     1.575    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.099     1.674 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_i_1/O
                         net (fo=1, routed)           0.000     1.674    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.848     0.850    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X5Y61          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.539     1.389    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.092     1.481    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Destination:            ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_ebaz4205_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.227ns (22.566%)  route 0.779ns (77.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.320ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.546     0.546    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.562     0.562    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X11Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_reg/Q
                         net (fo=56, routed)          0.557     1.247    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.099     1.346 r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]_i_1/O
                         net (fo=16, routed)          0.222     1.568    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out2_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout2_buf/O
                         net (fo=259, routed)         0.846     0.848    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X2Y62          FDRE                                         r  ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.539     1.387    
    SLICE_X2Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.348    ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_2

Setup :           18  Failing Endpoints,  Worst Slack       -3.122ns,  Total Violation      -55.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.713%)  route 0.689ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X14Y62         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.721%)  route 0.689ns (54.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X19Y61         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.121    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.721%)  route 0.689ns (54.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X19Y61         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.121    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.721%)  route 0.689ns (54.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.327   193.751    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.124   193.875 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.362   194.237    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X19Y61         FDRE (Setup_fdre_C_CE)      -0.205   191.115    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]
  -------------------------------------------------------------------
                         required time                        191.115    
                         arrival time                        -194.237    
  -------------------------------------------------------------------
                         slack                                 -3.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.091%)  route 0.236ns (55.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.236     1.276    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X15Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_i_1/O
                         net (fo=1, routed)           0.000     1.321    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.092     1.191    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.986%)  route 0.237ns (56.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.237     1.277    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X15Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.322 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_i_1/O
                         net (fo=1, routed)           0.000     1.322    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.091     1.190    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/last_lrclk_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.123     1.349    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X19Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.123     1.349    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X19Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.123     1.349    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X19Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.140     1.366    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X17Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.140     1.366    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X17Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.140     1.366    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X17Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.140     1.366    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X17Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.141     1.181    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X17Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1/O
                         net (fo=16, routed)          0.140     1.366    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X17Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.060    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_2

Setup :           16  Failing Endpoints,  Worst Slack       -0.646ns,  Total Violation       -8.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.478ns (40.644%)  route 0.698ns (59.356%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[9]/Q
                         net (fo=1, routed)           0.698     4.141    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[9]
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.245     3.495    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[9]
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.478ns (41.676%)  route 0.669ns (58.324%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.669     4.112    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[3]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.270     3.470    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]
  -------------------------------------------------------------------
                         required time                          3.470    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.494%)  route 0.829ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.658     2.966    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.829     4.251    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[14]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/C
                         clock pessimism              0.000     4.092    
                         clock uncertainty           -0.350     3.741    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.101     3.640    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.007%)  route 0.810ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.659     2.967    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y62         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[12]/Q
                         net (fo=1, routed)           0.810     4.233    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[12]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/C
                         clock pessimism              0.000     4.092    
                         clock uncertainty           -0.350     3.741    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.109     3.632    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.518ns (39.027%)  route 0.809ns (60.973%))
  Logic Levels:           0  
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y64         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y64         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[0]/Q
                         net (fo=1, routed)           0.809     4.292    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[0]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]/C
                         clock pessimism              0.000     4.092    
                         clock uncertainty           -0.350     3.741    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.047     3.694    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[0]
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.478ns (42.198%)  route 0.655ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y64         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y64         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.655     4.098    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[1]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.211     3.529    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.392%)  route 0.645ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.659     2.967    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y62         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.645     4.031    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[7]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.265     3.475    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]
  -------------------------------------------------------------------
                         required time                          3.475    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.174%)  route 0.651ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.658     2.966    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/Q
                         net (fo=1, routed)           0.651     4.036    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[15]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.218     3.522    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.478ns (46.091%)  route 0.559ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.091 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.559     4.002    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[5]
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487     4.091    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty           -0.350     3.740    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.247     3.493    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]
  -------------------------------------------------------------------
                         required time                          3.493    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.604ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@2.604ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.259%)  route 0.533ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.092 - 2.604 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/Q
                         net (fo=1, routed)           0.533     3.976    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[11]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      2.604     2.604 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.604 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487     4.092    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     0.914 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.513    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     2.604 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.488     4.092    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/C
                         clock pessimism              0.000     4.092    
                         clock uncertainty           -0.350     3.741    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.214     3.527    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 -0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.868%)  route 0.185ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.558     0.899    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y62         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.185     1.212    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[13]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.826     0.826    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.350     1.176    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.016     1.192    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.390%)  route 0.197ns (54.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[8]/Q
                         net (fo=1, routed)           0.197     1.256    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[8]
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.055     1.233    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.525%)  route 0.222ns (57.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[2]/Q
                         net (fo=1, routed)           0.222     1.280    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[2]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.078     1.256    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.544%)  route 0.221ns (57.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[4]/Q
                         net (fo=1, routed)           0.221     1.280    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[4]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.826     0.826    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.350     1.176    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.071     1.247    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.843%)  route 0.197ns (57.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[11]/Q
                         net (fo=1, routed)           0.197     1.240    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[11]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.023     1.201    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.974%)  route 0.236ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[10]/Q
                         net (fo=1, routed)           0.236     1.295    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[10]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.071     1.249    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.598%)  route 0.232ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.557     0.898    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[15]/Q
                         net (fo=1, routed)           0.232     1.257    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[15]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.826     0.826    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.350     1.176    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.022     1.198    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.398%)  route 0.201ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554     0.895    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X20Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.201     1.244    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[5]
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)        -0.002     1.176    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.717%)  route 0.254ns (64.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.558     0.899    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y62         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[6]/Q
                         net (fo=1, routed)           0.254     1.293    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[6]
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.826     0.826    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X14Y62         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.350     1.176    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.047     1.223    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.593%)  route 0.279ns (66.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.557     0.898    ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/clk
    SLICE_X17Y63         FDRE                                         r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/output_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.279     1.317    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/right_channel[14]
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X17Y60         FDRE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.350     1.178    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.062     1.240    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :           63  Failing Endpoints,  Worst Slack       -7.428ns,  Total Violation     -311.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.428ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.954ns  (logic 4.490ns (75.408%)  route 1.464ns (24.592%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 71.790 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[9]
                         net (fo=1, routed)           0.686    78.916    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[9]
    SLICE_X30Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.478    71.790    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X30Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
                         clock pessimism              0.000    71.790    
                         clock uncertainty           -0.286    71.504    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)       -0.016    71.488    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         71.488    
                         arrival time                         -78.916    
  -------------------------------------------------------------------
                         slack                                 -7.428    

Slack (VIOLATED) :        -7.415ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.956ns  (logic 4.297ns (72.149%)  route 1.659ns (27.851%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 71.875 - 70.312 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 72.967 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.659    72.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y87         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456    73.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.613    74.036    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/B[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841    77.877 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[11]
                         net (fo=1, routed)           1.045    78.923    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[11]
    SLICE_X36Y89         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.563    71.875    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X36Y89         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/C
                         clock pessimism              0.000    71.875    
                         clock uncertainty           -0.286    71.589    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)       -0.081    71.508    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         71.508    
                         arrival time                         -78.923    
  -------------------------------------------------------------------
                         slack                                 -7.415    

Slack (VIOLATED) :        -7.412ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.942ns  (logic 4.490ns (75.566%)  route 1.452ns (24.434%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 71.791 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[8])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[8]
                         net (fo=1, routed)           0.673    78.904    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[8]
    SLICE_X32Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.479    71.791    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X32Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/C
                         clock pessimism              0.000    71.791    
                         clock uncertainty           -0.286    71.505    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.013    71.492    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]
  -------------------------------------------------------------------
                         required time                         71.492    
                         arrival time                         -78.904    
  -------------------------------------------------------------------
                         slack                                 -7.412    

Slack (VIOLATED) :        -7.397ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.976ns  (logic 4.297ns (71.902%)  route 1.679ns (28.098%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 71.875 - 70.312 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 72.967 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.659    72.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y87         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456    73.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.613    74.036    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/B[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[29]_P[7])
                                                      3.841    77.877 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[7]
                         net (fo=1, routed)           1.066    78.943    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[7]
    SLICE_X36Y89         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.563    71.875    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X36Y89         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                         clock pessimism              0.000    71.875    
                         clock uncertainty           -0.286    71.589    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)       -0.043    71.546    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                         71.546    
                         arrival time                         -78.943    
  -------------------------------------------------------------------
                         slack                                 -7.397    

Slack (VIOLATED) :        -7.343ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.827ns  (logic 4.490ns (77.058%)  route 1.337ns (22.942%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 71.794 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[10])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[10]
                         net (fo=1, routed)           0.558    78.789    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[10]
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.482    71.794    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/C
                         clock pessimism              0.000    71.794    
                         clock uncertainty           -0.286    71.508    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.062    71.446    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]
  -------------------------------------------------------------------
                         required time                         71.446    
                         arrival time                         -78.789    
  -------------------------------------------------------------------
                         slack                                 -7.343    

Slack (VIOLATED) :        -7.333ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.783ns  (logic 4.490ns (77.642%)  route 1.293ns (22.358%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 71.790 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.514    78.745    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[5]
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.478    71.790    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/C
                         clock pessimism              0.000    71.790    
                         clock uncertainty           -0.286    71.504    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.092    71.412    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                         71.412    
                         arrival time                         -78.745    
  -------------------------------------------------------------------
                         slack                                 -7.333    

Slack (VIOLATED) :        -7.325ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.824ns  (logic 4.490ns (77.098%)  route 1.334ns (22.902%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 71.790 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[6])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.555    78.786    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[6]
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.478    71.790    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
                         clock pessimism              0.000    71.790    
                         clock uncertainty           -0.286    71.504    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.043    71.461    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]
  -------------------------------------------------------------------
                         required time                         71.461    
                         arrival time                         -78.786    
  -------------------------------------------------------------------
                         slack                                 -7.325    

Slack (VIOLATED) :        -7.325ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.824ns  (logic 4.490ns (77.098%)  route 1.334ns (22.902%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 71.794 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[11])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.555    78.786    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[11]
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.482    71.794    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/C
                         clock pessimism              0.000    71.794    
                         clock uncertainty           -0.286    71.508    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.047    71.461    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         71.461    
                         arrival time                         -78.786    
  -------------------------------------------------------------------
                         slack                                 -7.325    

Slack (VIOLATED) :        -7.322ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.824ns  (logic 4.490ns (77.098%)  route 1.334ns (22.902%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 71.790 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[4]
                         net (fo=1, routed)           0.555    78.786    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[4]
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.478    71.790    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y80         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]/C
                         clock pessimism              0.000    71.790    
                         clock uncertainty           -0.286    71.504    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.040    71.464    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]
  -------------------------------------------------------------------
                         required time                         71.464    
                         arrival time                         -78.786    
  -------------------------------------------------------------------
                         slack                                 -7.322    

Slack (VIOLATED) :        -7.320ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.774ns  (logic 4.490ns (77.758%)  route 1.284ns (22.242%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 71.794 - 70.312 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 72.962 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.654    72.962    ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478    73.440 r  ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=15, routed)          0.779    74.219    ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/gpio_io_o[15]_repN_alias
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[17]_P[14])
                                                      4.012    78.231 r  ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[14]
                         net (fo=1, routed)           0.506    78.736    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509    71.822    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    68.627 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.222    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.313 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.482    71.794    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y83         FDRE                                         r  ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000    71.794    
                         clock uncertainty           -0.286    71.508    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.092    71.416    ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                         71.416    
                         arrival time                         -78.736    
  -------------------------------------------------------------------
                         slack                                 -7.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.288%)  route 0.115ns (43.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[9]/Q
                         net (fo=2, routed)           0.115     1.163    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[9]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.024     1.138    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.898%)  route 0.173ns (55.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.586     0.927    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X39Y35         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/Q
                         net (fo=2, routed)           0.173     1.241    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[1]
    SLICE_X42Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.855     0.855    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X42Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.286     1.141    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.075     1.216    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.753%)  route 0.181ns (56.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.561     0.902    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[1]/Q
                         net (fo=2, routed)           0.181     1.224    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[1]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.075     1.189    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.753%)  route 0.181ns (56.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.561     0.902    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/Q
                         net (fo=2, routed)           0.181     1.224    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[3]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.071     1.185    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.812%)  route 0.160ns (53.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.586     0.927    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X39Y35         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/Q
                         net (fo=2, routed)           0.160     1.228    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[0]
    SLICE_X37Y36         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.854     0.854    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y36         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.286     1.140    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.046     1.186    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.839%)  route 0.165ns (50.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.165     1.229    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.070     1.184    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.196%)  route 0.171ns (54.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.589     0.929    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X43Y37         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/Q
                         net (fo=2, routed)           0.171     1.241    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[2]
    SLICE_X43Y38         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.859     0.859    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X43Y38         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.286     1.145    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.046     1.191    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.234%)  route 0.176ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[13]/Q
                         net (fo=2, routed)           0.176     1.240    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[13]
    SLICE_X22Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X22Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.070     1.184    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X35Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/Q
                         net (fo=2, routed)           0.206     1.247    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[11]
    SLICE_X29Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.825     0.825    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X29Y34         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.286     1.111    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.076     1.187    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.023%)  route 0.164ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/Q
                         net (fo=2, routed)           0.164     1.227    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[10]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828     0.828    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.286     1.114    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.047     1.161    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.518ns (29.366%)  route 1.246ns (70.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y91         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/Q
                         net (fo=1, routed)           1.246     4.729    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[1]
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.485     5.391    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.363     5.028    
    SLICE_X21Y87         FDCE (Setup_fdce_C_D)       -0.102     4.926    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.518ns (31.443%)  route 1.129ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.656     2.964    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y90         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/Q
                         net (fo=1, routed)           1.129     4.611    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[0]
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.485     5.391    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.363     5.028    
    SLICE_X21Y87         FDCE (Setup_fdce_C_D)       -0.102     4.926    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.642ns (36.655%)  route 1.109ns (63.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y85         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/Q
                         net (fo=1, routed)           1.109     4.592    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[1]
    SLICE_X18Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.716 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.716    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[1]
    SLICE_X18Y88         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.487     5.393    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X18Y88         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.363     5.030    
    SLICE_X18Y88         FDCE (Setup_fdce_C_D)        0.035     5.065    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.580ns (34.333%)  route 1.109ns (65.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5.396 - 3.906 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.668     2.976    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y33         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           1.109     4.541    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[9]
    SLICE_X16Y30         LUT4 (Prop_lut4_I3_O)        0.124     4.665 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.665    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[9]
    SLICE_X16Y30         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.489     5.396    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y30         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.396    
                         clock uncertainty           -0.363     5.032    
    SLICE_X16Y30         FDCE (Setup_fdce_C_D)        0.084     5.116    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          5.116    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.518ns (34.179%)  route 0.998ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 5.386 - 3.906 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.658     2.966    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           0.998     4.482    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[9]
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.480     5.386    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.386    
                         clock uncertainty           -0.363     5.023    
    SLICE_X25Y85         FDCE (Setup_fdce_C_D)       -0.055     4.968    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.642ns (40.053%)  route 0.961ns (59.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.392 - 3.906 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y85         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/Q
                         net (fo=1, routed)           0.961     4.444    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[3]
    SLICE_X18Y87         LUT4 (Prop_lut4_I3_O)        0.124     4.568 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.568    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[3]
    SLICE_X18Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.392    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X18Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.392    
                         clock uncertainty           -0.363     5.029    
    SLICE_X18Y87         FDCE (Setup_fdce_C_D)        0.034     5.063    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.518ns (35.785%)  route 0.930ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y91         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/Q
                         net (fo=1, routed)           0.930     4.413    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[2]
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.485     5.391    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X21Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.363     5.028    
    SLICE_X21Y87         FDCE (Setup_fdce_C_D)       -0.105     4.923    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.923    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.745%)  route 1.043ns (64.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.667     2.975    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y32         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/Q
                         net (fo=1, routed)           1.043     4.474    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[8]
    SLICE_X16Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.598 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.598    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[8]
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.393    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.363     5.029    
    SLICE_X16Y27         FDCE (Setup_fdce_C_D)        0.084     5.113    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.642ns (40.574%)  route 0.940ns (59.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.657     2.965    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y86         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.518     3.483 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/Q
                         net (fo=1, routed)           0.940     4.423    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[7]
    SLICE_X21Y89         LUT4 (Prop_lut4_I3_O)        0.124     4.547 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.547    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[7]
    SLICE_X21Y89         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.487     5.393    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X21Y89         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.363     5.030    
    SLICE_X21Y89         FDCE (Setup_fdce_C_D)        0.034     5.064    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.518ns (36.104%)  route 0.917ns (63.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 5.386 - 3.906 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.658     2.966    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y94         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/Q
                         net (fo=1, routed)           0.917     4.401    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[14]
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.480     5.386    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.386    
                         clock uncertainty           -0.363     5.023    
    SLICE_X25Y85         FDCE (Setup_fdce_C_D)       -0.078     4.945    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.945    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.841ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.530%)  route 0.120ns (36.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 12.547 - 11.719 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 16.522 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.556    16.522    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y88         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.164    16.686 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/Q
                         net (fo=1, routed)           0.120    16.806    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[15]
    SLICE_X18Y88         LUT4 (Prop_lut4_I3_O)        0.045    16.851 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    16.851    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[15]
    SLICE_X18Y88         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.828    12.547    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X18Y88         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.547    
                         clock uncertainty            0.363    12.910    
    SLICE_X18Y88         FDCE (Hold_fdce_C_D)         0.099    13.009    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]
  -------------------------------------------------------------------
                         required time                        -13.009    
                         arrival time                          16.851    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.853ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.064%)  route 0.171ns (47.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 12.538 - 11.719 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 16.521 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.556    16.521    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y31         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    16.663 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/Q
                         net (fo=1, routed)           0.171    16.834    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[3]
    SLICE_X16Y28         LUT4 (Prop_lut4_I3_O)        0.045    16.879 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    16.879    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[3]
    SLICE_X16Y28         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.819    12.538    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y28         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.538    
                         clock uncertainty            0.363    12.901    
    SLICE_X16Y28         FDCE (Hold_fdce_C_D)         0.125    13.026    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.026    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.064%)  route 0.171ns (47.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 12.539 - 11.719 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 16.523 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.557    16.523    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y32         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141    16.664 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/Q
                         net (fo=1, routed)           0.171    16.835    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[6]
    SLICE_X16Y29         LUT4 (Prop_lut4_I3_O)        0.045    16.880 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    16.880    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[6]
    SLICE_X16Y29         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820    12.539    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y29         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.539    
                         clock uncertainty            0.363    12.902    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)         0.125    13.027    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.027    
                         arrival time                          16.880    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.400%)  route 0.176ns (48.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 12.538 - 11.719 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 16.523 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.557    16.523    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y32         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141    16.664 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/Q
                         net (fo=1, routed)           0.176    16.839    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[7]
    SLICE_X16Y28         LUT4 (Prop_lut4_I3_O)        0.045    16.884 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[7]_i_1/O
                         net (fo=1, routed)           0.000    16.884    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[7]
    SLICE_X16Y28         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.819    12.538    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y28         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.538    
                         clock uncertainty            0.363    12.901    
    SLICE_X16Y28         FDCE (Hold_fdce_C_D)         0.125    13.026    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.026    
                         arrival time                          16.884    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.860ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.117%)  route 0.178ns (48.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 12.540 - 11.719 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 16.524 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.559    16.524    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X15Y34         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141    16.666 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/Q
                         net (fo=1, routed)           0.178    16.843    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[15]
    SLICE_X16Y30         LUT4 (Prop_lut4_I3_O)        0.045    16.888 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    16.888    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[15]
    SLICE_X16Y30         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.821    12.540    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y30         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.540    
                         clock uncertainty            0.363    12.903    
    SLICE_X16Y30         FDCE (Hold_fdce_C_D)         0.125    13.028    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]
  -------------------------------------------------------------------
                         required time                        -13.028    
                         arrival time                          16.888    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.874ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.560%)  route 0.148ns (41.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 12.541 - 11.719 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 16.521 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.555    16.521    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y87         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_fdre_C_Q)         0.164    16.685 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           0.148    16.833    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[9]
    SLICE_X23Y86         LUT4 (Prop_lut4_I3_O)        0.045    16.878 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[9]_i_1/O
                         net (fo=1, routed)           0.000    16.878    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[9]
    SLICE_X23Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822    12.541    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X23Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.541    
                         clock uncertainty            0.363    12.904    
    SLICE_X23Y86         FDCE (Hold_fdce_C_D)         0.099    13.003    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.003    
                         arrival time                          16.878    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.879ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.043%)  route 0.194ns (57.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 12.536 - 11.719 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 16.520 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554    16.520    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X23Y32         FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141    16.661 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.194    16.855    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[5]
    SLICE_X21Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.817    12.536    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X21Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.536    
                         clock uncertainty            0.363    12.899    
    SLICE_X21Y27         FDCE (Hold_fdce_C_D)         0.077    12.976    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.976    
                         arrival time                          16.855    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.883ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.631%)  route 0.160ns (43.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 12.544 - 11.719 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 16.520 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554    16.520    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y86         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.164    16.684 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.160    16.844    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[5]
    SLICE_X18Y86         LUT4 (Prop_lut4_I3_O)        0.045    16.889 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    16.889    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[5]
    SLICE_X18Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.825    12.544    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X18Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.544    
                         clock uncertainty            0.363    12.907    
    SLICE_X18Y86         FDCE (Hold_fdce_C_D)         0.099    13.006    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.006    
                         arrival time                          16.889    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.561%)  route 0.161ns (43.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 12.544 - 11.719 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 16.520 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.554    16.520    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X20Y85         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.164    16.684 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/Q
                         net (fo=1, routed)           0.161    16.844    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[4]
    SLICE_X18Y86         LUT4 (Prop_lut4_I3_O)        0.045    16.889 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    16.889    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[4]
    SLICE_X18Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.825    12.544    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X18Y86         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.544    
                         clock uncertainty            0.363    12.907    
    SLICE_X18Y86         FDCE (Hold_fdce_C_D)         0.099    13.006    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.006    
                         arrival time                          16.889    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.892ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.763%)  route 0.187ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 12.542 - 11.719 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 16.524 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.115ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.558    16.524    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y93         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_fdre_C_Q)         0.164    16.688 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=1, routed)           0.187    16.874    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[12]
    SLICE_X22Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817    12.536    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    11.146 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.823    12.542    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X22Y87         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.542    
                         clock uncertainty            0.363    12.905    
    SLICE_X22Y87         FDCE (Hold_fdce_C_D)         0.077    12.982    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -12.982    
                         arrival time                          16.874    
  -------------------------------------------------------------------
                         slack                                  3.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.580ns (13.084%)  route 3.853ns (86.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660     2.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.101     6.525    ebaz4205_i/PS/DivideBy2_50MHz/inst/resetn
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.752     7.401    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.537    12.729    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk
    SLICE_X1Y95          FDCE                                         r  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X1Y95          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.186ns (9.578%)  route 1.756ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.497     2.537    ebaz4205_i/PS/DivideBy2_50MHz/inst/resetn
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     2.582 f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.259     2.842    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.850     1.220    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk
    SLICE_X1Y95          FDCE                                         r  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism             -0.263     0.957    
    SLICE_X1Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.865    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  1.977    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.773ns (21.233%)  route 2.868ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.566 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.010     6.631    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y3          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.499     9.566    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y3          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.797    
                         clock uncertainty           -0.109     9.688    
    SLICE_X21Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.329    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.773ns (21.233%)  route 2.868ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.566 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.010     6.631    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X21Y3          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.499     9.566    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y3          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230     9.797    
                         clock uncertainty           -0.109     9.688    
    SLICE_X21Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.329    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.773ns (22.164%)  route 2.715ns (77.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.857     6.478    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y1          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y1          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X18Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     9.331    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          9.331    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.773ns (22.515%)  route 2.660ns (77.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.802     6.423    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y1          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y1          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.773ns (22.515%)  route 2.660ns (77.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.802     6.423    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y1          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y1          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.773ns (22.515%)  route 2.660ns (77.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.802     6.423    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y1          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y1          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.773ns (22.515%)  route 2.660ns (77.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.802     6.423    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X17Y1          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y1          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.773ns (22.515%)  route 2.660ns (77.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.802     6.423    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X17Y1          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y1          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.773ns (23.484%)  route 2.519ns (76.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.661     6.282    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y2          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.773ns (23.484%)  route 2.519ns (76.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.568 - 6.875 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.682     2.990    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.858     4.326    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.295     4.621 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.661     6.282    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y2          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        1.501     9.568    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y2          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.799    
                         clock uncertainty           -0.109     9.690    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.405     9.285    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  3.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.936%)  route 0.151ns (54.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.567     0.908    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.151     1.186    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y1           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.835     1.205    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X6Y1           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y1           FDPE (Remov_fdpe_C_PRE)     -0.125     0.799    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.936%)  route 0.151ns (54.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.567     0.908    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.151     1.186    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y1           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.835     1.205    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X6Y1           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y1           FDPE (Remov_fdpe_C_PRE)     -0.125     0.799    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.564     0.905    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.166    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X19Y1          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X19Y1          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X19Y1          FDPE (Remov_fdpe_C_PRE)     -0.149     0.772    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.564     0.905    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.166    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X19Y1          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X19Y1          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X19Y1          FDPE (Remov_fdpe_C_PRE)     -0.149     0.772    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.113%)  route 0.286ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.286     1.335    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X18Y0          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X18Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.791    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.113%)  route 0.286ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.286     1.335    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X18Y0          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X18Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.791    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.113%)  route 0.286ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.561     0.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.286     1.335    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X18Y0          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X18Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.791    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.647%)  route 0.441ns (70.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.564     0.905    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X19Y0          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.242     1.288    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.045     1.333 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.199     1.532    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y0          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y0          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X15Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.647%)  route 0.441ns (70.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.564     0.905    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X19Y0          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.242     1.288    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.045     1.333 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.199     1.532    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y0          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.832     1.202    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y0          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X15Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.226ns (30.992%)  route 0.503ns (69.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.567     0.908    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X7Y1           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.128     1.036 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.098     1.220 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.417     1.637    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X18Y4          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2107, routed)        0.831     1.201    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X18Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :           50  Failing Endpoints,  Worst Slack       -0.803ns,  Total Violation      -22.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.642ns (15.506%)  route 3.498ns (84.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.570     5.799    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y27         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.393    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.083     5.310    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.314     4.996    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.642ns (15.506%)  route 3.498ns (84.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.570     5.799    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y27         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.393    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.083     5.310    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.314     4.996    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.642ns (15.506%)  route 3.498ns (84.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.570     5.799    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y27         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.393    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.083     5.310    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.314     4.996    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.642ns (15.506%)  route 3.498ns (84.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.393 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.570     5.799    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y27         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.486     5.393    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y27         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.393    
                         clock uncertainty           -0.083     5.310    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.314     4.996    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.127%)  route 3.339ns (83.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.411     5.640    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X21Y26         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.484     5.391    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X21Y26         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.083     5.308    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.402     4.906    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.127%)  route 3.339ns (83.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.411     5.640    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X21Y26         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.484     5.391    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X21Y26         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.083     5.308    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.402     4.906    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.127%)  route 3.339ns (83.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.411     5.640    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X21Y26         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.484     5.391    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X21Y26         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.083     5.308    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.402     4.906    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.127%)  route 3.339ns (83.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.391 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.411     5.640    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X21Y26         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.484     5.391    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X21Y26         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.391    
                         clock uncertainty           -0.083     5.308    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.402     4.906    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tlast_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.642ns (15.925%)  route 3.389ns (84.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5.396 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.462     5.690    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y29         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tlast_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.489     5.396    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y29         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tlast_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.396    
                         clock uncertainty           -0.083     5.313    
    SLICE_X16Y29         FDCE (Recov_fdce_C_CLR)     -0.356     4.957    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tlast_reg_reg
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.642ns (15.925%)  route 3.389ns (84.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5.396 - 3.906 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.702     1.702    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.855 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.659     1.659    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.928     3.105    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X22Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.229 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          2.462     5.690    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X16Y29         FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.509     5.416    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     2.221 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        1.489     5.396    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X16Y29         FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.396    
                         clock uncertainty           -0.083     5.313    
    SLICE_X16Y29         FDCE (Recov_fdce_C_CLR)     -0.314     4.999    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.691%)  route 0.519ns (71.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.400     1.122    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X19Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.286    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X19Y69         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820     0.820    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X19Y69         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X19Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.475    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.691%)  route 0.519ns (71.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.400     1.122    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X19Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.286    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X19Y69         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820     0.820    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X19Y69         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X19Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.475    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.691%)  route 0.519ns (71.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.400     1.122    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X19Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.286    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X19Y69         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820     0.820    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X19Y69         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X19Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.475    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.691%)  route 0.519ns (71.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.400     1.122    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X19Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.286    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X19Y69         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.820     0.820    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X19Y69         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/C
                         clock pessimism             -0.253     0.567    
    SLICE_X19Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.475    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.844%)  route 0.751ns (78.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     1.354    ebaz4205_i/FILTER/reset_lengthener_0/inst/resetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.046     1.400 f  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.519    ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X23Y85         FDCE                                         f  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER/reset_lengthener_0/inst/clk
    SLICE_X23Y85         FDCE                                         r  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.663    ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.844%)  route 0.751ns (78.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     1.354    ebaz4205_i/FILTER/reset_lengthener_0/inst/resetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.046     1.400 f  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.519    ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X23Y85         FDCE                                         f  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER/reset_lengthener_0/inst/clk
    SLICE_X23Y85         FDCE                                         r  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.663    ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.844%)  route 0.751ns (78.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     1.354    ebaz4205_i/FILTER/reset_lengthener_0/inst/resetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.046     1.400 f  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.519    ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X23Y85         FDCE                                         f  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER/reset_lengthener_0/inst/clk
    SLICE_X23Y85         FDCE                                         r  ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.663    ebaz4205_i/FILTER/reset_lengthener_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.844%)  route 0.751ns (78.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     0.551    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.523 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     0.558    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     1.354    ebaz4205_i/FILTER/reset_lengthener_0/inst/resetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.046     1.400 f  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.119     1.519    ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X23Y85         FDCE                                         f  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     0.817    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.573 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     0.822    ebaz4205_i/FILTER/reset_lengthener_0/inst/clk
    SLICE_X23Y85         FDCE                                         r  ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.663    ebaz4205_i/FILTER/reset_lengthener_0/inst/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             4.713ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.592%)  route 0.858ns (80.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 4.728 - 3.906 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 8.370 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     8.363    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     7.290 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     7.787    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     8.370    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     8.534 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     9.166    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.045     9.211 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.226     9.437    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X25Y85         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     4.723    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     3.333 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     4.728    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.002     4.726    
                         clock uncertainty            0.083     4.809    
    SLICE_X25Y85         FDCE (Remov_fdce_C_CLR)     -0.085     4.724    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.724    
                         arrival time                           9.437    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.592%)  route 0.858ns (80.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 4.728 - 3.906 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 8.370 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.551     8.363    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     7.290 r  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     7.787    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.558     8.370    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X16Y62         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.164     8.534 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.632     9.166    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.045     9.211 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.226     9.437    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X25Y85         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.817     4.723    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     3.333 f  ebaz4205_i/PS/clk_wiz_128M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8757, routed)        0.822     4.728    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X25Y85         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.002     4.726    
                         clock uncertainty            0.083     4.809    
    SLICE_X25Y85         FDCE (Remov_fdce_C_CLR)     -0.085     4.724    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.724    
                         arrival time                           9.437    
  -------------------------------------------------------------------
                         slack                                  4.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ebaz4205_clk_wiz_0_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.376ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.956    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.376    

Slack (MET) :             16.376ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.956    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.376    

Slack (MET) :             16.376ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.405    21.956    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.376    

Slack (MET) :             16.422ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y1           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y1           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    22.002    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.422    

Slack (MET) :             16.422ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y1           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y1           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    22.002    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.422    

Slack (MET) :             16.422ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y1           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y1           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    22.002    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.422    

Slack (MET) :             16.422ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y1           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y1           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    22.002    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.422    

Slack (MET) :             16.422ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.715ns (18.565%)  route 3.136ns (81.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 22.392 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.595     5.580    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y1           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.555    22.392    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y1           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.115    22.506    
                         clock uncertainty           -0.145    22.361    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    22.002    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 16.422    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.715ns (19.636%)  route 2.926ns (80.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 22.391 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.385     5.370    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y6           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.554    22.391    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y6           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.115    22.505    
                         clock uncertainty           -0.145    22.360    
    SLICE_X4Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    21.999    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@20.833ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.715ns (19.636%)  route 2.926ns (80.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 22.391 - 20.833 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.691     1.691    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.543    -1.852 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.726     1.729    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     2.148 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.541     3.689    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.296     3.985 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.385     5.370    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y6           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.499    22.332    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.181    19.151 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.745    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.836 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        1.554    22.391    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y6           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.115    22.505    
                         clock uncertainty           -0.145    22.360    
    SLICE_X4Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    21.999    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                 16.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y2           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y2           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.537    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y2           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y2           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y2           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y2           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y2           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y2           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y2           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y2           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.966%)  route 0.458ns (65.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.215     1.290    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y2           FDPE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y2           FDPE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.246ns (32.059%)  route 0.521ns (67.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.354    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.604    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.512    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.246ns (32.059%)  route 0.521ns (67.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.354    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.252     0.604    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.512    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.246ns (32.059%)  route 0.521ns (67.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.354    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.854     0.856    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.252     0.604    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.512    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.246ns (26.885%)  route 0.669ns (73.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.549     0.549    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.070    -0.521 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.585     0.587    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDRE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.148     0.735 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     0.977    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.098     1.075 f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.427     1.502    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y1           FDCE                                         f  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.816     0.816    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.387    -0.571 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clk_out1_ebaz4205_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst/clkout1_buf/O
                         net (fo=3001, routed)        0.856     0.858    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y1           FDCE                                         r  ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     0.625    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.533    ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_2

Setup :           42  Failing Endpoints,  Worst Slack       -3.497ns,  Total Violation     -143.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[6]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[7]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.097%)  route 0.866ns (59.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 191.593 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.666   194.414    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y58         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.489   191.593    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y58         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]/C
                         clock pessimism              0.000   191.593    
                         clock uncertainty           -0.271   191.322    
    SLICE_X18Y58         FDCE (Recov_fdce_C_CLR)     -0.405   190.917    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[9]
  -------------------------------------------------------------------
                         required time                        190.917    
                         arrival time                        -194.414    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.441ns  (logic 0.580ns (40.259%)  route 0.861ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.660   194.409    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y61         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X18Y61         FDCE (Recov_fdce_C_CLR)     -0.405   190.915    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]
  -------------------------------------------------------------------
                         required time                        190.915    
                         arrival time                        -194.409    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.441ns  (logic 0.580ns (40.259%)  route 0.861ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.660   194.409    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y61         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X18Y61         FDCE (Recov_fdce_C_CLR)     -0.405   190.915    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]
  -------------------------------------------------------------------
                         required time                        190.915    
                         arrival time                        -194.409    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.441ns  (logic 0.580ns (40.259%)  route 0.861ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.660   194.409    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y61         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X18Y61         FDCE (Recov_fdce_C_CLR)     -0.405   190.915    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]
  -------------------------------------------------------------------
                         required time                        190.915    
                         arrival time                        -194.409    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.104ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@190.104ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.441ns  (logic 0.580ns (40.259%)  route 0.861ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 191.591 - 190.104 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 192.968 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   191.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   191.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        1.660   192.968    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456   193.424 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.201   193.625    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.124   193.749 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.660   194.409    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y61         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                    190.104   190.104 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   190.104 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        1.487   191.592    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   188.414 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   190.013    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   190.104 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          1.487   191.591    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]/C
                         clock pessimism              0.000   191.591    
                         clock uncertainty           -0.271   191.320    
    SLICE_X18Y61         FDCE (Recov_fdce_C_CLR)     -0.405   190.915    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]
  -------------------------------------------------------------------
                         required time                        190.915    
                         arrival time                        -194.409    
  -------------------------------------------------------------------
                         slack                                 -3.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.570%)  route 0.251ns (57.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.090     1.130    ebaz4205_i/I2S/DivideBy250_1_536M/inst/resetn
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2/O
                         net (fo=9, routed)           0.161     1.337    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2_n_0
    SLICE_X14Y61         FDCE                                         f  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X14Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X14Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.570%)  route 0.251ns (57.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.090     1.130    ebaz4205_i/I2S/DivideBy250_1_536M/inst/resetn
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2/O
                         net (fo=9, routed)           0.161     1.337    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2_n_0
    SLICE_X14Y61         FDCE                                         f  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk
    SLICE_X14Y61         FDCE                                         r  ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X14Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.689%)  route 0.295ns (61.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.203     1.380    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X20Y61         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827     0.827    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X20Y61         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.271     1.098    
    SLICE_X20Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[14]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[21]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[23]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[24]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[25]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_2  {rise@0.000ns fall@1.302ns period=2.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4595, routed)        0.559     0.900    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X17Y61         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.092     1.132    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/reset_n
    SLICE_X16Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2/O
                         net (fo=33, routed)          0.211     1.388    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in
    SLICE_X18Y60         FDCE                                         f  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1196, routed)        0.812     0.812    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/I2S/clk_wiz_384M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/I2S/clk_wiz_384M/inst/clkout1_buf/O
                         net (fo=60, routed)          0.828     0.828    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/clk
    SLICE_X18Y60         FDCE                                         r  ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[30]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.271     1.099    
    SLICE_X18Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.007    ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.381    





