

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Sat Sep 28 22:24:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    15078|    15078|  0.121 ms|  0.121 ms|  15001|  15001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15076|    15076|        77|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|    12192|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      127|     -|
|Register             |        -|      -|     3266|      224|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|     3266|    12543|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_7ns_8ns_14_4_1_U1  |mac_muladd_8ns_7ns_8ns_14_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln27_1_fu_201_p2                |         +|   0|  0|    21|          14|           1|
    |add_ln27_fu_213_p2                  |         +|   0|  0|    14|           7|           1|
    |add_ln29_fu_245_p2                  |         +|   0|  0|    15|           8|           1|
    |add_ln30_1_fu_299_p2                |         +|   0|  0|    71|          64|          64|
    |and_ln30_fu_414_p2                  |       and|   0|  0|  2399|        2400|        2400|
    |ap_block_state5_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state76_pp0_stage0_iter75  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op124_readreq_state5   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op199_read_state76     |       and|   0|  0|     2|           1|           1|
    |first_iter_0_fu_328_p2              |      icmp|   0|  0|    15|           8|           1|
    |icmp_ln27_fu_195_p2                 |      icmp|   0|  0|    21|          14|          12|
    |icmp_ln29_1_fu_251_p2               |      icmp|   0|  0|    15|           8|           8|
    |icmp_ln29_fu_219_p2                 |      icmp|   0|  0|    15|           8|           8|
    |lshr_ln30_fu_374_p2                 |      lshr|   0|  0|   423|         128|         128|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|     2|           1|           1|
    |or_ln30_fu_430_p2                   |        or|   0|  0|  2399|        2400|        2400|
    |select_ln27_1_fu_344_p3             |    select|   0|  0|    16|           1|           1|
    |select_ln27_2_fu_233_p3             |    select|   0|  0|     7|           1|           7|
    |select_ln27_fu_225_p3               |    select|   0|  0|     8|           1|           1|
    |shl_ln30_1_fu_424_p2                |       shl|   0|  0|  2171|        2400|        2400|
    |shl_ln30_fu_402_p2                  |       shl|   0|  0|  2171|          16|        2400|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    |xor_ln30_fu_408_p2                  |       xor|   0|  0|  2399|        2400|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0| 12192|        9884|        9842|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+------+-----------+
    |                 Name                 | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------+----+-----------+------+-----------+
    |ap_done_int                           |   9|          2|     1|          2|
    |ap_loop_exit_ready_pp0_iter76_reg     |   9|          2|     1|          2|
    |ap_phi_mux_MatA_load1_phi_fu_156_p4   |  14|          3|  2400|       7200|
    |ap_phi_mux_empty_30_phi_fu_166_p4     |  14|          3|    32|         96|
    |ap_sig_allocacmp_i_load               |   9|          2|     7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|     8|         16|
    |i_fu_106                              |   9|          2|     7|         14|
    |indvar_flatten_fu_110                 |   9|          2|    14|         28|
    |j_fu_102                              |   9|          2|     8|         16|
    |mem_blk_n_AR                          |   9|          2|     1|          2|
    |mem_blk_n_R                           |   9|          2|     1|          2|
    |shiftreg355_fu_98                     |   9|          2|    16|         32|
    +--------------------------------------+----+-----------+------+-----------+
    |Total                                 | 127|         28|  2510|       7452|
    +--------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------+------+----+------+-----------+
    |                Name               |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------+------+----+------+-----------+
    |MatA_addr_reg_555                  |     7|   0|     7|          0|
    |ap_CS_fsm                          |     1|   0|     1|          0|
    |ap_done_reg                        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter27           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter28           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter29           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter30           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter31           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter32           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter33           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter34           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter35           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter36           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter37           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter38           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter39           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter40           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter41           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter42           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter43           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter44           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter45           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter46           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter47           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter48           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter49           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter50           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter51           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter52           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter53           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter54           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter55           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter56           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter57           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter58           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter59           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter60           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter61           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter62           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter63           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter64           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter65           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter66           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter67           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter68           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter69           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter70           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter71           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter72           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter73           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter74           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter75           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter76           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9            |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |     1|   0|     1|          0|
    |empty_fu_114                       |  2400|   0|  2400|          0|
    |first_iter_0_reg_551               |     1|   0|     1|          0|
    |i_fu_106                           |     7|   0|     7|          0|
    |icmp_ln27_reg_496                  |     1|   0|     1|          0|
    |icmp_ln29_1_reg_522                |     1|   0|     1|          0|
    |icmp_ln29_reg_500                  |     1|   0|     1|          0|
    |indvar_flatten_fu_110              |    14|   0|    14|          0|
    |j_fu_102                           |     8|   0|     8|          0|
    |mem_addr_read_reg_561              |   128|   0|   128|          0|
    |select_ln27_2_reg_512              |     7|   0|     7|          0|
    |select_ln27_reg_505                |     8|   0|     8|          0|
    |shiftreg355_fu_98                  |    16|   0|    16|          0|
    |trunc_ln30_1_reg_540               |     4|   0|     4|          0|
    |trunc_ln30_3_reg_535               |    60|   0|    60|          0|
    |trunc_ln30_reg_531                 |     1|   0|     1|          0|
    |icmp_ln27_reg_496                  |    64|  32|     1|          0|
    |icmp_ln29_1_reg_522                |    64|  32|     1|          0|
    |icmp_ln29_reg_500                  |    64|  32|     1|          0|
    |select_ln27_2_reg_512              |    64|  32|     7|          0|
    |select_ln27_reg_505                |    64|  32|     8|          0|
    |trunc_ln30_1_reg_540               |    64|  32|     4|          0|
    |trunc_ln30_reg_531                 |    64|  32|     1|          0|
    +-----------------------------------+------+----+------+-----------+
    |Total                              |  3266| 224|  2841|          0|
    +-----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+------+------------+--------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits |  Protocol  |                Source Object               |    C Type    |
+--------------------+-----+------+------------+--------------------------------------------+--------------+
|ap_clk              |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_rst              |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_start            |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_done             |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_idle             |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_ready            |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|m_axi_mem_AWVALID   |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREADY   |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWADDR    |  out|    64|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWID      |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLEN     |  out|    32|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWSIZE    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWBURST   |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLOCK    |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWCACHE   |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWPROT    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWQOS     |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREGION  |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWUSER    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WVALID    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WREADY    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WDATA     |  out|   128|       m_axi|                                         mem|       pointer|
|m_axi_mem_WSTRB     |  out|    16|       m_axi|                                         mem|       pointer|
|m_axi_mem_WLAST     |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WID       |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WUSER     |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARVALID   |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREADY   |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARADDR    |  out|    64|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARID      |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLEN     |  out|    32|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARSIZE    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARBURST   |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLOCK    |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARCACHE   |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARPROT    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARQOS     |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREGION  |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARUSER    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RVALID    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RREADY    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RDATA     |   in|   128|       m_axi|                                         mem|       pointer|
|m_axi_mem_RLAST     |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RID       |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|     9|       m_axi|                                         mem|       pointer|
|m_axi_mem_RUSER     |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RRESP     |   in|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BVALID    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BREADY    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BRESP     |   in|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BID       |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BUSER     |   in|     1|       m_axi|                                         mem|       pointer|
|MatA_address0       |  out|     7|   ap_memory|                                        MatA|         array|
|MatA_ce0            |  out|     1|   ap_memory|                                        MatA|         array|
|MatA_we0            |  out|     1|   ap_memory|                                        MatA|         array|
|MatA_d0             |  out|  2400|   ap_memory|                                        MatA|         array|
|MatA_address1       |  out|     7|   ap_memory|                                        MatA|         array|
|MatA_ce1            |  out|     1|   ap_memory|                                        MatA|         array|
|MatA_q1             |   in|  2400|   ap_memory|                                        MatA|         array|
|MatA_DRAM           |   in|    64|     ap_none|                                   MatA_DRAM|        scalar|
+--------------------+-----+------+------------+--------------------------------------------+--------------+

