

================================================================
== Vivado HLS Report for 'acc_64k_mau64k'
================================================================
* Date:           Mon Jul 30 22:09:28 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test_64KMAUs_64K
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.032|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 6  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp_1)
	4  / (!tmp_1 & tmp_3)
	5  / (!tmp_1 & !tmp_3 & !tmp_5)
4 --> 
	5  / true
5 --> 
	2  / (tmp_1) | (tmp_3) | (!tmp_5)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_size), !map !39"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_addr), !map !43"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_free_target), !map !47"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_1_cmd), !map !51"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @acc_64k_mau64k_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [test_64KMAUs_64K/solution1/top.cc:65]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %._crit_edge" [test_64KMAUs_64K/solution1/top.cc:69]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]"   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = sext i32 %i to i64" [test_64KMAUs_64K/solution1/top.cc:82]   --->   Operation 17 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%req_cmd_addr = getelementptr [1024 x i2]* @req_cmd, i64 0, i64 %tmp" [test_64KMAUs_64K/solution1/top.cc:71]   --->   Operation 18 'getelementptr' 'req_cmd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [test_64KMAUs_64K/solution1/top.cc:71]   --->   Operation 19 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%req_list_addr = getelementptr [1024 x i16]* @req_list, i64 0, i64 %tmp" [test_64KMAUs_64K/solution1/top.cc:72]   --->   Operation 20 'getelementptr' 'req_list_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%size = load i16* %req_list_addr, align 2" [test_64KMAUs_64K/solution1/top.cc:72]   --->   Operation 21 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 5.03>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %i to i33" [test_64KMAUs_64K/solution1/top.cc:71]   --->   Operation 22 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [test_64KMAUs_64K/solution1/top.cc:71]   --->   Operation 23 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%size = load i16* %req_list_addr, align 2" [test_64KMAUs_64K/solution1/top.cc:72]   --->   Operation 24 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 25 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %cmd, -2" [test_64KMAUs_64K/solution1/top.cc:73]   --->   Operation 25 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i, 1" [test_64KMAUs_64K/solution1/top.cc:69]   --->   Operation 26 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %2" [test_64KMAUs_64K/solution1/top.cc:73]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.95ns)   --->   "%tmp_3 = icmp eq i2 %cmd, -1" [test_64KMAUs_64K/solution1/top.cc:77]   --->   Operation 28 'icmp' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %3, label %4" [test_64KMAUs_64K/solution1/top.cc:77]   --->   Operation 29 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%tmp_4 = add i33 %tmp_cast, -1000" [test_64KMAUs_64K/solution1/top.cc:82]   --->   Operation 30 'add' 'tmp_4' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.48ns)   --->   "%tmp_5 = icmp ult i33 %tmp_4, 24" [test_64KMAUs_64K/solution1/top.cc:82]   --->   Operation 31 'icmp' 'tmp_5' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %5, label %._crit_edge.backedge" [test_64KMAUs_64K/solution1/top.cc:82]   --->   Operation 32 'br' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i32* %r" [test_64KMAUs_64K/solution1/top.cc:84]   --->   Operation 33 'load' 'r_load' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret i32 %r_load" [test_64KMAUs_64K/solution1/top.cc:84]   --->   Operation 34 'ret' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%req_size_addr = getelementptr [1024 x i14]* @req_size, i64 0, i64 %tmp" [test_64KMAUs_64K/solution1/top.cc:80]   --->   Operation 35 'getelementptr' 'req_size_addr' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%req_size_load = load i14* %req_size_addr, align 2" [test_64KMAUs_64K/solution1/top.cc:80]   --->   Operation 36 'load' 'req_size_load' <Predicate = (!tmp_1 & tmp_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "store i32 1, i32* %r"   --->   Operation 37 'store' <Predicate = (!tmp_1 & tmp_3)> <Delay = 1.76>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i16 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [test_64KMAUs_64K/solution1/top.cc:75]   --->   Operation 38 'call' 'r_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%req_size_load = load i14* %req_size_addr, align 2" [test_64KMAUs_64K/solution1/top.cc:80]   --->   Operation 39 'load' 'req_size_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i16 %size, i14 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [test_64KMAUs_64K/solution1/top.cc:80]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i16 %size, i14 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [test_64KMAUs_64K/solution1/top.cc:80]   --->   Operation 41 'call' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [test_64KMAUs_64K/solution1/top.cc:81]   --->   Operation 42 'br' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 43 'br' <Predicate = (tmp_1) | (tmp_3) | (!tmp_5)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i16 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [test_64KMAUs_64K/solution1/top.cc:75]   --->   Operation 44 'call' 'r_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (1.76ns)   --->   "store i32 %r_1, i32* %r" [test_64KMAUs_64K/solution1/top.cc:75]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [test_64KMAUs_64K/solution1/top.cc:76]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', test_64KMAUs_64K/solution1/top.cc:69) [18]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', test_64KMAUs_64K/solution1/top.cc:69) [18]  (0 ns)
	'getelementptr' operation ('req_list_addr', test_64KMAUs_64K/solution1/top.cc:72) [23]  (0 ns)
	'load' operation ('size', test_64KMAUs_64K/solution1/top.cc:72) on array 'req_list' [24]  (3.25 ns)

 <State 3>: 5.03ns
The critical path consists of the following:
	'add' operation ('tmp_4', test_64KMAUs_64K/solution1/top.cc:82) [32]  (2.55 ns)
	'icmp' operation ('tmp_5', test_64KMAUs_64K/solution1/top.cc:82) [33]  (2.48 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('req_size_load', test_64KMAUs_64K/solution1/top.cc:80) on array 'req_size' [40]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.77ns
The critical path consists of the following:
	'call' operation ('r', test_64KMAUs_64K/solution1/top.cc:75) to 'HLS_malloc<1>' [45]  (0 ns)
	'store' operation (test_64KMAUs_64K/solution1/top.cc:75) of variable 'r', test_64KMAUs_64K/solution1/top.cc:75 on local variable 'r' [46]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
