INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_6/project_6.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_6/project_6.srcs/sim_1/new/muxtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
