

================================================================
== Vitis HLS Report for 'mmWaveStreamer'
================================================================
* Date:           Tue Feb 22 21:43:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmwave_streamer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.650 us|  1.650 us|  166|  166|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- points_in_loop            |       32|       32|         2|          1|          1|    32|       yes|
        |- stream_points_inner_loop  |      129|      129|         6|          4|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    148|    -|
|Register         |        -|    -|     135|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     135|    226|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |points_buffer_V_U  |points_buffer_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                 |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_134_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln18_fu_151_p2         |         +|   0|  0|  13|           6|           1|
    |ap_block_pp1_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_259           |       and|   0|  0|   2|           1|           1|
    |ap_condition_265           |       and|   0|  0|   2|           1|           1|
    |ap_condition_270           |       and|   0|  0|   2|           1|           1|
    |ap_condition_276           |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_140_p2        |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln18_fu_157_p2        |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp1_stage1_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  78|          41|          34|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_127_p4     |   9|          2|    6|         12|
    |i_1_reg_123                      |   9|          2|    6|         12|
    |i_reg_112                        |   9|          2|    6|         12|
    |points_buffer_V_address0         |  14|          3|    5|         15|
    |stream_out_V_TDATA_blk_n         |   9|          2|    1|          2|
    |stream_out_V_TDATA_int_regslice  |  26|          5|   32|        160|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 148|         30|   59|        227|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_222                 |   6|   0|    6|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |i_1_reg_123                      |   6|   0|    6|          0|
    |i_cast_reg_212                   |   6|   0|   64|         58|
    |i_reg_112                        |   6|   0|    6|          0|
    |icmp_ln11_reg_208                |   1|   0|    1|          0|
    |icmp_ln18_reg_227                |   1|   0|    1|          0|
    |icmp_ln18_reg_227_pp1_iter1_reg  |   1|   0|    1|          0|
    |p_Result_1_reg_241               |  32|   0|   32|          0|
    |p_Result_2_reg_246               |  32|   0|   32|          0|
    |p_Result_3_reg_251               |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 135|   0|  193|         58|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mmWaveStreamer|  return value|
|points_in_address0   |  out|    5|   ap_memory|       points_in|         array|
|points_in_ce0        |  out|    1|   ap_memory|       points_in|         array|
|points_in_q0         |   in|  128|   ap_memory|       points_in|         array|
|stream_out_V_TDATA   |  out|   32|        axis|    stream_out_V|       pointer|
|stream_out_V_TVALID  |  out|    1|        axis|    stream_out_V|       pointer|
|stream_out_V_TREADY  |   in|    1|        axis|    stream_out_V|       pointer|
+---------------------+-----+-----+------------+----------------+--------------+

