/* drain7 -- Mon Apr 13 08:46:22 2015
   Initial dc_shell Variable Values */


access_internal_pins = "false"
acs_area_report_suffix = "area"
acs_autopart_max_area = "0.0"
acs_autopart_max_percent = "0.0"
acs_budgeted_cstr_suffix = "con"
acs_compile_script_suffix = "autoscr"
acs_constraint_file_suffix = "con"
acs_cstr_report_suffix = "cstr"
acs_db_suffix = "db"
acs_dc_exec = ""
acs_default_pass_name = "pass"
acs_exclude_extensions = ""
acs_exclude_list = {"/soft/Synopsys/syn_Y-2006.06"}
acs_global_user_compile_strategy_script = "default"
acs_hdl_source = ""
acs_hdl_verilog_define_list = ""
acs_lic_wait = 0
acs_log_file_suffix = "log"
acs_make_args = "set acs_make_args"
acs_make_exec = "gmake"
acs_makefile_name = "Makefile"
acs_num_parallel_jobs = 1
acs_override_report_suffix = "report"
acs_override_script_suffix = "scr"
acs_qor_report_suffix = "qor"
acs_timing_report_suffix = "tim"
acs_use_autopartition = "false"
acs_use_default_delays = "false"
acs_user_budgeting_script = "budget.scr"
acs_user_compile_strategy_script_suffix = "compile"
acs_verilog_extensions = ".v"
acs_vhdl_extensions = ".vhd"
acs_work_dir = "/home/igosul/system-on-chip/ex3/UMC_1.2v/syn_sim"
alib_library_analysis_path = "./"
allow_input_delay_min_greater_than_max = "false"
atpg_bidirect_output_only = "false"
atpg_test_asynchronous_pins = "true"
auto_link_disable = "false"
auto_link_options = "-all"
auto_oldpath = ""
auto_ungroup_preserve_constraints = "false"
auto_wire_load_selection = "true"
bc_add_io_trace = "false"
bc_allow_shared_memories = "false"
bc_chain_read_into_mem = "true"
bc_chain_read_into_oper = "true"
bc_constrain_signal_memories = "false"
bc_detect_array_accesses = "true"
bc_detect_memory_accesses = "true"
bc_enable_chaining = "true"
bc_enable_multi_cycle = "true"
bc_enable_speculative_execution = "false"
bc_estimate_mux_input = 4
bc_estimate_timing_effort = "high"
bc_fsm_coding_style = "one_hot"
bc_group_eql_logic = "true"
bc_group_index_logic = "true"
bc_report_filter = ""
bc_time_all_sequential_op_bindings = "false"
bc_use_registerfiles = "false"
bin_path = "/soft/Synopsys/syn_Y-2006.06/linux/syn/bin"
bsd_max_in_switching_limit = 60000
bsd_max_out_switching_limit = 60000
bsd_physical_effort = "medium"
budget_generate_critical_range = "false"
budget_map_clock_gating_cells = "false"
bus_dimension_separator_style = "]["
bus_extraction_style = "%s[%d:%d]"
bus_inference_descending_sort = "true"
bus_inference_style = ""
bus_minus_style = "-%d"
bus_multiple_separator_style = ","
bus_naming_style = "%s[%d]"
bus_range_separator_style = ":"
cache_dir_chmod_octal = "777"
cache_file_chmod_octal = "666"
cache_read = {"~"}
cache_read_info = "false"
cache_write = "~"
cache_write_info = "false"
case_analysis_log_file = ""
case_analysis_with_logic_constants = "false"
ccl_enable_always = "false"
change_names_dont_change_bus_members = "false"
change_names_update_inst_tree = "true"
change_names_use_alternative = "true"
check_design_allow_non_tri_drivers_on_tri_bus = "true"
check_design_allow_unknown_wired_logic_type = "true"
check_error_list = {"CMD-004", "CMD-006", "CMD-007", "CMD-008", "CMD-009", "CMD-010", "CMD-011", "CMD-012", "CMD-014", "CMD-015", "CMD-016", "CMD-019", "CMD-026", "CMD-031", "CMD-037", "DB-1", "DCSH-11", "DES-001", "ACS-193", "FILE-1", "FILE-2", "FILE-3", "FILE-4", "LINK-7", "LINT-7", "LINT-20", "LNK-023", "OPT-100", "OPT-101", "OPT-102", "OPT-114", "OPT-124", "OPT-127", "OPT-128", "OPT-155", "OPT-157", "OPT-181", "OPT-462", "UI-11", "UI-14", "UI-15", "UI-16", "UI-17", "UI-19", "UI-20", "UI-21", "UI-22", "UI-23", "UI-40", "UI-41", "UID-4", "UID-6", "UID-7", "UID-8", "UID-9", "UID-13", "UID-14", "UID-15", "UID-19", "UID-20", "UID-25", "UID-27", "UID-28", "UID-29", "UID-30", "UID-32", "UID-58", "UID-87", "UID-103", "UID-109", "UID-270", "UID-272", "UID-403", "UID-440", "UID-444", "UIO-2", "UIO-3", "UIO-4", "UIO-25", "UIO-65", "UIO-66", "UIO-75", "UIO-94", "UIO-95", "EQN-6", "EQN-11", "EQN-15", "EQN-16", "EQN-18", "EQN-20"}
combo_itf_library = ""
command_log_file = "./command.log"
company = ""
compatibility_version = "Y-2006.06"
compile_allow_dw_hierarchical_inverter_opt = "false"
compile_assume_fully_decoded_three_state_busses = "false"
compile_auto_ungroup_area_num_cells = 30
compile_auto_ungroup_count_leaf_cells = "false"
compile_auto_ungroup_delay_num_cells = 500
compile_auto_ungroup_override_wlm = "false"
compile_automatic_clock_phase_inference = "strict"
compile_checkpoint_phases = "false"
compile_cpu_limit = 0.000000
compile_create_mux_op_hierarchy = "false"
compile_create_wire_load_table = "false"
compile_dcl_performance_mode = "true"
compile_delete_unloaded_sequential_cells = "true"
compile_disable_hierarchical_inverter_opt = "false"
compile_dont_touch_annotated_cell_during_inplace_opt = "false"
compile_dont_use_dedicated_scanout = 1
compile_enable_dyn_max_cap = "false"
compile_fix_cell_degradation = "false"
compile_hold_reduce_cell_count = "false"
compile_implementation_selection = "true"
compile_instance_name_prefix = "U"
compile_instance_name_suffix = ""
compile_log_format = "  %elap_time %area %wns %tns %drc %endpoint"
compile_negative_logic_methodology = "false"
compile_new_scan_flow = "false"
compile_no_new_cells_at_top_level = "false"
compile_preserve_subdesign_interfaces = "false"
compile_report_dp = "false"
compile_retime_license_behavior = "wait"
compile_seqmap_enable_output_inversion = "false"
compile_seqmap_no_scan_cell = "false"
compile_seqmap_propagate_constants = "true"
compile_seqmap_propagate_high_effort = "true"
compile_sequential_area_recovery_old = "false"
compile_slack_driven_buffering = "false"
compile_top_acs_partition = "false"
compile_top_all_paths = "false"
compile_ultra_ungroup_dw = "TRUE"
compile_update_annotated_delays_during_inplace_opt = "true"
compile_use_fast_delay_mode = "true"
compile_use_low_timing_effort = "false"
context_check_status = "false"
create_clock_no_input_delay = "false"
ctldb_use_old_prot_flow = "false"
current_design = "<<undefined>>"
current_instance = "<<undefined>>"
da_ref_manual = "synth/daptr/toc.pdf"
db_load_ccs_data = "false"
dc_shell_mode = "default"
dc_shell_status = 1
ddc_allow_unknown_packed_commands = "true"
ddc_verbose = "false"
default_input_delay = 30.000000
default_name_rules = ""
default_output_delay = 30.000000
default_port_connection_class = "universal"
default_schematic_options = "-size infinite"
design_library_file = ".synopsys_vss.setup"
designer = ""
disable_auto_time_borrow = "false"
disable_case_analysis = "false"
disable_delta_slew_for_tran_cstr = "false"
disable_library_transition_degradation = "false"
disable_mdb_stop_points = "false"
do_operand_isolation = "false"
dont_bind_unused_pins_to_logic_constant = "false"
dont_touch_nets_with_size_only_cells = "false"
dpcm_arc_sense_mapping = "TRUE"
dpcm_debuglevel = "0"
dpcm_functionscope = "global"
dpcm_level = "performance"
dpcm_libraries = {}
dpcm_rulepath = {}
dpcm_rulespath = {}
dpcm_slewlimit = "TRUE"
dpcm_tablepath = {}
dpcm_temperaturescope = "global"
dpcm_version = "IEEE-P1481"
dpcm_voltagescope = "global"
dpcm_wireloadscope = "global"
duplicate_ports = "false"
echo_include_commands = "true"
eco_align_design_verbose = "false"
eco_allow_register_type_difference = "false"
eco_connect_resource_cell_inputs = "true"
eco_correspondence_analysis_verbose = "false"
eco_directives_verbose = "false"
eco_implement_effort_level = "low"
eco_instance_name_prefix = "eco_"
eco_recycle_verbose = "true"
eco_remap_register_verbose = "false"
eco_reuse_verbose = "false"
edifin_autoconnect_offpageconnectors = "false"
edifin_autoconnect_ports = "false"
edifin_dc_script_flag = ""
edifin_delete_empty_cells = "true"
edifin_delete_ripper_cells = "true"
edifin_ground_net_name = ""
edifin_ground_net_property_name = ""
edifin_ground_net_property_value = ""
edifin_ground_port_name = ""
edifin_instance_property_name = ""
edifin_lib_in_osc_symbol = ""
edifin_lib_in_port_symbol = ""
edifin_lib_inout_osc_symbol = ""
edifin_lib_inout_port_symbol = ""
edifin_lib_logic_0_symbol = ""
edifin_lib_logic_1_symbol = ""
edifin_lib_mentor_netcon_symbol = ""
edifin_lib_out_osc_symbol = ""
edifin_lib_out_port_symbol = ""
edifin_lib_ripper_bits_property = ""
edifin_lib_ripper_bus_end = ""
edifin_lib_ripper_cell_name = ""
edifin_lib_ripper_view_name = ""
edifin_lib_route_grid = 1024
edifin_lib_templates = {}
edifin_portinstance_disabled_property_name = ""
edifin_portinstance_disabled_property_value = ""
edifin_portinstance_property_name = ""
edifin_power_net_name = ""
edifin_power_net_property_name = ""
edifin_power_net_property_value = ""
edifin_power_port_name = ""
edifin_use_identifier_in_rename = "false"
edifin_view_identifier_property_name = ""
edifout_dc_script_flag = ""
edifout_design_name = "Synopsys_edif"
edifout_designs_library_name = "DESIGNS"
edifout_display_instance_names = "false"
edifout_display_net_names = "false"
edifout_external = "true"
edifout_external_graphic_view_name = "Graphic_representation"
edifout_external_netlist_view_name = "Netlist_representation"
edifout_external_schematic_view_name = "Schematic_representation"
edifout_ground_name = "logic_0"
edifout_ground_net_name = ""
edifout_ground_net_property_name = ""
edifout_ground_net_property_value = ""
edifout_ground_pin_name = "logic_0_pin"
edifout_ground_port_name = "GND"
edifout_instance_property_name = ""
edifout_instantiate_ports = "false"
edifout_library_graphic_view_name = "Graphic_representation"
edifout_library_netlist_view_name = "Netlist_representation"
edifout_library_schematic_view_name = "Schematic_representation"
edifout_merge_libraries = "false"
edifout_multidimension_arrays = "false"
edifout_name_oscs_different_from_ports = "false"
edifout_name_rippers_same_as_wires = "false"
edifout_netlist_only = "false"
edifout_no_array = "false"
edifout_numerical_array_members = "false"
edifout_pin_direction_in_value = ""
edifout_pin_direction_inout_value = ""
edifout_pin_direction_out_value = ""
edifout_pin_direction_property_name = ""
edifout_pin_name_property_name = ""
edifout_portinstance_disabled_property_name = ""
edifout_portinstance_disabled_property_value = ""
edifout_portinstance_property_name = ""
edifout_power_and_ground_representation = "cell"
edifout_power_name = "logic_1"
edifout_power_net_name = ""
edifout_power_net_property_name = ""
edifout_power_net_property_value = ""
edifout_power_pin_name = "logic_1_pin"
edifout_power_port_name = "VDD"
edifout_skip_port_implementations = "false"
edifout_target_system = ""
edifout_top_level_symbol = "true"
edifout_translate_origin = ""
edifout_unused_property_value = ""
edifout_write_attributes = "false"
edifout_write_constraints = "false"
edifout_write_design_name = "false"
edifout_write_properties_list = {}
enable_2003.03_verilog_reader = "TRUE"
enable_cell_based_verilog_reader = "false"
enable_cell_based_verilog_writer = "false"
enable_instances_in_report_net = "true"
enable_netl_view = "TRUE"
enable_page_mode = "true"
enable_recovery_removal_arcs = "false"
enable_slew_degradation = "true"
enable_verilog_netlist_reader = "true"
enable_vhdl_netlist_reader = "FALSE"
equationout_and_sign = "*"
equationout_or_sign = "+"
equationout_postfix_negation = "true"
estimate_io_latency = "false"
exit_delete_command_log_file = "false"
exit_delete_filename_log_file = "true"
filename_log_file = "filenames.log"
find_allow_only_non_hier_ports = "false"
find_converts_name_lists = "false"
find_ignore_case = "false"
found_arch_apollo = 0
found_x11_vendor_string_apollo = 0
fpga_addsub_map_to_dsp = "false"
fpga_auto_ungroup_num_cells = 0
fpga_block_rom_max_addr_width = 12
fpga_block_rom_min_addr_width = 8
fpga_block_rom_min_total_bits = 256
fpga_boundary_optimization = "false"
fpga_buffer_clk_min_fanout = 0
fpga_compile_cpu_limit = 0.000000
fpga_compile_force_ungroup_num_cells = 0
fpga_duplicate_iob_registers = "false"
fpga_enable_mega_func_timing = "true"
fpga_enable_merge_register = "false"
fpga_fast_seqmap = "false"
fpga_feed_through_opt = "false"
fpga_infer_distributed_rom = "false"
fpga_iob_mapping = "none"
fpga_map_wide_gates = "false"
fpga_patch_luts = "true"
fpga_pre_auto_ungroup = "false"
fpga_prefer_tmg = "fpgadw"
fpga_seq_const_prop = "false"
fpga_seq_inverter_move_back = "false"
fpga_seq_inverter_move_back_with_reg_dup = "false"
fsm_auto_inferring = "false"
fsm_enable_state_minimization = "FALSE"
fsm_export_formality_state_info = "FALSE"
gen_bussing_exact_implicit = "false"
gen_cell_pin_name_separator = "/"
gen_create_netlist_busses = "true"
gen_dont_show_single_bit_busses = "false"
gen_match_ripper_wire_widths = "false"
gen_max_compound_name_length = 256
gen_max_ports_on_symbol_side = 0
gen_open_name_postfix = ""
gen_open_name_prefix = "Open"
gen_show_created_busses = "false"
gen_show_created_symbols = "false"
gen_single_osc_per_name = "false"
generic_symbol_library = "generic.sdb"
gui_auto_start = 0
gui_start_option_no_windows = 0
hdl_keep_licenses = "true"
hdl_naming_threshold = 20
hdl_preferred_license = ""
hdlin_allow_4state_parameters = "FALSE"
hdlin_auto_full_case = "TRUE"
hdlin_auto_netlist_reader = "TRUE"
hdlin_auto_parallel_case_early = "TRUE"
hdlin_auto_save_templates = "FALSE"
hdlin_bdd_depth_limit = 25
hdlin_bdd_memory_limit = 6000000
hdlin_black_box_pin_hdlc_style = "TRUE"
hdlin_build_selectop_for_var_index = "FALSE"
hdlin_check_input_netlist = "FALSE"
hdlin_check_no_latch = "FALSE"
hdlin_check_user_full_case = "TRUE"
hdlin_check_user_parallel_case = "TRUE"
hdlin_compare_const_with_gates = "TRUE"
hdlin_compare_eq_with_gates = "TRUE"
hdlin_constmult_optimization = "FALSE"
hdlin_decoder_max_input_width = 31
hdlin_decoder_min_input_width = 5
hdlin_decoder_min_use_percentage = 90
hdlin_div_for_rem = "TRUE"
hdlin_dont_check_param_width = "FALSE"
hdlin_dont_infer_mux_for_resource_sharing = "true"
hdlin_elab_errors_deep = "FALSE"
hdlin_enable_analysis_info = "false"
hdlin_enable_configurations = "FALSE"
hdlin_enable_presto = "TRUE"
hdlin_enable_presto_for_vhdl = "TRUE"
hdlin_enable_rtldrc_info = "false"
hdlin_enable_vpp = "false"
hdlin_ff_always_async_set_reset = "TRUE"
hdlin_ff_always_sync_set_reset = "FALSE"
hdlin_field_naming_style = ""
hdlin_fsm_effort = 2
hdlin_fsm_encoding_threshold = 20
hdlin_fsm_subset_level = 1
hdlin_generate_naming_style = "%s_%d"
hdlin_generate_separator_style = "_"
hdlin_group_selectors = "TRUE"
hdlin_hide_resource_line_numbers = "FALSE"
hdlin_ignore_textio_constructs = "TRUE"
hdlin_infer_block_local_latches = "TRUE"
hdlin_infer_comparators = "TRUE"
hdlin_infer_complex_enable = "FALSE"
hdlin_infer_complex_set_reset = "FALSE"
hdlin_infer_counter = "none"
hdlin_infer_enumerated_types = "FALSE"
hdlin_infer_function_local_latches = "FALSE"
hdlin_infer_multibit = "default_none"
hdlin_infer_mux = "default"
hdlin_infer_ram = "none"
hdlin_keep_feedback = "FALSE"
hdlin_keep_inv_feedback = "TRUE"
hdlin_keep_signal_name = "all_driving"
hdlin_latch_always_async_set_reset = "FALSE"
hdlin_loop_invariant_code_motion = "TRUE"
hdlin_map_to_entity = "TRUE"
hdlin_map_to_module = "TRUE"
hdlin_map_to_operator = "TRUE"
hdlin_merge_nested_conditional_statements = "false"
hdlin_module_arch_name_splitting = "FALSE"
hdlin_module_name_limit = 256
hdlin_mux_oversize_ratio = 100
hdlin_mux_size_limit = 32
hdlin_mux_size_min = 2
hdlin_no_adder_feedthroughs = "TRUE"
hdlin_no_group_register = "FALSE"
hdlin_no_sequential_mapping = "FALSE"
hdlin_one_hot_one_cold_on = "TRUE"
hdlin_optimize_array_references = "TRUE"
hdlin_optimize_case_default = "TRUE"
hdlin_optimize_enum_types = "FALSE"
hdlin_optimize_shift_expressions = "TRUE"
hdlin_optimize_slice_op = "TRUE"
hdlin_out_of_bounds_error_level = 2
hdlin_pla_mode = "FALSE"
hdlin_preserve_sequential = "none"
hdlin_preserve_sequential_loop_variables = "FALSE"
hdlin_preserve_vpp_files = "false"
hdlin_presto_cell_name_prefix = "C"
hdlin_presto_net_name_prefix = "N"
hdlin_prohibit_nontri_multiple_drivers = "TRUE"
hdlin_ram_min_address_width = 4
hdlin_ram_min_total_bits = 16
hdlin_redundancy_elimination = "TRUE"
hdlin_reg_report_length = 60
hdlin_register_report_depth = 3
hdlin_report_carry_in = "FALSE"
hdlin_report_case_analysis = "FALSE"
hdlin_report_enumerated_types = "FALSE"
hdlin_report_floating_net_to_ground = "FALSE"
hdlin_report_fsm = "FALSE"
hdlin_report_inferred_modules = "true"
hdlin_report_mux_op = "TRUE"
hdlin_report_syn_cell = "FALSE"
hdlin_report_tri_state = "TRUE"
hdlin_selector_simplify_effort = 1
hdlin_seqmap_async_search_depth = 3
hdlin_seqmap_sync_search_depth = 3
hdlin_share_all_operators = "FALSE"
hdlin_shorten_long_module_name = "false"
hdlin_signed_division_use_shift = "FALSE"
hdlin_subprogram_default_values = "FALSE"
hdlin_support_subprogram_var_init = "TRUE"
hdlin_translate_off_on = "TRUE"
hdlin_translate_off_skip_text = "false"
hdlin_unsigned_rem = "TRUE"
hdlin_upcase_names = "FALSE"
hdlin_use_carry_in = "FALSE"
hdlin_use_single_root = "FALSE"
hdlin_use_syn_shifter = "TRUE"
hdlin_verbose_cell_naming = "FALSE"
hdlin_vhdl93_concat = "true"
hdlin_vhdl_87 = "FALSE"
hdlin_vpp_temporary_directory = ""
hdlin_vrlg_std = 2001
hdlin_warn_array_bound = "TRUE"
hdlin_warn_implicit_wires = "TRUE"
hdlin_warn_sens_list = "TRUE"
hdlin_while_loop_iterations = 1000
hdlout_internal_busses = "FALSE"
hier_dont_trace_ungroup = 0
high_fanout_net_pin_capacitance = 1.000000
high_fanout_net_threshold = 1000
hlo_datapath_duplicate_cse = "none"
hlo_disable_datapath_optimization = "FALSE"
hlo_resource_allocation = "constraint_driven"
hlo_resource_implementation = "use_fastest"
ilm_ignore_percentage = 25
ilm_preserve_core_constraints = "false"
inherit_parent_dont_touch = "false"
init_path = "/soft/Synopsys/syn_Y-2006.06/auxx/syn"
initial_target_library = ""
insert_dft_clean_up = "true"
insert_test_design_naming_style = "%s_test_%d"
lbo_cells_in_regions = "false"
ldd_return_val = 0
ldd_script = "/soft/Synopsys/syn_Y-2006.06/auxx/syn/scripts/list_duplicate_designs.dcsh"
lib_thresholds_per_lib = "true"
lib_use_thresholds_per_pin = "true"
libgen_max_differences = -1
link_force_case = "check_reference"
link_library = {"*", "your_library.db"}
lsiin_net_name_prefix = "NET_"
lsiout_inverter_cell = ""
lsiout_upcase = "true"
ltl_obstruction_type = "placement_only"
mentor_bidirect_value = "INOUT"
mentor_do_path = ""
mentor_input_output_property_name = "PINTYPE"
mentor_input_value = "IN"
mentor_logic_one_value = "1SF"
mentor_logic_zero_one_property_name = "INIT"
mentor_logic_zero_value = "0SF"
mentor_output_value = "OUT"
mentor_primitive_property_name = "PRIMITIVE"
mentor_primitive_property_value = "MODULE"
mentor_reference_property_name = "COMP"
mentor_search_path = ""
mentor_write_symbols = "true"
multi_pass_test_generation = "false"
mux_auto_inferring_effort = 2
mw_cel_as_escaped = "true"
mw_cell_name = ""
mw_convert_tf = "true"
mw_create_netlist_from_cel = "false"
mw_current_design = ""
mw_design_library = ""
mw_disable_escape_char = "true"
mw_enable_net_bus = "false"
mw_enable_netl_view = "false"
mw_ground_port = ""
mw_hdl_allow_dirty_netlist = "false"
mw_hdl_bus_dir_for_undef_cell = "0"
mw_hdl_create_multi_pg_net = "false"
mw_hdl_expand_cell_with_no_instance = "false"
mw_hdl_stop_at_fram_cells = "false"
mw_hdl_top_module_list = {}
mw_hvo_core_filler_cells = "true"
mw_hvo_corner_pad_cells = "true"
mw_hvo_diode_ports = "false"
mw_hvo_dump_master_names = ""
mw_hvo_empty_cell_definition = "false"
mw_hvo_generate_macro_definition = "false"
mw_hvo_must_not_dump_master_names = ""
mw_hvo_output_onezero_for_pg = "true"
mw_hvo_output_wire_declaration = "false"
mw_hvo_pad_filler_cells = "true"
mw_hvo_pg_nets = "true"
mw_hvo_pg_ports = "false"
mw_hvo_split_bus = "false"
mw_hvo_strip_backslash_before_hiersep = "true"
mw_hvo_unconnected_cells = "true"
mw_hvo_unconnected_ports = "false"
mw_logic0_net = "VSS"
mw_logic1_net = "VDD"
mw_pgconn_cell_inst = ""
mw_pgconn_cell_master = ""
mw_power_port = ""
mw_read_ignore_corner_cell = "true"
mw_read_ignore_filler_cell = "true"
mw_read_ignore_pad_cell = "true"
mw_read_ignore_unconnected_cell = "true"
mw_reference_library = {}
mw_tech_pdb = ""
mw_use_pdb_lib_format = "true"
new_idn_switch = "true"
optimize_reg_always_insert_sequential = "false"
optimize_reg_enable_clock_gating_latches = "false"
optimize_reg_max_time_borrow = "-1048576.0"
pdefout_diff_original = "TRUE"
physical_library = ""
pla_read_create_flip_flop = "false"
plot_box = "false"
plot_command = "lpr -Plw"
plot_orientation = "best_fit"
plot_scale_factor = 100
plotter_maxx = 584
plotter_maxy = 764
plotter_minx = 28
plotter_miny = 28
port_complement_naming_style = "%s_BAR"
power_cg_all_registers = "false"
power_cg_cell_naming_style = ""
power_cg_derive_related_clock = "false"
power_cg_designware = "false"
power_cg_ext_feedback_loop = "true"
power_cg_flatten = "false"
power_cg_gated_clock_net_naming_style = ""
power_cg_ignore_setup_condition = "false"
power_cg_module_naming_style = ""
power_cg_print_enable_conditions = "false"
power_cg_print_enable_conditions_max_terms = 10
power_default_static_probability = 0.500000
power_default_toggle_rate = 0.500000
power_default_toggle_rate_type = "fastest_clock"
power_do_not_size_icg_cells = "false"
power_enable_power_gating = "false"
power_fix_sdpd_annotation = "true"
power_fix_sdpd_annotation_verbose = "false"
power_hdlc_do_not_split_cg_cells = "false"
power_keep_license_after_power_commands = "false"
power_lib2saif_rise_fall_pd = "false"
power_min_internal_power_threshold = ""
power_model_preference = "ccs"
power_opto_extra_high_dynamic_power_effort = "false"
power_preserve_rtl_hier_names = "false"
power_rclock_inputs_use_clocks_fanout = "true"
power_rclock_unrelated_use_fastest = "true"
power_rclock_use_asynch_inputs = "false"
power_remove_redundant_clock_gates = "true"
power_rtl_saif_file = "power_rtl.saif"
power_sa_propagation_effort = "low"
power_sa_propagation_verbose = "false"
power_sdpd_message_tolerance = 0.000010
power_sdpd_saif_file = "power_sdpd.saif"
power_use_multi_vt_swap_opto = "false"
rc_compute_delta_delay = "false"
rc_compute_delta_slew = "false"
rc_debug_noise = "false"
rc_delta_delay_min = "false"
rc_driver_model_mode = "basic"
rc_input_threshold_pct_fall = 50.000000
rc_input_threshold_pct_rise = 50.000000
rc_noise_model_mode = "basic"
rc_output_threshold_pct_fall = 50.000000
rc_output_threshold_pct_rise = 50.000000
rc_pt_driver_model = "false"
rc_receiver_model_mode = "basic"
rc_slew_derate_from_library = 1.000000
rc_slew_lower_threshold_pct_fall = 20.000000
rc_slew_lower_threshold_pct_rise = 20.000000
rc_slew_upper_threshold_pct_fall = 80.000000
rc_slew_upper_threshold_pct_rise = 80.000000
read_db_lib_warnings = "FALSE"
read_name_mapping_nowarn_libraries = {}
read_translate_msff = "TRUE"
register_duplicate = "false"
reoptimize_design_changed_list_file_name = ""
report_default_significant_digits = -1
restrict_commands_for_embedded_scripts = "TRUE"
rom_auto_inferring = "TRUE"
rtl_load_resistance_factor = 0.000000
sdc_write_unambiguous_names = "true"
sdf_enable_cond_start_end = "false"
sdfout_allow_non_positive_constraints = "false"
sdfout_min_fall_cell_delay = 0.000000
sdfout_min_fall_net_delay = 0.000000
sdfout_min_rise_cell_delay = 0.000000
sdfout_min_rise_net_delay = 0.000000
sdfout_time_scale = 1.000000
sdfout_top_instance_name = ""
sdfout_write_to_output = "false"
search_path = {".", "/soft/Synopsys/syn_Y-2006.06/libraries/syn", "/soft/Synopsys/syn_Y-2006.06/dw/sim_ver", "/soft/Synopsys/syn_Y-2006.06/dw/syn_ver"}
set_isolate_ports = "false"
sh_command_abbrev_mode = "Anywhere"
sh_continue_on_error = "true"
sh_enable_page_mode = "true"
sh_new_variable_message = "true"
sh_source_uses_search_path = "true"
si_filter_accum_aggr_noise_peak_ratio = 0.030000
si_filter_per_aggr_noise_peak_ratio = 0.010000
si_xtalk_analysis_fast_model = "false"
single_group_per_sheet = "false"
site_info_file = "/soft/Synopsys/syn_Y-2006.06/admin/license/site_info"
sort_outputs = "true"
suppress_errors = {"PWR-18", "OPT-932", "OPT-317", "RCCALC-010", "RCCALC-011"}
symbol_library = {"your_library.sdb"}
synlib_abort_wo_dw_license = "FALSE"
synlib_disable_limited_licenses = "true"
synlib_dont_get_license = {}
synlib_dwgen_smart_generation = "TRUE"
synlib_hiis_force_on_cells = {}
synlib_iis_use_netlist = "FALSE"
synlib_model_map_effort = "medium"
synlib_optimize_non_cache_elements = "true"
synlib_replace_synthetic_oani = "FALSE"
synlib_sequential_module = "default"
synlib_wait_for_design_license = {}
synopsys_exec = "/soft/Synopsys/syn_Y-2006.06/linux/syn/bin/common_shell_exec"
syntax_check_status = "false"
synthetic_library = {}
systemcout_debug_mode = "false"
systemcout_levelize = "true"
target_library = {"your_library.db"}
tdlout_upcase = "true"
template_naming_style = "%s_%p"
template_parameter_style = "%s%d"
template_separator_style = "_"
test_allow_clock_reconvergence = "true"
test_bsd_allow_tolerable_violations = "false"
test_bsd_control_cell_drive_limit = 0
test_bsd_manufacturer_id = 0
test_bsd_optimize_control_cell = "false"
test_bsd_part_number = 0
test_bsd_version_number = 0
test_bsdl_default_suffix_name = "bsdl"
test_bsdl_max_line_length = 80
test_capture_clock_skew = "small_skew"
test_cc_ir_masked_bits = 0
test_cc_ir_value_of_masked_bits = 0
test_check_port_changes_in_capture = "true"
test_clock_port_naming_style = "test_c%s"
test_dedicated_subdesign_scan_outs = "false"
test_default_bidir_delay = 55.000000
test_default_delay = 5.000000
test_default_min_fault_coverage = 95
test_default_period = 100.000000
test_default_scan_style = "multiplexed_flip_flop"
test_default_strobe = 95.000000
test_default_strobe_width = 0.000000
test_design_analyzer_uses_insert_scan = "true"
test_dft_drc_ungate_clocks = "false"
test_dft_drc_ungate_internal_clocks = "false"
test_disable_find_best_scan_out = "false"
test_disconnect_non_functional_so = 1
test_dont_fix_constraint_violations = "false"
test_enable_capture_checks = "true"
test_infer_slave_clock_pulse_after_capture = "infer"
test_isolate_hier_scan_out = 0
test_jump_over_bufs_invs = "true"
test_mode_port_inverted_naming_style = "test_mode_i%s"
test_mode_port_naming_style = "test_mode%s"
test_mux_constant_si = "false"
test_mux_constant_so = "false"
test_non_scan_clock_port_naming_style = "test_nsc_%s"
test_point_keep_hierarchy = "false"
test_preview_scan_shows_cell_types = "false"
test_protocol_add_cycle = "true"
test_rtldrc_latch_check_style = "default"
test_scan_clock_a_port_naming_style = "test_sca%s"
test_scan_clock_b_port_naming_style = "test_scb%s"
test_scan_clock_port_naming_style = "test_sc%s"
test_scan_enable_inverted_port_naming_style = "test_sei%s"
test_scan_enable_port_naming_style = "test_se%s"
test_scan_in_port_naming_style = "test_si%s%s"
test_scan_link_so_lockup_key = "l"
test_scan_link_wire_key = "w"
test_scan_out_port_naming_style = "test_so%s%s"
test_scan_segment_key = "s"
test_scan_true_key = "t"
test_setup_additional_clock_pulse = "false"
test_simulation_library = {}
test_stil_max_line_length = 72
test_stil_multiclock_capture_procedures = "false"
test_stil_netlist_format = "db"
test_use_test_models = "false"
test_user_defined_instruction_naming_style = "USER%d"
test_user_test_data_register_naming_style = "UTDR%d"
test_write_four_cycle_stil_protocol = "false"
tested_technology = ""
testsim_print_stats_file = "true"
text_editor_command = "xterm -fn 8x13 -e vi %s &"
text_print_command = "lpr -Plw"
timing_crpr_grouping_mode = "lossless_and_threshold"
timing_crpr_remove_clock_to_data_crp = "false"
timing_crpr_threshold_ps = 20.000000
timing_disable_data_checks = "true"
timing_enable_multiple_clocks_per_reg = "false"
timing_input_port_clock_shift_one_cycle = "true"
timing_input_port_default_clock = "true"
timing_non_unate_clock_compatibility = "true"
timing_remove_clock_reconvergence_pessimism = "false"
timing_report_attributes = {"dont_touch", "dont_use", "map_only", "size_only", "ideal_net"}
timing_self_loops_no_skew = "false"
timing_use_enhanced_capacitance_modeling = "false"
tlu_plus_library = ""
tlu_plus_tf_layer_id = ""
uniquify_naming_style = "%s_%d"
use_ccs_in_sdn = "false"
use_port_name_for_oscs = "true"
var_mux_mbm = "TRUE"
verbose_messages = "true"
verilogout_debug_mode = "false"
verilogout_equation = "false"
verilogout_higher_designs_first = "FALSE"
verilogout_ignore_case = "false"
verilogout_include_files = {}
verilogout_levelize = "FALSE"
verilogout_no_negative_index = "FALSE"
verilogout_no_tri = "false"
verilogout_show_unconnected_pins = "FALSE"
verilogout_single_bit = "false"
verilogout_unconnected_prefix = "SYNOPSYS_UNCONNECTED_"
vhdllib_architecture = {"VITAL"}
vhdllib_glitch_handle = "true"
vhdllib_logic_system = "ieee-1164"
vhdllib_logical_name = ""
vhdllib_negative_constraint = "false"
vhdllib_pulse_handle = "use_vhdllib_glitch_handle"
vhdllib_sdf_edge = "FALSE"
vhdllib_tb_compare = 0
vhdllib_tb_x_eq_dontcare = "FALSE"
vhdllib_timing_checks = "true"
vhdllib_timing_mesg = "true"
vhdllib_timing_xgen = "false"
vhdllib_vital_99 = "false"
vhdlout_architecture_name = "SYN_%a_%u"
vhdlout_bit_type = "std_logic"
vhdlout_bit_type_resolved = "TRUE"
vhdlout_bit_vector_type = "std_logic_vector"
vhdlout_conversion_functions = {}
vhdlout_debug_mode = "false"
vhdlout_dont_create_dummy_nets = "FALSE"
vhdlout_dont_write_types = "FALSE"
vhdlout_equations = "FALSE"
vhdlout_follow_vector_direction = "TRUE"
vhdlout_levelize = "FALSE"
vhdlout_lower_design_vector = "TRUE"
vhdlout_one_name = "'1'"
vhdlout_package_naming_style = "CONV_PACK_%d"
vhdlout_preserve_hierarchical_types = "VECTOR"
vhdlout_separate_scan_in = "FALSE"
vhdlout_single_bit = "USER"
vhdlout_synthesis_off = "TRUE"
vhdlout_target_simulator = ""
vhdlout_three_state_name = "'Z'"
vhdlout_three_state_res_func = ""
vhdlout_time_scale = 1.000000
vhdlout_top_configuration_arch_name = "A"
vhdlout_top_configuration_entity_name = "E"
vhdlout_top_configuration_name = "CFG_TB_E"
vhdlout_top_design_vector = "FALSE"
vhdlout_unconnected_pin_prefix = "n"
vhdlout_unknown_name = "'X'"
vhdlout_upcase = "FALSE"
vhdlout_use_packages = {"IEEE.std_logic_1164"}
vhdlout_wired_and_res_func = ""
vhdlout_wired_or_res_func = ""
vhdlout_write_architecture = "TRUE"
vhdlout_write_attributes = "FALSE"
vhdlout_write_components = "TRUE"
vhdlout_write_entity = "TRUE"
vhdlout_write_top_configuration = "FALSE"
vhdlout_zero_name = "'0'"
view_analyze_file_suffix = {"v", "vhd", "vhdl"}
view_arch_types = {"sparcOS5", "hpux10", "rs6000", "sgimips"}
view_background = "black"
view_cache_images = "true"
view_command_log_file = "./view_command.log"
view_command_win_max_lines = 1000
view_dialogs_modal = "true"
view_disable_cursor_warping = "true"
view_disable_error_windows = "false"
view_disable_output = "false"
view_error_window_count = 6
view_execute_script_suffix = {".script", ".scr", ".dcs", ".dcv", ".dc", ".con"}
view_info_search_cmd = "/soft/Synopsys/syn_Y-2006.06/infosearch/scripts/InfoSearch"
view_log_file = ""
view_on_line_doc_cmd = "/soft/Synopsys/syn_Y-2006.06/sold"
view_read_file_suffix = {"db", "gdb", "sdb", "edif", "eqn", "fnc", "lsi", "mif", "NET", "pla", "st", "tdl", "v", "vhd", "vhdl", "xnf"}
view_report_append = "true"
view_report_interactive = "true"
view_report_output2file = "false"
view_script_submenu_items = {"DA to SGE Transfer", "write_sge"}
view_tools_menu_items = {}
view_use_small_cursor = ""
view_use_x_routines = "true"
view_write_file_suffix = {"gdb", "db", "sdb", "do", "edif", "eqn", "fnc", "lsi", "NET", "neted", "pla", "st", "tdl", "v", "vhd", "vhdl", "xnf"}
when_analysis_permitted = "true"
when_analysis_without_case_analysis = "false"
write_name_mapping_nowarn_libraries = {}
write_name_nets_same_as_ports = "false"
write_sdc_output_lumped_net_capacitance = "true"
write_sdc_output_net_resistance = "true"
write_test_formats = {"synopsys", "tssi_ascii", "tds", "verilog", "vhdl", "wgl"}
write_test_include_scan_cell_info = "true"
write_test_input_dont_care_value = "X"
write_test_max_cycles = 0
write_test_max_scan_patterns = 0
write_test_new_translation_engine = "false"
write_test_pattern_set_naming_style = "TC_Syn_%d"
write_test_round_timing_values = "true"
write_test_scan_check_file_naming_style = "%s_schk.%s"
write_test_vector_file_naming_style = "%s_%d.%s"
write_test_vhdlout = "inline"
x11_set_cursor_background = ""
x11_set_cursor_foreground = ""
x11_set_cursor_number = -1
xnfin_dff_clock_enable_pin_name = "CE"
xnfin_dff_clock_pin_name = "C"
xnfin_dff_data_pin_name = "D"
xnfin_dff_q_pin_name = "Q"
xnfin_dff_reset_pin_name = "RD"
xnfin_dff_set_pin_name = "SD"
xnfin_family = "4000"
xnfin_ignore_pins = "GTS GSR GR"
xnfout_clock_attribute_style = "CLK_ONLY"
xnfout_constraints_per_endpoint = "50"
xnfout_default_time_constraints = "true"
xnfout_library_version = ""
xterm_executable = "xterm"


/* Initial dc_shell Aliases */


alias all_designs_of_vh 	"all_designs_of_dps"
alias all_vh_modules 	"all_dps_modules"
alias analyze_scan 	"preview_scan"
alias check_clocks 	"check_timing"
alias compile_inplace_changed_list_file_name 	"reoptimize_design_changed_list_file_name"
alias compile_test 	"insert_test"
alias create_test_vectors 	"create_test_patterns"
alias dc_shell_is_in_incr_mode 	"shell_is_in_xg_mode"
alias disable_timing 	"set_disable_timing"
alias dont_touch   	"set_dont_touch"
alias dont_touch_network 	"set_dont_touch_network"
alias dont_use     	"set_dont_use"
alias est_resource_preference 	"estimate_resource_preference"
alias fix_hold     	"set_fix_hold"
alias free         	"remove_design"
alias fsm_minimize 	"minimize_fsm"
alias fsm_reduce   	"reduce_fsm"
alias gen          	"create_schematic"
alias get_clock    	"get_clocks"
alias group_bus    	"create_bus"
alias groupvar     	"group_variable"
alias lint         	"check_design"
alias list_duplicate_designs 	"include -quiet ldd_script; dc_shell_status = ldd_return_val "
alias ls           	"sh ls -aC "
alias man          	"help"
alias prefer       	"set_prefer"
alias remove_package 	"echo remove_package command is obsolete: packages are stored on disk not in-memory:"
alias report_attributes 	"report_attribute"
alias report_clock_constraint 	"report_timing -path end -to all_registers(-data_pins)"
alias report_clock_fanout 	"report_transitive_fanout -clock_tree"
alias report_clocks 	"report_clock"
alias report_constraints 	"report_constraint"
alias report_synthetic 	"report_cell"
alias run_rodeo_router 	"route66"
alias set_connect_delay 	"set_annotated_delay -net"
alias set_internal_arrival 	"set_arrival"
alias set_internal_load 	"set_load"
alias set_ultra_mode 	"set_ultra_optimization"
alias set_vh_module_options 	"set_dps_module_options"
alias set_vh_physopt_options 	"set_dps_options"
alias site_info    	"sh cat site_info_file"
alias ungroup_bus  	"remove_bus"
alias update_vh_design 	"update_dps_design"
alias verify       	"compare_design"
alias vh_end       	"dps_end"
alias vh_read_changes 	"dps_read_changes"
alias vh_start     	"dps_start"
alias vh_use_auto_partitioning 	"dps_auto_partitioning"
alias vh_write_changes 	"dps_write_changes"
alias vh_write_module_clock 	"dps_write_module_clock"
alias view_cursor_number 	"x11_set_cursor_number"


/* dc_shell Command Log */ 


remove_design -all 
designer = "Elena Bondarenko / Igor Suleymanov" 
define_design_lib work -path "work1" 
topname = "counter" 
link_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d2vtc.db 
target_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d2vtc.db 
remove_design -all 
file:///home/igosul/system-on-chip/shift-adder/shift_adder_tb.vhd 
file:///home/igosul/system-on-chip/shift-adder/shift_adder.vhd 
file:///home/igosul/system-on-chip/shift-adder/shift_adder_tb.vhd 
file:///home/igosul/system-on-chip/shift-adder/shift_adder.vhd 
designer 
designer = "Elena Bondarenko / Igor Suleymanov" 
define_design_lib work - path "work1" 
define_design_lib work -path "work1" 
topname = "shift_adder" 
link_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d2vtc.db 
target_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d2vtc.db 
analyze -format vhdl -lib work "shift_adder.vhd" 
elaborate topname -lib work -update 
current_design topname 
create_clock -period 100 {"clock"} 
auto_wire_load_selection = "true" 
ungroup -all -flatten 
compile -area_effort high 
write -hier -format verilog -out netlist_syn.v 
power_preserve_rtl_hier_names="true" 
report_power > power_syn.report 
report_area > area_syn.report 
cd .. 
pwd 
topname = "counter" 
analyze -format vhdl -lib work "counter.vhd" 
pwd 
cd syn_sim 
analyze -format vhdl -lib work "counter.vhd" 
elaborate topname -lib work -update 
current_design topname 
create_clock -period 100 {"clk"} 
auto_wire_load_selection = "true" 
ungroup -all -flatten 
compile -area_effort high 
write -hier -format verilog -out netlist_syn.v 
power_preserve_rtl_hier_names="true 
power_preserve_rtl_hier_names="true" 
report_power > power_syn.report 
report_area > area_syn.report 
topname = "shift_adder" 
analyze -format -vhdl -lib work "shift_adder.vhd" 
analyze -format -vhdl -lib work "shift_adder.vhd" 
analyze -format -vhdl -lib work "shift_adder.vhd 
analyze -format vhdl -lib work "shift_adder.vhd" 
elaborate topname -lib work -update 
current_design topname 
create_clock -period 100 {"clk"} 
create_clock -period 100 {"clock"} 
auto_wire_load_selection = "true" 
compile -area_effort high 
write -hier -format verilog -out netlist_syn.v 
power_preserve_rtl_hier_names = "true" 
report_power > power_syn.report 
report_area > area_syn.report 
clear 
cd ../ 
pwd 
cd ../ 
cd UMC_1.32.v 
cd UMC_1.32v 
link_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d32vbc.db 
target_library=/tech/umc/faraday/Core/fsd0a_a/2007Q1v1.7/GENERIC_CORE_1D2V/FrontEnd/synopsys/fsd0a_a_generic_core_1d32vbc.db 
analyze -format vhdl -lib work "design.vhd" 
analyze -format vhdl -lib work "shift_adder.vhd" 
elaborate topname -lib work -update 
current_design topname 
create_clock -period 100 {"clock"} 
compile -area_effort high 
report_power > power_syn.report 
cd ../UMC_1.8v 
link_library=/tech/umc/vst/UMCL18U250D3_2.5/design_compiler/umcl18u250t3_tc_180V_25C.db 
target_library=/tech/umc/vst/UMCL18U250D3_2.5/design_compiler/umcl18u250t3_tc_180V_25C.db 
analyze -format vhdl -lib work "shift_adder.vhd" 
elaborate topname -lib work -update 
create_clock -period 100 {"clock"} 
compile -area_effort high 
report_power > power_syn.report 
report_area > area_syn.report 
cd ../UMC_1.32v 
analyze -format vhdl -lib work "shift_adder.vhd" 
elaborate topname -lib work -update 
create_clock -period 100 {"clock"} 
compile -area_effort high 
report_area > area_syn.report 
exit 
