[2025-09-17 12:14:09] START suite=qualcomm_srv trace=srv785_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv785_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2614551 heartbeat IPC: 3.825 cumulative IPC: 3.825 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5030023 cumulative IPC: 3.976 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5030023 cumulative IPC: 3.976 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5030024 heartbeat IPC: 4.14 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14273622 heartbeat IPC: 1.082 cumulative IPC: 1.082 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23385397 heartbeat IPC: 1.097 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32524032 heartbeat IPC: 1.094 cumulative IPC: 1.091 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41575992 heartbeat IPC: 1.105 cumulative IPC: 1.095 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50728841 heartbeat IPC: 1.093 cumulative IPC: 1.094 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59877483 heartbeat IPC: 1.093 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 30 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 69039484 heartbeat IPC: 1.091 cumulative IPC: 1.094 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 78068757 heartbeat IPC: 1.108 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv785_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 87166416 heartbeat IPC: 1.099 cumulative IPC: 1.096 (Simulation time: 00 hr 12 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91245009 cumulative IPC: 1.096 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91245009 cumulative IPC: 1.096 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv785_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 100000000 cycles: 91245009
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.98 Average ROB Occupancy at Mispredict: 25.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3867
BRANCH_INDIRECT: 0.4174
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9291
BRANCH_INDIRECT_CALL: 0.603
BRANCH_RETURN: 0.6216


====Backend Stall Breakdown====
ROB_STALL: 40947
LQ_STALL: 0
SQ_STALL: 499159


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 57.88
REPLAY_LOAD: 48
NON_REPLAY_LOAD: 10.744318

== Total ==
ADDR_TRANS: 1447
REPLAY_LOAD: 1680
NON_REPLAY_LOAD: 37820

== Counts ==
ADDR_TRANS: 25
REPLAY_LOAD: 35
NON_REPLAY_LOAD: 3520

cpu0->cpu0_STLB TOTAL        ACCESS:    1851035 HIT:    1846922 MISS:       4113 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1851035 HIT:    1846922 MISS:       4113 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8281643 HIT:    7139115 MISS:    1142528 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6737208 HIT:    5756458 MISS:     980750 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     552991 HIT:     417971 MISS:     135020 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983997 HIT:     964044 MISS:      19953 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7447 HIT:        642 MISS:       6805 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14966931 HIT:    8034032 MISS:    6932899 MSHR_MERGE:    1641488
cpu0->cpu0_L1I LOAD         ACCESS:   14966931 HIT:    8034032 MISS:    6932899 MSHR_MERGE:    1641488
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.25 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30461463 HIT:   26985426 MISS:    3476037 MSHR_MERGE:    1469789
cpu0->cpu0_L1D LOAD         ACCESS:   17136709 HIT:   15316189 MISS:    1820520 MSHR_MERGE:     374710
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13316389 HIT:   11668412 MISS:    1647977 MSHR_MERGE:    1094986
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8365 HIT:        825 MISS:       7540 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12423029 HIT:   10523689 MISS:    1899340 MSHR_MERGE:     953856
cpu0->cpu0_ITLB LOAD         ACCESS:   12423029 HIT:   10523689 MISS:    1899340 MSHR_MERGE:     953856
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.088 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28902408 HIT:   27691099 MISS:    1211309 MSHR_MERGE:     305758
cpu0->cpu0_DTLB LOAD         ACCESS:   28902408 HIT:   27691099 MISS:    1211309 MSHR_MERGE:     305758
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.892 cycles
cpu0->LLC TOTAL        ACCESS:    1346296 HIT:    1298087 MISS:      48209 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     980726 HIT:     963074 MISS:      17652 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     134981 HIT:     108436 MISS:      26545 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     223784 HIT:     223601 MISS:        183 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6805 HIT:       2976 MISS:       3829 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3343
  ROW_BUFFER_MISS:      44683
  AVG DBUS CONGESTED CYCLE: 3.451
Channel 0 WQ ROW_BUFFER_HIT:        655
  ROW_BUFFER_MISS:      17620
  FULL:          0
Channel 0 REFRESHES ISSUED:       7603

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510624       421292        89242         2281
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          157          364          210
  STLB miss resolved @ L2C                0           83          137          309           50
  STLB miss resolved @ LLC                0          157          286         1466          624
  STLB miss resolved @ MEM                0            3          340         2103         2068

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164174        45622      1236496       158450          265
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           91           64           32
  STLB miss resolved @ L2C                0           47          121           35            1
  STLB miss resolved @ LLC                0           68          245          369           39
  STLB miss resolved @ MEM                0            0           76          187          116
[2025-09-17 12:27:22] END   suite=qualcomm_srv trace=srv785_ap (rc=0)
