module bs_counter(Enable,clk,clr,Q);

reg input[15:0] Enable;
wire Q,clk,clr;

always @(posedge clk or posedge clr) begin
	if (clr)
		Q = 16'b0000000000000000;
	else if (Enable == 1'b1)
		Q <= (Q + 1);
		
	else
		Q <= Q;