-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Fri Jul  1 13:08:14 2016

COMPONENT SIMPLE
	PORT
	(
		clk		:	 IN STD_LOGIC;
		output1		:	 OUT STD_LOGIC;
		output2		:	 OUT STD_LOGIC;
		output3		:	 OUT STD_LOGIC;
		output4		:	 OUT STD_LOGIC;
		output5		:	 OUT STD_LOGIC;
		output6		:	 OUT STD_LOGIC;
		output7		:	 OUT STD_LOGIC;
		output8		:	 OUT STD_LOGIC;
		output9		:	 OUT STD_LOGIC;
		output10		:	 OUT STD_LOGIC;
		output11		:	 OUT STD_LOGIC;
		output12		:	 OUT STD_LOGIC;
		output13		:	 OUT STD_LOGIC;
		output14		:	 OUT STD_LOGIC;
		output15		:	 OUT STD_LOGIC;
		output16		:	 OUT STD_LOGIC;
		output17		:	 OUT STD_LOGIC;
		output18		:	 OUT STD_LOGIC;
		output19		:	 OUT STD_LOGIC;
		output21		:	 OUT STD_LOGIC;
		output22		:	 OUT STD_LOGIC;
		output23		:	 OUT STD_LOGIC;
		output24		:	 OUT STD_LOGIC;
		output25		:	 OUT STD_LOGIC;
		output26		:	 OUT STD_LOGIC;
		output27		:	 OUT STD_LOGIC;
		output28		:	 OUT STD_LOGIC;
		output20		:	 OUT STD_LOGIC;
		pin_name1		:	 OUT STD_LOGIC;
		pin_name2		:	 OUT STD_LOGIC;
		pin_name3		:	 OUT STD_LOGIC;
		pin_name4		:	 OUT STD_LOGIC;
		pin_name5		:	 OUT STD_LOGIC
	);
END COMPONENT;