[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ISO7230CDWR production of TEXAS INSTRUMENTS from the text:OUTx\nGNDO GNDIINxVCCO VCCIIsolation \nCapacitor\nENx\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nISO723xx High-Speed, Triple-Channel Digital Isolators\n1Features 2Applications\n1•25and150-Mbps Signaling Rate Options •Industrial Fieldbus\n•Computer Peripheral Interface –Low Channel-to-Channel Output Skew;\n1nsMaximum •Servo Control Interface\n–Low Pulse-Width Distortion (PWD); •Data Acquisition\n2nsMaximum\n3Description –Low Jitter Content; 1nsTypical at150Mbps\nThe ISO7230 and ISO7231 aretriple-channel digital•Typical 25-Year LifeatRated Working Voltageisolators each with multiple channel configurations(See Application Note SLLA197 andFigure 19)and output enable functions. These devices have\n•4-kV ESD Protection logic input and output buffers separated byTI’s\nsilicon dioxide (SiO 2)isolation barrier. Used in •Operate With 3.3-V or5-VSupplies\nconjunction with isolated power supplies, these•3.3-V and5-VLevel Translationdevices block high voltage, isolate grounds, and•High Electromagnetic Immunityprevent noise currents onadata busorother circuits(See Application Note SLLA181 )from entering thelocal ground and interfering with or\n•–40°Cto125°COperating Range damaging sensitive circuitry.\n•Safety andRegulatory ApprovalsDevice Information(1)\n–4000-V PKIsolation perDINVVDE V0884-10\nPART NUMBER PACKAGE BODY SIZE (NOM)andDINEN61010-1\nISO7230C–2500 VRMSIsolation for1minute perUL1577ISO7230MSOIC (16) 10.30 mm×7.50 mmISO7231C–CSA Component Acceptance Notice 5AandISO7231MIEC60950-1 End Equipment Standard\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n(1) VCCIandGNDI aresupply andground connections respectively fortheinput channels.\n(2) VCCOandGNDO aresupply andground connections respectively fortheoutput channels.\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\nV............................................................................... 12 1Features .................................................................. 1\n7.14 Typical Characteristics .......................................... 13 2Applications ........................................................... 1\n8Parameter Measurement Information ................ 15 3Description ............................................................. 1\n9Detailed Description ............................................ 17 4Revision History ..................................................... 2\n9.1 Overview ................................................................. 175Device Comparison Table ..................................... 4\n9.2 Functional Block Diagram ....................................... 176PinConfiguration andFunctions ......................... 4\n9.3 Feature Description ................................................. 187Specifications ......................................................... 59.4 Device Functional Modes ........................................ 197.1 Absolute Maximum Ratings ..................................... 5\n10Application andImplementation ........................ 217.2 ESD Ratings .............................................................. 5\n10.1 Application Information .......................................... 217.3 Recommended Operating Conditions ....................... 5\n10.2 Typical Application ............................................... 217.4 Thermal Information .................................................. 6\n11Power Supply Recommendations ..................... 247.5 Electrical Characteristics: VCC1andVCC2at5-V......6\n12Layout ................................................................... 24 7.6 Electrical Characteristics: VCC1at5-V, VCC2at3.3-\nV................................................................................. 7 12.1 Layout Guidelines ................................................. 24\n7.7 Electrical Characteristics: VCC1at3.3-V, VCC2at5-V 12.2 Layout Example .................................................... 24\n................................................................................... 813Device andDocumentation Support ................. 25\n7.8 Electrical Characteristics: VCC1andVCC2at3.3V...913.1 Related Documentation ......................................... 25\n7.9 Power Dissipation Characteristics ............................ 913.2 Related Links ........................................................ 25\n7.10 Switching Characteristics: VCC1andVCC2at5-V.1013.3 Community Resources .......................................... 25\n7.11 Switching Characteristics: VCC1at5-V, VCC2at3.3-13.4 Trademarks ........................................................... 25V............................................................................... 1113.5 Electrostatic Discharge Caution ............................ 257.12 Switching Characteristics: VCC1at3.3-V andVCC213.6 Glossary ................................................................ 25at5-V....................................................................... 12\n14Mechanical, Packaging, andOrderable7.13 Switching Characteristics: VCC1andVCC2at3.3-\nInformation ........................................................... 25\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision J(May 2015) toRevision K Page\n•Added Note 1toL(I01) andchanged theMIN value From: 8.34 To8mminthePackage Insulation andSafety-\nRelated Specifications table ................................................................................................................................................ 18\n•Added Note 1toLI02) andchanged theMIN value From: 8.1To8mminthePackage Insulation andSafety-\nRelated Specifications table ................................................................................................................................................ 18\n•Deleted Note 1From theRegulatory Information table ....................................................................................................... 18\n•Changed Theground symbols ontheEnable circuit inFigure 15....................................................................................... 20\nChanges from Revision I(January 2011) toRevision J Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Updated Thermal Information ................................................................................................................................................ 6\n•Updated Regulatory Information ........................................................................................................................................... 18\nChanges from Revision H(December 2009) toRevision I Page\n•Changed IOHMinvalue to-4anddeleted theMax value, intheRecommended Operating Conditions Table ...................... 5\n•Changed IOLMax value to4anddeleted theMinvalue, intheRecommended Operating Conditions Table ....................... 5\n•Changed Figure 8,Figure 10,Figure 11,andFigure 12...................................................................................................... 15\n•Changed FileNumber: 1698195 To:220991 ....................................................................................................................... 18\n2 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nChanges from Revision G(September 2009) toRevision H Page\n•Changed TheInput circuit inFigure 15................................................................................................................................ 20\nChanges from Revision F(December 2008) toRevision G Page\n•Added IEC60950-1 andCSA Approved totheFeatures list................................................................................................. 1\nChanges from Revision E(June 2008) toRevision F Page\n•Deleted device numbers ISO7230A andISO7231A from thedata sheet. ............................................................................. 1\n•Added tsk(pp) footnote. ............................................................................................................................................................ 10\n•Added tsk(o)footnote. ............................................................................................................................................................. 10\n•Added tsk(pp) footnote. ............................................................................................................................................................ 12\n•Added tsk(o)footnote. ............................................................................................................................................................. 12\n•Changed thePackage Insulation andSafety-Related Specifications table, line1,L(IO1)MIN from 7.7to8.34 ................... 18\nChanges from Revision D(May 2008) toRevision E Page\n•Added Note: Forthe5-Voperation, VCC1 orVCC2 isspecified from 4.5Vto5.5V.Forthe3-Voperation, VCC1 or\nVCC2 isspecified from 3.15 Vto3.6V.................................................................................................................................. 6\n•Added Note: Forthe5-Voperation, VCC1 orVCC2 isspecified from 4.5Vto5.5V.Forthe3-Voperation, VCC1 or\nVCC2 isspecified from 3.15 Vto3.6V.................................................................................................................................. 7\n•Added Note: Forthe5-Voperation, VCC1 orVCC2 isspecified from 4.5Vto5.5V.Forthe3-Voperation, VCC1 or\nVCC2 isspecified from 3.15 Vto3.6V.................................................................................................................................. 8\n•Added Note: Forthe5-Voperation, VCC1 orVCC2 isspecified from 4.5Vto5.5V.Forthe3-Voperation, VCC1 or\nVCC2 isspecified from 3.15 Vto3.6V.................................................................................................................................. 9\nChanges from Revision C(April 2008) toRevision D Page\n•Changed Features bullet 4000-VpeakIsolation totheFeatures list......................................................................................... 1\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 10\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 11\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 12\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 12\nChanges from Revision B(April 2008) toRevision C Page\n•Deleted Min=4.5Vandmax =5.5VforSupply Voltage oftheRecommended Operating Conditions Table .................... 5\n•Changed Supply Voltage oftheRecommended Operating Conditions Table From: 3.6To:5.5......................................... 5\nChanges from Revision A(December 2007) toRevision B Page\n•Changed Supply Voltage oftheROC Table From: 3.45 To:3.6........................................................................................... 5\nChanges from Original (September 2007) toRevision A Page\n•Deleted Product Preview note ................................................................................................................................................ 4\n•Changed TBD toactual values ............................................................................................................................................... 6\n•Changed VCC–0.4To:VCC–0.8........................................................................................................................................... 6\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n•Changed CI-Typical value from 1To:2................................................................................................................................ 6\n•Changed CI-Typical value from 1To:2................................................................................................................................ 7\n•Changed CI-Typical value from 1To:2................................................................................................................................ 8\n•Changed CI-Typical value from 1To:2................................................................................................................................ 9\n•Changed Propagation delay max From: 22To:23.............................................................................................................. 10\n•Changed Propagation delay max From: 46To:50.............................................................................................................. 11\n•Changed Propagation delay max From: 28To:29.............................................................................................................. 11\n•Changed Propagation delay max From: 26To:30.............................................................................................................. 12\n•Changed Propagation delay max From: 32To:34.............................................................................................................. 12\n•Changed CIO-Typical value from 1To:2............................................................................................................................ 18\n4 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n1\n2\n3\n4\n5\n6\n7\n8ISO7230\n910111213141516\nNCNCINA\nGND1VCC1\nNCGND1\nGND2GND2\nINB\nINCOUTA\nOUTCOUTB\nENVCC2 1\n2\n3\n4\n5\n6\n7\n8ISO7231\n910111213141516\nNCINA\nGND1VCC1\nNCGND1\nGND2GND2\nINB\nINCOUTA\nOUTCOUTB\nEN2VCC2\nEN1\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n5Device Comparison Table\nSIGNALING INPUT CHANNEL ISOLATIONPRODUCTRATE THRESHOLD CONFIGURATION RATING\n~1.5 V(TTL)\nISO7230C 25Mbps (CMOS3/0compatible)\nISO7230M 150Mbps VCC/2(CMOS) 4000 VPK,\n2500 VRMS ~1.5 V(TTL)\nISO7231C 25Mbps (CMOS2/1compatible)\nISO7231M 150Mbps VCC/2(CMOS)\n6PinConfiguration andFunctions\nDWPackage\n16-Pin SOIC\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME ISO7230 ISO7231\nEN 10 – I Enable, channel A,B,andC\nEN1 – 7 I Enable, channel C\nEN2 – 10 I Enable, channel AandB\nGND1 2,8 2,8 – Ground connection forVCC1\nGND2 9,15 9.15 – Ground connection forVCC2\nINA 3 3 I Input, channel A\nINB 4 4 I Input, channel B\nINC 5 12 I Input, channel C\nNC 6,7,11 6,11 – Notconnected\nOUTA 14 14 O Output, channel A\nOUTB 13 13 O Output, channel B\nOUTC 12 5 O Output, channel C\nVCC1 1 1 – Power supply, VCC1\nVCC2 16 16 – Power supply, VCC2\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVCC Supply voltage(2),VCC1,VCC2 –0.5 6 V\nVI Voltage atINx, OUTx, ENx –0.5 VCC+0.5(3)V\nIO Output current –15 15 mA\nTJ Maximum junction temperature 170 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal andarepeak voltage values.\n(3) Maximum voltage must notexceed 6V.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nCharged-device model (CDM), perJEDEC specification JESD22- ±1000V(ESD) Electrostatic discharge VC101(2)\nMachine model (MM), ANSI/ESDS5.2-1996 ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nSupply voltage -3.3-V Operation VCC1,3.15 5.5 VVCC2 Supply voltage -5-VOperation\nIOH High-level output current –4 mA\nIOL Low-level output current 4 mA\nISO723xC 40\ntui Input pulse width ns\nISO723xM 6.67 5\nISO723xC 0 30(1)25\n1/tui Signaling rate Mbps\nISO723xM 0 200(1)150\nVIH High-level input voltage (IN) 0.7VCC VCCISO723xM V\nVIL Low-level input voltage (IN) 0 0.3VCC\nVIH High-level input voltage (IN)(ENonall2 5.5devices)\nISO723xC V\nVIL Low-level input voltage (IN)(ENonall0 0.8devices)\nTA Ambient temperature -40 25 125 °C\nTJ Junction temperature 150 °C\nH External magnetic field-strength immunity perIEC61000-4-8 andIEC61000-4-9 1000 A/m\n(1) Typical sigalling rateunder ideal conditions at25°C.\n6 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n7.4 Thermal Information\nISO7230C,\nISO7230M\nISO7231C,\nTHERMAL METRIC(1)UNIT ISO7231M\nDW(SOIC)\n16PINS\n168 °C/W\nRθJA Junction-to-ambient thermal resistance\n77.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 39.5 °C/W\nRθJB Junction-to-board thermal resistance 41.9 °C/W\nψJT Junction-to-top characterization parameter 13.5 °C/W\nψJB Junction-to-board characterization parameter 41.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n7.5 Electrical Characteristics: VCC1andVCC2at5-V(1)\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nQuiescent 1 3 VI=VCCIor0V,allchannels, noload,ISO7230C/M mAENat3V 25Mbps 7 9.5\nICC1Quiescent 6.5 11 VI=VCCIor0V,allchannels, noload,ISO7231C/M mAEN1 at3V,EN2 at3V 25Mbps 11 17\nQuiescent 15 22 VI=VCCIor0V,allchannels, noload,ISO7230C/M mAENat3V 25Mbps 17 24\nICC2Quiescent 13 20 VI=VCCIor0V,allchannels, noload,ISO7231C/M mAEN1 at3V,EN2 at3V 25Mbps 17.5 27\nELECTRICAL CHARACTERISTICS\nIOFF Sleep mode output current ENx at0V,single channel 0 μA\nVCCO–IOH=–4mA, See Figure 80.8\nVOH High-level output voltage V\nIOH=–20μA,See Figure 8 VCCO–\n0.1\nIOL=4mA, See Figure 8 0.4\nVOL Low-level output voltage V\nIOL=20μA,See Figure 8 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INxatVCCI 10\nμA\nIIL Low-level input current INxat0V –10\nCI Input capacitance toground INxatVCCI,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCIor0V,See Figure 11 25 50 kV/μs\n(1) Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n7.6 Electrical Characteristics: VCC1at5-V,VCC2at3.3-V(1)\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nQuiescent 1 3\nISO7230C/M VI=VCCIor0V,allchannels, noload, ENat3V mA\n25Mbps 7 9.5\nICC1Quiescent 6.5 11 VI=VCCIor0V,allchannels, noload, EN1 at3V,ISO7231C/M mAEN2 at3V 25Mbps 11 17\nQuiescent 9 15\nISO7230C/M VI=VCCIor0V,allchannels, noload, ENat3V mA\n25Mbps 10 17\nICC2Quiescent 8 12 VI=VCCIor0V,allchannels, noload, EN1 at3V,ISO7231C/M mAEN2 at3V 25Mbps 10.5 16\nELECTRICAL CHARACTERISTICS\nIOFF Sleep mode output current ENx at0V,Single channel 0 μA\nISO7230 VCCO–0.4\nIOH=–4mA, See Figure 8 ISO7231 VCCO–0.8VOH High-level output voltage V(5-V side)\nIOH=–20μA,See Figure 8 VCCO–0.1\nIOL=4mA, See Figure 8 0.4\nVOL Low-level output voltage V\nIOL=20μA,See Figure 8 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INxatVCCI 10\nμA\nIIL Low-level input current INxat0V –10\nCI Input capacitance toground INxatVCCI,VI=0.4sin(4E6πt) 2 pF\nCommon-mode transientCMTI VI=VCCIor0V,See Figure 11 25 50 kV/μsimmunity\n(1) Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.\n8 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n7.7 Electrical Characteristics: VCC1at3.3-V, VCC2at5-V(1)\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nQuiescent 0.5 1\nISO7230C/M VI=VCCIor0V,allchannels, noload, ENat3V mA\n25Mbps 3 5\nICC1Quiescent 4.5 7 VI=VCCIor0V,allchannels, noload, EN1 at3V,ISO7231C/M mAEN2 at3V 25Mbps 6.5 11\nQuiescent 15 22\nISO7230C/M VI=VCCIor0V,allchannels, noload, ENat3V mA\n25Mbps 17 24\nICC2Quiescent 13 20 VI=VCCIor0V,allchannels, noload, EN1 at3V,ISO7231C/M mAEN2 at3V 25Mbps 17.5 27\nELECTRICAL CHARACTERISTICS\nIOFF Sleep mode output current ENx at0V,Single channel 0 μA\nIOH=–4mA, See Figure 8 ISO7230 VCCO–0.4\nISO7231VOH High-level output voltage VCCO–0.8 V(5-V side)\nIOH=–20μA,See Figure 8 VCCO–0.1\nIOL=4mA, See Figure 8 0.4\nVOL Low-level output voltage V\nIOL=20μA,See Figure 8 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INxatVCCI 10\nμA\nIIL Low-level input current INxat0V –10\nCI Input capacitance toground INxatVCCI,VI=0.4sin(4E6πt) 2 pF\nCommon-mode transient VI=VCCIor0V,See Figure 11CMTI 25 50 kV/μsimmunity\n(1) Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n7.8 Electrical Characteristics: VCC1andVCC2at3.3V(1)\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nQuiescent 0.5 1 VI=VCCIor0V,allchannels, noload,ISO7230C/M mAENat3V25Mbps 3 5\nICC1Quiescent 4.5 7VI=VCCIor0V,allchannels, noload,ISO7231C/M mAEN1 at3V,EN2 at3V 25Mbps 6.5 11\nQuiescent 9 15VI=VCCIor0V,allchannels, noload,ISO7230C/M mAENat3V25Mbps 10 17\nICC2Quiescent 8 12VI=VCCIor0V,allchannels, noload,ISO7231C/M mAEN1 at3V,EN2 at3V25Mbps 10.5 16\nELECTRICAL CHARACTERISTICS\nIOFF Sleep mode output current ENx at0V,single channel 0 μA\nIOH=–4mA, See Figure 8 VCCO–0.4\nVOH High-level output voltage V\nIOH=–20μA,See Figure 8 VCCO–0.1\nIOL=4mA, See Figure 8 0.4\nVOL Low-level output voltage V\nIOL=20μA,See Figure 8 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INxatVCCI 10\nμA\nIIL Low-level input current INxat0V –10\nCI Input capacitance toground INxatVCCI,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCIor0V,See Figure 11 25 50 kV/μs\n(1) Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.\n7.9 Power Dissipation Characteristics\nover operating free-air temperature range (unless otherwise noted)\nISO7230C, ISO7230M, ISO7231C, ISO7231M\nPARAMETER DW(SOIC) UNIT\n16PINS\nDevice power dissipation, VCC1=VCC2=5.5V,TJ=150°C,PD 220 mWCL=15pF,DInput a50% duty cycle square wave\n10 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n7.10 Switching Characteristics: VCC1andVCC2at5-V\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay 18 42\nISO723xC ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 2.5\nSee Figure 8\ntPLH,tPHL Propagation delay 10 23\nISO723xM ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\nISO723xC 8\ntsk(pp) Part-to-part skew(2)ns\nISO723xM 0 3\nISO723xC 0 2\ntsk(o) Channel-to-channel output skew(3)ns\nISO723xM 0 1\ntr Output signal risetime 2\nSee Figure 8 ns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output 15 20\ntPZH Propagation delay, high-impedance-to-high-level output 15 20\nSee Figure 9 ns\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 10 12 μs\n150Mbps PRBS NRZ data input,\ntjit(pp) Peak-to-peak eye-pattern jitter ISO723xM Same polarity inputon allchannels, 1 ns\nSee Figure 12\n(1) Also referred toaspulse skew.\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n7.11 Switching Characteristics: VCC1at5-V,VCC2at3.3-V\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay, low-to-high-level output 20 50\nISO723xC ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 3\nSee Figure 8\ntPLH,tPHL Propagation delay, low-to-high-level output 12 29\nISO723xM ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\nISO723xC 10\ntsk(pp) Part-to-part skew(2)ns\nISO723xM 0 5\nISO723xC 0 2.5\ntsk(o) Channel-to-channel output skew(3)ns\nISO723xM 0 1\ntr Output signal risetime 2\nSee Figure 8 ns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output 15 20\ntPZH Propagation delay, high-impedance-to-high-level output 15 20\nSee Figure 9 ns\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 10 18 μs\n150Mbps PRBS NRZ data\ntjit(pp) Peak-to-peak eye-pattern jitter ISO723xM input, Same polarity input on 1 ns\nallchannels, See Figure 12\n(1) Also known aspulse skew\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.\n12 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n7.12 Switching Characteristics: VCC1at3.3-V andVCC2at5-V\n,over recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay 22 51\nISO723xC\nPWD Pulse-width distortion(1)|tPHL–tPLH| 3\nSee Figure 8 ns\ntPLH,tPHL Propagation delay 12 30\nISO723xM\nPWD 1 2 Pulse-width distortion(1)|tPHL–tPLH|\nISO723xC 10\ntsk(pp) Part-to-part skew(2)ns\nISO723xM 0 5\nISO723xC 0 2.5\ntsk(o) Channel-to-channel output skew(3)ns\nISO723xM 0 1\ntr Output signal risetime 2\nSee Figure 8 ns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output 15 20\ntPZH Propagation delay, high-impedance-to-high-level output 15 20\nSee Figure 9 ns\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 10 12 μs\n150Mbps PRBS NRZ data input, Sametjit(pp) Peak-to-peak eye-pattern jitter ISO723xM 1 nspolarity input onallchannels, See Figure 12\n(1) Also known aspulse skew\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.\n7.13 Switching Characteristics: VCC1andVCC2at3.3-V\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay 25 56\nISO723xC ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 4\nSee Figure 8\ntpLH,tpHL Propagation delay 12 34\nISO723xM ns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\nISO723xC 10\ntsk(pp) Part-to-part skew(2)ns\nISO723xM 0 5\nISO723xC 0 3\ntsk(o) Channel-to-channel output skew(3)ns\nISO723xM 0 1\ntr Output signal risetime 2\nSee Figure 8 ns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output 15 20\ntPZH Propagation delay, high-impedance-to-high-level output 15 20\nSee Figure 9 ns\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 10 18 μs\n150Mbps PRBS NRZ data input, sametjit(pp) Peak-to-peak eye-pattern jitter ISO723xM 1 nspolarity input onallchannels, See Figure 12\n(1) Also referred toaspulse skew.\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n22.12.22.32.42.52.62.72.82.93\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nT -□Free-Air□Temperature□- CA°V Failsafe□Threshold□-□VCC1-Vfs+\nVfs-V at□5□V□or□3.3□V,\nLoad□=□15□pF,\nAir□Flow□at□7/cf/m,\nLow-K□BoardCC\n01020304050\n0 2 4 6I -□Output□Current□-□mAO\nV -□Output□Voltage□-□VOV =□5□VCC\nV =□3.3□VCCLoad□=□15□pF,\nT =□25 CA°\n11.051.11.151.21.251.31.351.4\n-40 -25 -10 5 20 35 50 65 80 95 110 125Input□Voltage□Threshold□-□V\nT -□Free-Air□Temperature□- CA°5□V□Vth+\n3.3□V□Vth+\n5□V□Vth-\n3.3□V□Vth-Air□Flow□at□7□cf/m,\nLow-K□Board\n051015202530354045\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nT -□Free-Air□Temperature□- CA°Propagation□Delay□-□ns\nT =□25°C,\nLoad□=□15□pF,\nAll□ChannelsAC□3.3-V ,□tpHLtpLH\nM□3.3-V ,□tpHLtpLHC□5-V ,□tpHLtpLH\nM□5-V ,□tpHLtpLH\n051015202530354045\n0 25 50 75 100 125 150\nSignaling□Rate□-□MbpsI -□Supply□Current□-□mA/RMSCCT =□25°C,\nLoad□=□15□pF,\nAll□ChannelsA\n5-V□ICC2 3.3-V□ICC2\n3.3-V□ICC15-V□ICC1\n051015202530354045\n0 25 50 75 100 125 150\nSignaling□Rate□-□MbpsI -□Supply□Current□-□mA/RMSCCT =□25°C,\nLoad□=□15□pF,\nAll□ChannelsA\n5-V□ICC2\n3.3-V□ICC23.3-V□ICC15-V□ICC1\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n7.14 Typical Characteristics\nFigure 1.ISO7230C/M RMS Supply Current vsSignaling Figure 2.ISO7231C/M RMS Supply Current vsSignaling\nRate Rate\nFigure 3.Propagation Delay vsFree-Air Temperature Figure 4.Input Threshold Voltage vsFree-Air Temperature\nFigure 6.High-Level Output Current vsHigh-Level OutputFigure 5.VCC1Fail-Safe Threshold vsFree-Air Temperature\nVoltage\n14 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n05101520253035404550\n0 1 2 3 4 5I -□Output□Current□-□mAO\nV -□Output□Voltage□-□VOV =□5□VCCV =□3.3□VCCLoad□=□15□pF,\nT =□25 CA°\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nFigure 7.Low-Level Output Current vsLow-Level Output Voltage\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nInput\nGenerator50/c87OUT\nEN\nVOVI0 V\nISOLATION BARRIER CL\nNOTE ANOTE\nBVCCO\nInput\nGeneratorOUT\nEN\nVIIN\n3 V\nISOLATION BARRIERCL\nNOTE ANOTE\nB0 V0 V\n50% 0.5 V\ntPHZtPZHVOHVCC0 V\ntPLZt\nVOVIV /2CC\n0.5 V\nVOL50%PZLR = 1 k ±1%L/c87\n50/c87R = 1 k ±1%L/c87INVCC\nVCCO\nV /2CCV /2CC\nV /2CCVOVI\nVO\nIN OUT\nVOCLInput\nGenerator50/c87 VI\nNOTE A NOTE B\ntftr10%90%\n50%0 V\n50%VI\ntPLHtPHL\nVOH\nVOLISOLATION BARRIERVOVCCI\n50% 50%\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n8Parameter Measurement Information\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.Attheinput, a50-Ωresistor isrequired toterminate theInput Generator signal. Itisnot\nneeded inactual application.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 8.Switching Characteristic Test Circuit andVoltage Waveforms\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 9.Enable/Disable Propagation Delay Time Test Circuit andWaveform\n16 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nOUTTektronix\nHFS9009\nPATTERN\nGENERATORINDUT\nTektronix\n784DVCC\n0 V\nV /2C C\nJitter\nIsolation BarrierC = 0.1 F ±1%\nIN\nVOHor VOLOUTVCCI\n+ – VCMVCCOC = 0.1 F ±1% μ\nGNDO GNDIS1\n+\n–Pass-fail criteria –\noutput must remain\nstable.\nCLμ\nNote A\ntfsIN OUT\nISOLATION BARRIERIN = 0 VVCCIVI\nCL\nNOTE BVOVI\nVO 50%VCCI\n0 V\nVOH\nVOL2.7 V\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nParameter Measurement Information (continued)\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 10.Failsafe Delay Time Test Circuit andVoltage Waveforms\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 11.Common-Mode Transient Immunity Test Circuit\nNOTE: PRBS bitpattern runlength is216–1.Transition time is800ps.NRZ data input hasnomore than fiveconsecutive 1s\nor0s.\nFigure 12.Peak-to-Peak Eye-Pattern Jitter Test Circuit andVoltage Waveform\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nOSC\nPWM VREFLPF\nVREFDCLOUT\nIN0\n1SIsolation Barrier\nLow /c74 Frequency\nChannel\n(DC...100 kbps)\nHigh /c74 Frequency\nChannel\n(100 kbps...150 Mbps)\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n9Detailed Description\n9.1 Overview\nThe isolator inFigure 13isbased onacapacitive isolation barrier technique. The I/Ochannel ofthedevice\nconsists oftwointernal data channels, ahigh-frequency channel (HF) with abandwidth from 100kbps upto150\nMbps, and alow-frequency channel (LF) covering therange from 100 kbps down toDC. Inprinciple, asingle-\nended input signal entering theHF-channel issplit intoadifferential signal viatheinverter gate attheinput. The\nfollowing capacitor-resistor networks differentiate thesignal into transients, which then are converted into\ndifferential pulses bytwocomparators. The comparator outputs drive aNOR-gate flip-flop whose output feeds an\noutput multiplexer. Adecision logic (DCL) atthedriving output oftheflip-flop measures thedurations between\nsignal transients. Iftheduration between twoconsecutive transients exceeds acertain time limit, (asinthecase\nofalow-frequency signal), theDCL forces theoutput-multiplexer toswitch from thehigh- tothelow-frequency\nchannel.\nBecause low-frequency input signals require theinternal capacitors toassume prohibitively large values, these\nsignals arepulse-width modulated (PWM) with thecarrier frequency ofaninternal oscillator, thus creating a\nsufficiently high frequency signal, capable ofpassing thecapacitive barrier. Astheinput ismodulated, alow-pass\nfilter (LPF) isneeded toremove thehigh-frequency carrier from theactual data before passing itontotheoutput\nmultiplexer.\n9.2 Functional Block Diagram\nFigure 13.Conceptual Block Diagram ofaDigital Capacitive Isolator\n18 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n9.3 Feature Description\n9.3.1 Package Insulation andSafety-Related Specifications\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nL(I01) Minimum airgap(Clearance)(1)Shortest terminal-to-terminal distance through air 8 mm\nMinimum external tracking Shortest terminal-to-terminal distance across theL(I02) 8 mm(Creepage)(1)package surface\nTracking resistanceCTI DINEN60112 (VDE 0303-11); IEC60112 400 V(comparative tracking index)\nMinimum Internal GapDTI Distance through theinsulation 0.008 mm(Internal Clearance)\nInput tooutput, VIO=500V,TA=25°C >1012Ω\nRIO(2)Isolation resistance\nInput tooutput, VIO=500V,100°C≤TA≤TAmax >1011Ω\nCIO(2)Barrier capacitance Input tooutput VI=0.4sin(4E6πt) 2 pF\n(1) perJEDEC package dimensions.\n(2) Allpins oneach side ofthebarrier tiedtogether creating atwo-terminal device.\n9.3.2 Insulation Characteristics\nPARAMETER TEST CONDITIONS SPECIFICATION UNIT\nDINVVDE V0884-10 (VDE V0884-10):2006-12(1)\nVIORM Maximum repetitive peak isolation voltage 560 VPK\nMethod b1,VPR=VIORM x1.875,\nVPR Input tooutput testvoltage 100% production testwith t=1s, 1050 VPK\nPartial discharge <5pC\nVTEST =VIOTM,\nVIOTM Maximum transient isolation voltage t=60s(qualification), 4000 VPK\nt=1s(100% production)\nRS Isolation resistance VIO=500VatTS=150°C >109Ω\nPollution degree 2\nUL1577\nVTEST =VISO=2500 VRMS,t=60s\n(qualification),VISO Withstanding isolation voltage 2500 VRMSVTEST =1.2xVISO=3000 VRMS,t=1s(100%\nproduction)\n(1) Climatic classification 40/125/21\nTable 1.IEC60664-1 Ratings Table\nPARAMETER TEST CONDITIONS SPECIFICATION\nBasic isolation group Material group II\nRated mains voltage≤150VRMS I-IV\nInstallation classification\nRated mains voltage≤300VRMS I-III\n9.3.3 Regulatory Information\nVDE CSA UL\nCertified according toDINVVDE V0884-10Approved under CSA Component Recognized under UL1577 Component(VDE V0884-10):2006-12 andDINENAcceptance Notice 5AandIEC60950-1 Recognition Program61010-1 (VDE 0411-1):2011-07\nBasic insulation;4000 VPKIsolation rating;Maximum transient isolation voltage, 4000384VRMSBasic insulation working voltageVPK; Single protection, 2500 VRMSperCSA 60950-1-07+A1 andIEC60950-1Maximum repetitive peak isolation voltage,2ndEd.+A1560VPK\nFileNumber: 40016131 Master Contract Number: 220991 FileNumber: E181974\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n050100150200250300\n0 50 100 150 200\nT - Case Temperature - °CCSafety Limiting Current - mAV at 3.6 VCC1,2\nV at 5.5 VCC1,2\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n9.3.4 Safety Limiting Values\nSafety limiting intends toprevent potential damage totheisolation barrier upon failure ofinput oroutput circuitry.\nAfailure oftheIOcan allow lowresistance toground orthesupply and, without current limiting, dissipate\nsufficient power tooverheat thedieand damage theisolation barrier potentially leading tosecondary system\nfailures.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nθJA=168°C/W, VI=5.5V,TJ=170°C,TA=25°C 156 Safety input, output, or SOIC-IS mAsupply current 16 θJA=168°C/W, VI=3.6V,TJ=170°C,TA=25°C 239\nSOIC- 150 °CTS Maximum case temperature16\nThe safety-limiting constraint istheabsolute maximum junction temperature specified intheabsolute maximum\nratings table. The power dissipation and junction-to-air thermal impedance ofthedevice installed inthe\napplication hardware determines thejunction temperature. The assumed junction-to-air thermal resistance inthe\nThermal Characteristics table isthat ofadevice installed intheJESD51-3, Low Effective Thermal Conductivity\nTest Board forLeaded Surface Mount Packages andisconservative. The power istherecommended maximum\ninput voltage times thecurrent. The junction temperature isthen theambient temperature plus thepower times\nthejunction-to-air thermal resistance.\nFigure 14.SOIC-16 ΘJCThermal Derating Curve perVDE\n9.4 Device Functional Modes\nTable 2.Device Function Table ISO723x(1)\nINPUT OUTPUT ENABLE OUTPUTVCCI VCCO(INx) (ENx) (OUTx)\nH HorOpen H\nL HorOpen L\nPU PU\nX L Z\nOpen HorOpen H\nPD PU X HorOpen H\nPD PU X L Z\nX PD X X Undetermined\n(1) VCCI=Input-side VCC;VCCO=Output-side VCC;PU=Powered Up;PD=Powered Down; X=\nIrrelevant; H=High Level; L=Low Level\n20 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nINVCCI VCCI VCCIInput\n1 M/c87\n500/c87\nOUT8/c87\n13/c87VCCOOutputEnable\nVCCO\n500/c87VCCO\nENVCCO\n1 M/c87\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nFigure 15.Device I/OSchematics\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nVCC1 VCC2\nGND1 GND216\n13\n12\n2,8 9,15UCA0RXDP3.0\nUCA0TXD\n1611\n15\n4XOUT\nXIN5\n62\nMSP430\nF21321\n3\n4\n5\n70.1/c1dF 0.1/c1dF\nISO7231ISO-BARRIER\n4.7nF/\n2kVSM71210/c0d MELF0.1/c1dF\nDVssDVcc10/c1dF0.1/c1dFMBR0520L\nMBR0520L1:2.20.1/c1dF\n3\n1D2\nSN6501\nD1Vcc\n4,52\nGNDIN\nEN GNDOUT1 5\n2 3TPS7635010/c1dF\n10/c1dF\n10/c0d MELFVIN\n3.3V\n5VISO\nINA\nINB\nOUTC\nEN1OUTA\nOUTB\nINCSN65HVD\n3082ERE\nDE\nD\nR EN214\n101432 B\nAVCC\nGND0.1/c1dF\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nISO723x utilize single-ended TTL orCMOS-logic switching technologies. The supply voltage range isfrom 3.15\nVto5.5Vforboth supplies, VCC1andVCC2.When designing with digital isolators, itisimportant tokeep inmind\nthat due tothesingle-ended design structure, digital isolators donotconform toanyspecific interface standard\nandareonly intended forisolating single-ended CMOS orTTL digital signal lines. The isolator istypically placed\nbetween thedata controller (that is,μCorUART), and adata converter oralinetransceiver, regardless ofthe\ninterface type orstandard.\n10.2 Typical Application\nISO7231 combined with Texas Instruments\' mixed signal micro-controller, RS-485 transceiver, transformer driver,\nandvoltage regulator cancreate anisolated RS-485 system asshown inFigure 16.\nFigure 16.Isolated RS-485 Application Circuit\n10.2.1 Design Requirements\nUnlike optocouplers, which need external components toimprove performance, provide bias, orlimit current,\nISO723x only needs twoexternal bypass capacitors tooperate.\n22 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nOUTC\nNCOUTA\nOUTB\nINC\nNCGND2VCC20.1 µF\nEN\nGND2NCGND1\nGND10.1 µF\nVCC1\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\nTypical Application (continued)\n10.2.2 Detailed Design Procedure\nFigure 17.Typical ISO7230 Circuit Hook-up\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n10100\n0 250 500 750 1000\nWORKING□VOLTAGE□(V IORM)□--□VWORKING□LIFE□-- YEARSVIORM at□560-V\n28 Years\n880 120\nISO7231\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nOUTC\nNCOUTA\nOUTB\nINC\nNCGND2VCC20.1 µF\nEN2\nGND2EN1GND1\nGND10.1 µF\nVCC1\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\nTypical Application (continued)\nFigure 18.Typical ISO7231 Circuit Hook-up\n10.2.3 Application Curve\nFigure 19.Time Dependant Dielectric Breakdown Testing Results\n24 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\n10 mils\n10 mils40 milsFR-4\n/c30r ~ 4.5Keep this \nspace free \nfrom planes,\ntraces, pads, \nand viasGround plane\nPower plane\nLow-speed tracesHigh-speed traces\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nwww.ti.com SLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015\n11Power Supply Recommendations\nToensure reliable operation atalldata rates andsupply voltages, a0.1μFbypass capacitor isrecommended at\ninput and output supply pins (VCC1and VCC2).The capacitors should beplaced asclose tothesupply pins as\npossible. Ifonly asingle primary-side power supply isavailable inanapplication, isolated power can be\ngenerated forthesecondary-side with thehelp ofatransformer driver such asTexas Instruments SN6501 data\nsheet .Forsuch applications, detailed power supply design and transformer selection recommendations are\navailable inSN6501 data sheet (SLLSEA0 ).\n12Layout\n12.1 Layout Guidelines\nAminimum offourlayers isrequired toaccomplish alowEMI PCB design (see Figure 20).Layer stacking should\nbeinthefollowing order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency\nsignal layer.\n•Routing thehigh-speed traces onthetoplayer avoids theuse ofvias (and theintroduction oftheir\ninductances) andallows forclean interconnects between theisolator andthetransmitter andreceiver circuits\nofthedata link.\n•Placing asolid ground plane next tothehigh-speed signal layer establishes controlled impedance for\ntransmission lineinterconnects andprovides anexcellent low-inductance path forthereturn current flow.\n•Placing thepower plane next totheground plane creates additional high-frequency bypass capacitance of\napproximately 100pF/in2.\n•Routing theslower speed control signals onthebottom layer allows forgreater flexibility asthese signal links\nusually have margin totolerate discontinuities such asvias.\nIfanadditional supply voltage plane orsignal layer isneeded, add asecond power/ground plane system tothe\nstack tokeep itsymmetrical. This makes thestack mechanically stable and prevents itfrom warping. Also the\npower andground plane ofeach power system canbeplaced closer together, thus increasing thehigh-frequency\nbypass capacitance significantly. Fordetailed layout recommendations, see Application Note SLLA284 ,Digital\nIsolator Design Guide .\n12.1.1 PCB Material\nFordigital circuit boards operating below 150Mbps, (orriseandfalltimes higher than 1ns),andtrace lengths of\nupto10inches, use standard FR-4 epoxy-glass asPCB material. FR-4 (Flame Retardant 4)meets the\nrequirements ofUnderwriters Laboratories UL94-V0, and ispreferred over cheaper alternatives due toitslower\ndielectric losses athigh frequencies, less moisture absorption, greater strength and stiffness, and itsself-\nextinguishing flammability-characteristics.\n12.2 Layout Example\nFigure 20.Recommended Layer Stack\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nISO7230C ,ISO7230M ,ISO7231C ,ISO7231M\nSLLS867K –SEPTEMBER 2007 –REVISED OCTOBER 2015 www.ti.com\n13Device andDocumentation Support\n13.1 Related Documentation\n•High-Voltage Lifetime oftheISO72x Family ofDigital Isolators ,SLLA197\n•ISO72x Digital Isolator Magnetic-Field Immunity ,SLLA181\n•SN6501 Transformer Driver forIsolated Power Supplies ,SLLSEA0\n•Digital Isolator Design Guide ,SLLA284\n•Isolation Glossary ,SLLA353\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 3.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nISO7230C Click here Click here Click here Click here Click here\nISO7230M Click here Click here Click here Click here Click here\nISO7231C Click here Click here Click here Click here Click here\nISO7231M Click here Click here Click here Click here Click here\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n26 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: ISO7230C ISO7230M ISO7231C ISO7231M\nwww.ti.comPACKAGE OUTLINE\nC\n TYP10.63\n9.97\n2.65 MAX14X 1.27\n16X 0.51\n0.312X\n8.89\n TYP0.380.25\n0\n- 80.30.1\n(1.4)0.25\nGAGE PLANE\n1.270.40A\nNOTE 310.510.1\nB\nNOTE 47.67.4\n4221009/A   08/2013SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.5. Reference JEDEC registration MO-013, variation AA. 116\n0.25 CA B98PIN 1 IDAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.75)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND (9.3)14X (1.27)16X (1.65)\n16X (0.6)\n14X (1.27)16X (2)\n16X (0.6)\n4221009/A   08/2013SOIC - 2.65 mm max height DW0016B\nSOIC\nSYMM\nSYMMSEEDETAILS\n1\n8 916\nSYMM\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:4XSYMM\n1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGESEEDETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.65)\n16X (0.6)\n14X (1.27)\n(9.75)16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4221009/A   08/2013SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n8 916\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:4XSYMM\nSYMM1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGE\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Jun-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7230CDW LIFEBUY SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7230C\nISO7230CDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7230CSamples\nISO7230MDW LIFEBUY SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7230M\nISO7230MDWR LIFEBUY SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7230M\nISO7231CDW LIFEBUY SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231C\nISO7231CDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231CSamples\nISO7231CDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231CSamples\nISO7231MDW LIFEBUY SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231M\nISO7231MDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231MSamples\nISO7231MDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7231MSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Jun-2023\n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ISO7231C :\n•Automotive : ISO7231C-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nISO7230CDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7230MDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7231CDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7231MDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nISO7230CDWR SOIC DW 162000 350.0 350.0 43.0\nISO7230MDWR SOIC DW 162000 350.0 350.0 43.0\nISO7231CDWR SOIC DW 162000 350.0 350.0 43.0\nISO7231MDWR SOIC DW 162000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nISO7230CDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7230MDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7231CDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7231MDW DW SOIC 16 40 506.98 12.7 4826 6.6\nPack Materials-Page 3\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ISO7230CDWR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VCC1, VCC2): 3.15V to 5.5V
  - Maximum Repetitive Peak Isolation Voltage (VIORM): 560 VPK
  - Withstanding Isolation Voltage: 2500 VRMS for 1 minute

- **Current Ratings:**
  - Output Current (IO): ±15 mA
  - Quiescent Supply Current (ICC): 
    - ISO7230C: 7 mA (typical at 25 Mbps)
    - ISO7231C: 11 mA (typical at 25 Mbps)

- **Power Consumption:**
  - Power Dissipation: 220 mW at VCC1 = VCC2 = 5.5V, TJ = 150°C

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - SOIC (16-pin)

- **Special Features:**
  - 4-kV ESD protection
  - High-speed operation with signaling rates of 25 Mbps and 150 Mbps
  - Low channel-to-channel output skew (1 ns max at 150 Mbps)
  - Low pulse-width distortion (2 ns max)
  - Common-mode transient immunity (CMTI): 25 kV/μs to 50 kV/μs

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The ISO7230CDWR is a high-speed, triple-channel digital isolator designed to provide galvanic isolation between different parts of a system. It utilizes capacitive isolation technology, which allows for high-speed data transmission while blocking high voltage and noise. The device features logic input and output buffers separated by a silicon dioxide isolation barrier, making it suitable for applications requiring isolation of digital signals.

**Typical Applications:**
- **Industrial Fieldbus:** Used in communication systems to isolate different segments of the network.
- **Computer Peripheral Interface:** Provides isolation for data lines in computer peripherals.
- **Servo Control Interface:** Isolates control signals in servo systems to prevent ground loops.
- **Data Acquisition Systems:** Ensures safe and reliable data transfer in measurement systems.
- **Isolated RS-485 Systems:** Can be used in conjunction with RS-485 transceivers for isolated communication.

This component is particularly useful in environments where high electromagnetic interference (EMI) is present, as it helps to maintain signal integrity while protecting sensitive components from high voltage spikes.