<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v</a>
defines: 
time_elapsed: 0.372s
ram usage: 14564 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v</a>
module bsg_cache_to_test_dram_rx_reorder (
	core_clk_i,
	core_reset_i,
	dram_v_i,
	dram_data_i,
	dram_ch_addr_i,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i
);
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dma_data_width_p = 24;
	parameter [_sv2v_width_dma_data_width_p - 1:0] dma_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_data_width_p = 24;
	parameter [_sv2v_width_dram_data_width_p - 1:0] dram_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_channel_addr_width_p = 24;
	parameter [_sv2v_width_dram_channel_addr_width_p - 1:0] dram_channel_addr_width_p = &#34;inv&#34;;
	parameter num_req_lp = (block_size_in_words_p * data_width_p) / dram_data_width_p;
	parameter lg_num_req_lp = (num_req_lp == 1 ? 1 : $clog2(num_req_lp));
	parameter dram_data_byte_offset_width_lp = ((dram_data_width_p &gt;&gt; 3) == 1 ? 1 : $clog2(dram_data_width_p &gt;&gt; 3));
	input core_clk_i;
	input core_reset_i;
	input dram_v_i;
	input [dram_data_width_p - 1:0] dram_data_i;
	input [dram_channel_addr_width_p - 1:0] dram_ch_addr_i;
	output wire [dma_data_width_p - 1:0] dma_data_o;
	output wire dma_data_v_o;
	input dma_data_ready_i;
	wire piso_ready_lo;
	reg piso_v_li;
	reg [dram_data_width_p - 1:0] piso_data_li;
	bsg_parallel_in_serial_out #(
		.width_p(dma_data_width_p),
		.els_p(dram_data_width_p / dma_data_width_p)
	) piso(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.valid_i(piso_v_li),
		.data_i(piso_data_li),
		.ready_and_o(piso_ready_lo),
		.valid_o(dma_data_v_o),
		.data_o(dma_data_o),
		.yumi_i(dma_data_v_o &amp; dma_data_ready_i)
	);
	generate
		if (num_req_lp == 1) begin : req1
			always @(*) piso_data_li = dram_data_i;
			always @(*) piso_v_li = dram_v_i;
			wire unused = |dram_ch_addr_i;
			always @(negedge core_clk_i)
				if (~core_reset_i &amp; dram_v_i)
					;
		end
		else begin : reqn
			wire [lg_num_req_lp - 1:0] req_num = dram_ch_addr_i[dram_data_byte_offset_width_lp+:lg_num_req_lp];
			reg [dram_data_width_p - 1:0] data_buffer_r [num_req_lp - 1:0];
			reg [num_req_lp - 1:0] data_buffer_v_r;
			reg counter_clear;
			reg counter_up;
			wire [lg_num_req_lp - 1:0] count_r;
			bsg_counter_clear_up #(
				.max_val_p(num_req_lp - 1),
				.init_val_p(0)
			) c0(
				.clk_i(core_clk_i),
				.reset_i(core_reset_i),
				.clear_i(counter_clear),
				.up_i(counter_up),
				.count_o(count_r)
			);
			reg clear_buffer;
			reg write_buffer;
			always @(*) begin
				piso_v_li = 1&#39;b0;
				piso_data_li = dram_data_i;
				counter_clear = 1&#39;b0;
				counter_up = 1&#39;b0;
				clear_buffer = 1&#39;b0;
				write_buffer = 1&#39;b0;
				if (count_r == (num_req_lp - 1)) begin
					piso_v_li = data_buffer_v_r[count_r] | ((req_num == count_r) &amp; dram_v_i);
					piso_data_li = (data_buffer_v_r[count_r] ? data_buffer_r[count_r] : dram_data_i);
					counter_clear = piso_ready_lo &amp; (data_buffer_v_r[count_r] | ((req_num == count_r) &amp; dram_v_i));
					write_buffer = ~piso_ready_lo &amp; dram_v_i;
					clear_buffer = piso_ready_lo &amp; (data_buffer_v_r[count_r] | ((req_num == count_r) &amp; dram_v_i));
				end
				else begin
					piso_v_li = data_buffer_v_r[count_r] | ((req_num == count_r) &amp; dram_v_i);
					piso_data_li = (data_buffer_v_r[count_r] ? data_buffer_r[count_r] : dram_data_i);
					counter_up = piso_ready_lo &amp; (data_buffer_v_r[count_r] | ((req_num == count_r) &amp; dram_v_i));
					write_buffer = dram_v_i &amp; ((req_num != count_r) | ~piso_ready_lo);
				end
			end
			always @(posedge core_clk_i)
				if (core_reset_i)
					data_buffer_v_r &lt;= {num_req_lp {1&#39;sb0}};
				else if (clear_buffer)
					data_buffer_v_r &lt;= {num_req_lp {1&#39;sb0}};
				else if (write_buffer) begin
					data_buffer_v_r[req_num] &lt;= 1&#39;b1;
					data_buffer_r[req_num] &lt;= dram_data_i;
				end
		end
	endgenerate
endmodule

</pre>
</body>