<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › siimage.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>siimage.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2001-2002	Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Copyright (C) 2003		Red Hat</span>
<span class="cm"> * Copyright (C) 2007-2008	MontaVista Software, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2008	Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> *  May be copied or modified under the terms of the GNU General Public License</span>
<span class="cm"> *</span>
<span class="cm"> *  Documentation for CMD680:</span>
<span class="cm"> *  http://gkernel.sourceforge.net/specs/sii/sii-0680a-v1.31.pdf.bz2</span>
<span class="cm"> *</span>
<span class="cm"> *  Documentation for SiI 3112:</span>
<span class="cm"> *  http://gkernel.sourceforge.net/specs/sii/3112A_SiI-DS-0095-B2.pdf.bz2</span>
<span class="cm"> *</span>
<span class="cm"> *  Errata and other documentation only available under NDA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  FAQ Items:</span>
<span class="cm"> *	If you are using Marvell SATA-IDE adapters with Maxtor drives</span>
<span class="cm"> *	ensure the system is set up for ATA100/UDMA5, not UDMA6.</span>
<span class="cm"> *</span>
<span class="cm"> *	If you are using WD drives with SATA bridges you must set the</span>
<span class="cm"> *	drive to &quot;Single&quot;. &quot;Master&quot; will hang.</span>
<span class="cm"> *</span>
<span class="cm"> *	If you have strange problems with nVidia chipset systems please</span>
<span class="cm"> *	see the SI support documentation and update your system BIOS</span>
<span class="cm"> *	if necessary</span>
<span class="cm"> *</span>
<span class="cm"> *  The Dell DRAC4 has some interesting features including effectively hot</span>
<span class="cm"> *  unplugging/replugging the virtual CD interface when the DRAC is reset.</span>
<span class="cm"> *  This often causes drivers/ide/siimage to panic but is ok with the rather</span>
<span class="cm"> *  smarter code in libata.</span>
<span class="cm"> *</span>
<span class="cm"> * TODO:</span>
<span class="cm"> * - VDMA support</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;siimage&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *	pdev_is_sata		-	check if device is SATA</span>
<span class="cm"> *	@pdev:	PCI device to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Returns true if this is a SATA controller</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pdev_is_sata</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_BLK_DEV_IDE_SATA</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SII_3112</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SII_1210SA</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SII_680</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	is_sata			-	check if hwif is SATA</span>
<span class="cm"> *	@hwif:	interface to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Returns true if this is a SATA controller</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">is_sata</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pdev_is_sata</span><span class="p">(</span><span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	siimage_selreg		-	return register base</span>
<span class="cm"> *	@hwif: interface</span>
<span class="cm"> *	@r: config offset</span>
<span class="cm"> *</span>
<span class="cm"> *	Turn a config register offset into the right address in either</span>
<span class="cm"> *	PCI space or MMIO space to access the control register in question</span>
<span class="cm"> *	Thankfully this is a configuration operation, so isn&#39;t performance</span>
<span class="cm"> *	critical.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">siimage_selreg</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">+=</span> <span class="mh">0xA0</span> <span class="o">+</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">base</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	siimage_seldev		-	return register base</span>
<span class="cm"> *	@hwif: interface</span>
<span class="cm"> *	@r: config offset</span>
<span class="cm"> *</span>
<span class="cm"> *	Turn a config register offset into the right address in either</span>
<span class="cm"> *	PCI space or MMIO space to access the control register in question</span>
<span class="cm"> *	including accounting for the unit shift.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">siimage_seldev</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span>			<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">+=</span> <span class="mh">0xA0</span> <span class="o">+</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">base</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">&lt;&lt;</span> <span class="n">unit</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">base</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">sil_ioread8</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readb</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">sil_ioread16</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readw</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_iowrite8</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_iowrite16</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_iowrite32</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_udma_filter		-	compute UDMA mask</span>
<span class="cm"> *	@drive: IDE device</span>
<span class="cm"> *</span>
<span class="cm"> *	Compute the available UDMA speeds for the device on the interface.</span>
<span class="cm"> *</span>
<span class="cm"> *	For the CMD680 this depends on the clocking mode (scsc), for the</span>
<span class="cm"> *	SI3112 SATA controller life is a bit simpler.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">sil_pata_udma_filter</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scsc</span><span class="p">,</span> <span class="n">mask</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">+=</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x4A</span> <span class="o">:</span> <span class="mh">0x8A</span><span class="p">;</span>

	<span class="n">scsc</span> <span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">scsc</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x10</span>:	<span class="cm">/* 133 */</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x20</span>:	<span class="cm">/* 2xPCI */</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x00</span>:	<span class="cm">/* 100 */</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> 	<span class="cm">/* Disabled ? */</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">sil_sata_udma_filter</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_PROD</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">strstr</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Maxtor&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">ATA_UDMA5</span> <span class="o">:</span> <span class="n">ATA_UDMA6</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_set_pio_mode	-	set host controller for PIO mode</span>
<span class="cm"> *	@hwif: port</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	Load the timing settings for this device mode into the</span>
<span class="cm"> *	controller.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">tf_speed</span><span class="p">[]</span>   <span class="o">=</span> <span class="p">{</span> <span class="mh">0x328a</span><span class="p">,</span> <span class="mh">0x2283</span><span class="p">,</span> <span class="mh">0x1281</span><span class="p">,</span> <span class="mh">0x10c3</span><span class="p">,</span> <span class="mh">0x10c1</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">data_speed</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x328a</span><span class="p">,</span> <span class="mh">0x2283</span><span class="p">,</span> <span class="mh">0x1104</span><span class="p">,</span> <span class="mh">0x10c3</span><span class="p">,</span> <span class="mh">0x10c1</span> <span class="p">};</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">pair</span>	<span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">speedt</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">speedp</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span>	<span class="o">=</span> <span class="n">siimage_seldev</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tfaddr</span>	<span class="o">=</span> <span class="n">siimage_selreg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span>	<span class="mh">0x02</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tf_pio</span>		<span class="o">=</span> <span class="n">pio</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mmio</span>			<span class="o">=</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">addr_mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="p">(</span><span class="n">mmio</span> <span class="o">?</span> <span class="mh">0xF4</span> <span class="o">:</span> <span class="mh">0x84</span><span class="p">)</span>
						<span class="o">:</span> <span class="p">(</span><span class="n">mmio</span> <span class="o">?</span> <span class="mh">0xB4</span> <span class="o">:</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">mode</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span>			<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* trim *taskfile* PIO to the slowest of the master/slave */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">pair_pio</span> <span class="o">=</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pair_pio</span> <span class="o">&lt;</span> <span class="n">tf_pio</span><span class="p">)</span>
			<span class="n">tf_pio</span> <span class="o">=</span> <span class="n">pair_pio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* cheat for now and use the docs */</span>
	<span class="n">speedp</span> <span class="o">=</span> <span class="n">data_speed</span><span class="p">[</span><span class="n">pio</span><span class="p">];</span>
	<span class="n">speedt</span> <span class="o">=</span> <span class="n">tf_speed</span><span class="p">[</span><span class="n">tf_pio</span><span class="p">];</span>

	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">speedp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">speedt</span><span class="p">,</span> <span class="n">tfaddr</span><span class="p">);</span>

	<span class="cm">/* now set up IORDY */</span>
	<span class="n">speedp</span> <span class="o">=</span> <span class="n">sil_ioread16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tfaddr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">speedp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x200</span><span class="p">;</span>

	<span class="n">mode</span> <span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">addr_mask</span><span class="p">);</span>
	<span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">unit</span> <span class="o">?</span> <span class="mh">0x30</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ide_pio_need_iordy</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">speedp</span> <span class="o">|=</span> <span class="mh">0x200</span><span class="p">;</span>
		<span class="n">mode</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x10</span> <span class="o">:</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">speedp</span><span class="p">,</span> <span class="n">tfaddr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">sil_iowrite8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">addr_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_set_dma_mode	-	set host controller for DMA mode</span>
<span class="cm"> *	@hwif: port</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	Tune the SiI chipset for the desired DMA mode.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">ultra6</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">ultra5</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0C</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">dma</span><span class="p">[]</span>	 <span class="o">=</span> <span class="p">{</span> <span class="mh">0x2208</span><span class="p">,</span> <span class="mh">0x10C2</span><span class="p">,</span> <span class="mh">0x10C1</span> <span class="p">};</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ultra</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">multi</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">unit</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mmio</span>			<span class="o">=</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scsc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">addr_mask</span>	<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="p">(</span><span class="n">mmio</span> <span class="o">?</span> <span class="mh">0xF4</span> <span class="o">:</span> <span class="mh">0x84</span><span class="p">)</span>
						<span class="o">:</span> <span class="p">(</span><span class="n">mmio</span> <span class="o">?</span> <span class="mh">0xB4</span> <span class="o">:</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ma</span>	<span class="o">=</span> <span class="n">siimage_seldev</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ua</span>	<span class="o">=</span> <span class="n">siimage_seldev</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="n">scsc</span>  <span class="o">=</span> <span class="n">sil_ioread8</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">mmio</span> <span class="o">?</span> <span class="mh">0x4A</span> <span class="o">:</span> <span class="mh">0x8A</span><span class="p">));</span>
	<span class="n">mode</span>  <span class="o">=</span> <span class="n">sil_ioread8</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">addr_mask</span><span class="p">);</span>
	<span class="n">multi</span> <span class="o">=</span> <span class="n">sil_ioread16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
	<span class="n">ultra</span> <span class="o">=</span> <span class="n">sil_ioread16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ua</span><span class="p">);</span>

	<span class="n">mode</span>  <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">unit</span> <span class="o">?</span> <span class="mh">0x30</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">ultra</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3F</span><span class="p">;</span>
	<span class="n">scsc</span> <span class="o">=</span> <span class="p">((</span><span class="n">scsc</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x00</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">scsc</span> <span class="o">=</span> <span class="n">is_sata</span><span class="p">(</span><span class="n">hwif</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="n">scsc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">multi</span>  <span class="o">=</span> <span class="n">dma</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">ultra</span> <span class="o">|=</span> <span class="n">scsc</span> <span class="o">?</span> <span class="n">ultra6</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">]</span> <span class="o">:</span>
				<span class="n">ultra5</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">];</span>
		<span class="n">mode</span>  <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x30</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">multi</span> <span class="o">=</span> <span class="n">dma</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">];</span>
		<span class="n">mode</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x20</span> <span class="o">:</span> <span class="mh">0x02</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sil_iowrite8</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">addr_mask</span><span class="p">);</span>
	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">multi</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ultra</span><span class="p">,</span> <span class="n">ua</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_test_irq</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span>	<span class="o">=</span> <span class="n">siimage_selreg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">val</span>			<span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* Return 1 if INTRQ asserted */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	siimage_mmio_dma_test_irq	-	check we caused an IRQ</span>
<span class="cm"> *	@drive: drive we are testing</span>
<span class="cm"> *</span>
<span class="cm"> *	Check if we caused an IDE DMA interrupt. We may also have caused</span>
<span class="cm"> *	SATA status interrupts, if so we clean them up and continue.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">siimage_mmio_dma_test_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sata_error_addr</span>
		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sata_scr</span><span class="p">[</span><span class="n">SATA_ERROR_OFFSET</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sata_error_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ext_stat</span>		<span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">));</span>
		<span class="n">u8</span> <span class="n">watchdog</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ext_stat</span> <span class="o">&amp;</span> <span class="p">((</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x40</span> <span class="o">:</span> <span class="mh">0x10</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">sata_error</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sata_error_addr</span><span class="p">);</span>

			<span class="n">writel</span><span class="p">(</span><span class="n">sata_error</span><span class="p">,</span> <span class="n">sata_error_addr</span><span class="p">);</span>
			<span class="n">watchdog</span> <span class="o">=</span> <span class="p">(</span><span class="n">sata_error</span> <span class="o">&amp;</span> <span class="mh">0x00680000</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: sata_error = 0x%08x, &quot;</span>
				<span class="s">&quot;watchdog = %d, %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">sata_error</span><span class="p">,</span> <span class="n">watchdog</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">watchdog</span> <span class="o">=</span> <span class="p">(</span><span class="n">ext_stat</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">ext_stat</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ext_stat</span> <span class="o">&amp;</span> <span class="mh">0x0404</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">watchdog</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* return 1 if INTR asserted */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">readb</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">siimage_dma_test_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">&amp;</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">siimage_mmio_dma_test_irq</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ide_dma_test_irq</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_sata_reset_poll	-	wait for SATA reset</span>
<span class="cm"> *	@drive: drive we are resetting</span>
<span class="cm"> *</span>
<span class="cm"> *	Poll the SATA phy and see whether it has come back from the dead</span>
<span class="cm"> *	yet.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_sata_reset_poll</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sata_status_addr</span>
		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sata_scr</span><span class="p">[</span><span class="n">SATA_STATUS_OFFSET</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sata_status_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SATA Status is available only when in MMIO mode */</span>
		<span class="n">u32</span> <span class="n">sata_stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sata_status_addr</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">sata_stat</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: reset phy dead, status=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					    <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">sata_stat</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_sata_pre_reset	-	reset hook</span>
<span class="cm"> *	@drive: IDE device being reset</span>
<span class="cm"> *</span>
<span class="cm"> *	For the SATA devices we need to handle recalibration/geometry</span>
<span class="cm"> *	differently</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_sata_pre_reset</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">media</span> <span class="o">==</span> <span class="n">ide_disk</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drive</span><span class="o">-&gt;</span><span class="n">special_flags</span> <span class="o">&amp;=</span>
			<span class="o">~</span><span class="p">(</span><span class="n">IDE_SFLAG_SET_GEOMETRY</span> <span class="o">|</span> <span class="n">IDE_SFLAG_RECALIBRATE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	init_chipset_siimage	-	set up an SI device</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform the initial PCI set up for this device. Attempt to switch</span>
<span class="cm"> *	to 133 MHz clocking if the system isn&#39;t already set up to do it.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_siimage</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="n">scsc_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="n">rev</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">255</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioaddr</span><span class="p">)</span>
		<span class="n">pci_set_master</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioaddr</span> <span class="o">&amp;&amp;</span> <span class="n">pdev_is_sata</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">tmp32</span><span class="p">,</span> <span class="n">irq_mask</span><span class="p">;</span>

		<span class="cm">/* make sure IDE0/1 interrupts are not masked */</span>
		<span class="n">irq_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">tmp32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp32</span> <span class="o">&amp;</span> <span class="n">irq_mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp32</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">irq_mask</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">tmp32</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">);</span>
			<span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">);</span> <span class="cm">/* flush */</span>
		<span class="p">}</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x148</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x1C8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">sil_iowrite8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xB4</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">sil_iowrite8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xF4</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0x84</span><span class="p">);</span>

	<span class="n">scsc_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0x4A</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0x8A</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">scsc_addr</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00</span>:
		<span class="cm">/* On 100 MHz clocking, try and switch to 133 MHz */</span>
		<span class="n">sil_iowrite8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">scsc_addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="cm">/* Clocking is disabled, attempt to force 133MHz clocking. */</span>
		<span class="n">sil_iowrite8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">scsc_addr</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x10</span>:
		<span class="cm">/* On 133Mhz clocking. */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x20</span>:
		<span class="cm">/* On PCIx2 clocking. */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">scsc_addr</span><span class="p">);</span>

	<span class="n">sil_iowrite8</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span>       <span class="mh">0x72</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xA1</span><span class="p">);</span>
	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>     <span class="mh">0x328A</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xA2</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x62DD62DD</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xA4</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x43924392</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xA8</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40094009</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xAC</span><span class="p">);</span>
	<span class="n">sil_iowrite8</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span>       <span class="mh">0x72</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xE1</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0xB1</span><span class="p">);</span>
	<span class="n">sil_iowrite16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>     <span class="mh">0x328A</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xE2</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0xB2</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x62DD62DD</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xE4</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0xB4</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x43924392</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xE8</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0xB8</span><span class="p">);</span>
	<span class="n">sil_iowrite32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40094009</span><span class="p">,</span> <span class="n">base</span> <span class="o">?</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0xEC</span><span class="p">)</span> <span class="o">:</span> <span class="mh">0xBC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;&amp;</span> <span class="n">pdev_is_sata</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0xFFFF0000</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x108</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0xFFFF0000</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x188</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x00680000</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x148</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x00680000</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mh">0x1C8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* report the clocking mode of the controller */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev_is_sata</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">clk_str</span><span class="p">[]</span> <span class="o">=</span>
			<span class="p">{</span> <span class="s">&quot;== 100&quot;</span><span class="p">,</span> <span class="s">&quot;== 133&quot;</span><span class="p">,</span> <span class="s">&quot;== 2X PCI&quot;</span><span class="p">,</span> <span class="s">&quot;DISABLED!&quot;</span> <span class="p">};</span>

		<span class="n">tmp</span> <span class="o">&gt;&gt;=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: BASE CLOCK %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">clk_str</span><span class="p">[</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	init_mmio_iops_siimage	-	set up the iops for MMIO</span>
<span class="cm"> *	@hwif: interface to set up</span>
<span class="cm"> *</span>
<span class="cm"> *	The basic setup here is fairly simple, we can use standard MMIO</span>
<span class="cm"> *	operations. However we do have to set the taskfile register offsets</span>
<span class="cm"> *	by hand as there isn&#39;t a standard defined layout for them this time.</span>
<span class="cm"> *</span>
<span class="cm"> *	The hardware supports buffered taskfiles and also some rather nice</span>
<span class="cm"> *	extended PRD tables. For better SI3112 support use the libata driver</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">init_mmio_iops_siimage</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span>	<span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">addr</span>		<span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ch</span>			<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_io_ports</span> <span class="o">*</span><span class="n">io_ports</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Fill in the basic hwif bits</span>
<span class="cm">	 */</span>
	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span>	<span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Now set up the hw. We have to do this ourselves as the</span>
<span class="cm">	 *	MMIO layout isn&#39;t the same as the standard port based I/O.</span>
<span class="cm">	 */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">io_ports</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">io_ports</span><span class="p">));</span>

	<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="mh">0xC0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="mh">0x80</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	The buffered task file doesn&#39;t have status/control, so we</span>
<span class="cm">	 *	can&#39;t currently use it sanely since we want to use LBA48 mode.</span>
<span class="cm">	 */</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">data_addr</span>	<span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">error_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">nsect_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">lbal_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">lbam_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">lbah_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">device_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">status_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">ctl_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">10</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev_is_sata</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="p">)</span>
			<span class="n">base</span> <span class="o">+=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sata_scr</span><span class="p">[</span><span class="n">SATA_STATUS_OFFSET</span><span class="p">]</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x104</span><span class="p">;</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sata_scr</span><span class="p">[</span><span class="n">SATA_ERROR_OFFSET</span><span class="p">]</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x108</span><span class="p">;</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sata_scr</span><span class="p">[</span><span class="n">SATA_CONTROL_OFFSET</span><span class="p">]</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">?</span> <span class="mh">0x08</span> <span class="o">:</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">is_dev_seagate_sata</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">s</span>	<span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_PROD</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="n">len</span>	<span class="o">=</span> <span class="n">strnlen</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">ATA_ID_PROD_LEN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;ST&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">)))</span>
		<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">s</span> <span class="o">+</span> <span class="n">len</span> <span class="o">-</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;AS&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span> <span class="o">||</span>
		    <span class="p">(</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">s</span> <span class="o">+</span> <span class="n">len</span> <span class="o">-</span> <span class="mi">3</span><span class="p">,</span> <span class="s">&quot;ASL&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: applying pessimistic Seagate &quot;</span>
					 <span class="s">&quot;errata fix</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_quirkproc		-	post probe fixups</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	Called after drive probe we use this to decide whether the</span>
<span class="cm"> *	Seagate fixup must be applied. This used to be in init_iops but</span>
<span class="cm"> *	that can occur before we know what drives are present.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_quirkproc</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>

	<span class="cm">/* Try and rise the rqsize */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_sata</span><span class="p">(</span><span class="n">hwif</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">is_dev_seagate_sata</span><span class="p">(</span><span class="n">drive</span><span class="p">))</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">rqsize</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	init_iops_siimage	-	set up iops</span>
<span class="cm"> *	@hwif: interface to set up</span>
<span class="cm"> *</span>
<span class="cm"> *	Do the basic setup for the SIIMAGE hardware interface</span>
<span class="cm"> *	and then do the MMIO setup if we can. This is the first</span>
<span class="cm"> *	look in we get for setting up the hwif so that we</span>
<span class="cm"> *	can get the iops right before using them.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">init_iops_siimage</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">hwif_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* Pessimal until we finish probing */</span>
	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">rqsize</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">init_mmio_iops_siimage</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_cable_detect	-	cable detection</span>
<span class="cm"> *	@hwif: interface to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Check for the presence of an ATA66 capable cable on the interface.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">sil_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span>	<span class="o">=</span> <span class="n">siimage_selreg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">ata66</span>		<span class="o">=</span> <span class="n">sil_ioread8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ata66</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="o">?</span> <span class="n">ATA_CBL_PATA80</span> <span class="o">:</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">sil_pata_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">sil_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">sil_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">quirkproc</span>		<span class="o">=</span> <span class="n">sil_quirkproc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">test_irq</span>		<span class="o">=</span> <span class="n">sil_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">udma_filter</span>		<span class="o">=</span> <span class="n">sil_pata_udma_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sil_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">sil_sata_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">sil_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">sil_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_poll</span>		<span class="o">=</span> <span class="n">sil_sata_reset_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pre_reset</span>		<span class="o">=</span> <span class="n">sil_sata_pre_reset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">quirkproc</span>		<span class="o">=</span> <span class="n">sil_quirkproc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">test_irq</span>		<span class="o">=</span> <span class="n">sil_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">udma_filter</span>		<span class="o">=</span> <span class="n">sil_sata_udma_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sil_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_dma_ops</span> <span class="n">sil_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_host_set</span>		<span class="o">=</span> <span class="n">ide_dma_host_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_setup</span>		<span class="o">=</span> <span class="n">ide_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_start</span>		<span class="o">=</span> <span class="n">ide_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_end</span>		<span class="o">=</span> <span class="n">ide_dma_end</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_test_irq</span>		<span class="o">=</span> <span class="n">siimage_dma_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_timer_expiry</span>	<span class="o">=</span> <span class="n">ide_dma_sff_timer_expiry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_lost_irq</span>		<span class="o">=</span> <span class="n">ide_dma_lost_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_sff_read_status</span>	<span class="o">=</span> <span class="n">ide_dma_sff_read_status</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define DECLARE_SII_DEV(p_ops)				\</span>
<span class="cp">	{						\</span>
<span class="cp">		.name		= DRV_NAME,		\</span>
<span class="cp">		.init_chipset	= init_chipset_siimage,	\</span>
<span class="cp">		.init_iops	= init_iops_siimage,	\</span>
<span class="cp">		.port_ops	= p_ops,		\</span>
<span class="cp">		.dma_ops	= &amp;sil_dma_ops,		\</span>
<span class="cp">		.pio_mask	= ATA_PIO4,		\</span>
<span class="cp">		.mwdma_mask	= ATA_MWDMA2,		\</span>
<span class="cp">		.udma_mask	= ATA_UDMA6,		\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">siimage_chipsets</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 0: SiI680 */</span>  <span class="n">DECLARE_SII_DEV</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil_pata_port_ops</span><span class="p">),</span>
	<span class="cm">/* 1: SiI3112 */</span> <span class="n">DECLARE_SII_DEV</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil_sata_port_ops</span><span class="p">)</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	siimage_init_one	-	PCI layer discovery entry</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *	@id: ident table entry</span>
<span class="cm"> *</span>
<span class="cm"> *	Called by the PCI code when it finds an SiI680 or SiI3112 controller.</span>
<span class="cm"> *	We then use the IDE PCI generic helper to do most of the work.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">siimage_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				      <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">bar5</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">barsize</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">BA5_EN</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">siimage_chipsets</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="kt">int</span> <span class="n">first</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot;: For full SATA support you &quot;</span>
				<span class="s">&quot;should use the libata sata_sil module.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">first</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_NO_ATAPI_DMA</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">BA5_EN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">BA5_EN</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="o">||</span> <span class="n">bar5</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		* Drop back to PIO if we can&#39;t map the MMIO. Some systems</span>
<span class="cm">		* seem to get terminally confused in the PCI spaces.</span>
<span class="cm">		*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">bar5</span><span class="p">,</span> <span class="n">barsize</span><span class="p">,</span> <span class="n">d</span><span class="p">.</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: MMIO ports not &quot;</span>
				<span class="s">&quot;available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ioaddr</span> <span class="o">=</span> <span class="n">pci_ioremap_bar</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ioaddr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">release_mem_region</span><span class="p">(</span><span class="n">bar5</span><span class="p">,</span> <span class="n">barsize</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">,</span> <span class="n">ioaddr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ioaddr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>
			<span class="n">release_mem_region</span><span class="p">(</span><span class="n">bar5</span><span class="p">,</span> <span class="n">barsize</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">siimage_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">;</span>

	<span class="n">ide_pci_remove</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">resource_size_t</span> <span class="n">bar5</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">barsize</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

		<span class="n">iounmap</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">bar5</span><span class="p">,</span> <span class="n">barsize</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">siimage_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SII_680</span><span class="p">),</span>    <span class="mi">0</span> <span class="p">},</span>
<span class="cp">#ifdef CONFIG_BLK_DEV_IDE_SATA</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SII_3112</span><span class="p">),</span>   <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SII_1210SA</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">siimage_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">siimage_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;SiI_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">siimage_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">siimage_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">siimage_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">siimage_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">siimage_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">siimage_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">siimage_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">siimage_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">siimage_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Andre Hedrick, Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for SiI IDE&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
