\hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{}\doxysection{Eigen\+::Tensor\+Sycl\+::internal\+::T\+T\+Panel\+Size$<$ Scalar, Storage\+Index, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, T\+S\+DK $>$ Struct Template Reference}
\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}\index{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}}


\mbox{\hyperlink{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{T\+T\+Panel\+Size}}, a template class used for setting the panel size required for launching General \mbox{\hyperlink{class_eigen_1_1_tensor}{Tensor}} \mbox{\hyperlink{class_eigen_1_1_tensor}{Tensor}} contraction kernel on various hardware devices.  




{\ttfamily \#include $<$Tensor\+Contraction\+Sycl.\+h$>$}

\doxysubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a0d9d43326b738e2eecc800047fa7f929}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a0d9d43326b738e2eecc800047fa7f929}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Tile\+Size\+DimK} = T\+S\+DK
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_aeed883eb7cac42598c61d428706766b2}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_aeed883eb7cac42598c61d428706766b2}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Work\+Load\+Per\+ThreadM} = R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_ab21b7e2eb19eeab46dd7d113aec7028a}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_ab21b7e2eb19eeab46dd7d113aec7028a}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Work\+Load\+Per\+ThreadN} = R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a362fb0704400f0c4b3259c99e327e522}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a362fb0704400f0c4b3259c99e327e522}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Local\+Thread\+SizeM} = E\+I\+G\+E\+N\+\_\+\+S\+Y\+C\+L\+\_\+\+L\+O\+C\+A\+L\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+M0
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a17877540326ceb9e2b98626f5f90c583}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a17877540326ceb9e2b98626f5f90c583}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Local\+Thread\+SizeN} = E\+I\+G\+E\+N\+\_\+\+S\+Y\+C\+L\+\_\+\+L\+O\+C\+A\+L\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+M1
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_ab44d34855e36a28600e4af34a06ac859}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_ab44d34855e36a28600e4af34a06ac859}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Tile\+Size\+DimM} = Local\+Thread\+SizeM $\ast$ Work\+Load\+Per\+ThreadM
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a2ac128c6707347ef58aed8ba526b6ac2}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a2ac128c6707347ef58aed8ba526b6ac2}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Tile\+Size\+DimN} = Local\+Thread\+SizeN $\ast$ Work\+Load\+Per\+ThreadN
\item 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Load\+Per\+Thread\+Lhs}
\item 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index {\bfseries Load\+Per\+Thread\+Rhs}
\item 
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_aa4dcb4edfb4dfe2ce28c0ca90d3a8a37}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_aa4dcb4edfb4dfe2ce28c0ca90d3a8a37}} 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR bool {\bfseries BC} = true
\item 
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR bool {\bfseries Double\+Buffer}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$typename Scalar, typename Storage\+Index, Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, Storage\+Index T\+S\+DK$>$\newline
struct Eigen\+::\+Tensor\+Sycl\+::internal\+::\+T\+T\+Panel\+Size$<$ Scalar, Storage\+Index, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+\+M, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+\+N, T\+S\+D\+K $>$}

\mbox{\hyperlink{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{T\+T\+Panel\+Size}}, a template class used for setting the panel size required for launching General \mbox{\hyperlink{class_eigen_1_1_tensor}{Tensor}} \mbox{\hyperlink{class_eigen_1_1_tensor}{Tensor}} contraction kernel on various hardware devices. 


\begin{DoxyTemplParams}{Template Parameters}
{\em Scalar} & determines the element type of the tensor\\
\hline
{\em Storage\+Index} & determines the Index type.\\
\hline
{\em R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M} & determines workload per thread for loading the M dimension This can be varied based on the available register on a chosen device(can be controlled by E\+I\+G\+E\+N\+\_\+\+S\+Y\+C\+L\+\_\+\+R\+E\+G\+\_\+\+M macro).\\
\hline
{\em R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N} & determines workload per thread for loading the N dimension This can be varied based on the available register on a chosen device(can be controlled by E\+I\+G\+E\+N\+\_\+\+S\+Y\+C\+L\+\_\+\+R\+E\+G\+\_\+\+N macro).\\
\hline
{\em T\+S\+DK} & determines Tile size for dimension K. The packet size is assumed to be considered \\
\hline
\end{DoxyTemplParams}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a96d77e683158a6ee51456526b06f5c0d}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a96d77e683158a6ee51456526b06f5c0d}} 
\index{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}!DoubleBuffer@{DoubleBuffer}}
\index{DoubleBuffer@{DoubleBuffer}!Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}}
\doxysubsubsection{\texorpdfstring{DoubleBuffer}{DoubleBuffer}}
{\footnotesize\ttfamily template$<$typename Scalar , typename Storage\+Index , Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, Storage\+Index T\+S\+DK$>$ \\
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR bool \mbox{\hyperlink{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{Eigen\+::\+Tensor\+Sycl\+::internal\+::\+T\+T\+Panel\+Size}}$<$ Scalar, Storage\+Index, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, T\+S\+DK $>$\+::Double\+Buffer\hspace{0.3cm}{\ttfamily [static]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=}
\DoxyCodeLine{}
\DoxyCodeLine{}
\DoxyCodeLine{}
\DoxyCodeLine{      \textcolor{keyword}{true}}

\end{DoxyCode}
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_acddaa1b2b382615b7f6c854b79212a1f}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_acddaa1b2b382615b7f6c854b79212a1f}} 
\index{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}!LoadPerThreadLhs@{LoadPerThreadLhs}}
\index{LoadPerThreadLhs@{LoadPerThreadLhs}!Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}}
\doxysubsubsection{\texorpdfstring{LoadPerThreadLhs}{LoadPerThreadLhs}}
{\footnotesize\ttfamily template$<$typename Scalar , typename Storage\+Index , Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, Storage\+Index T\+S\+DK$>$ \\
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index \mbox{\hyperlink{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{Eigen\+::\+Tensor\+Sycl\+::internal\+::\+T\+T\+Panel\+Size}}$<$ Scalar, Storage\+Index, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, T\+S\+DK $>$\+::Load\+Per\+Thread\+Lhs\hspace{0.3cm}{\ttfamily [static]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=}
\DoxyCodeLine{      ((TileSizeDimK * WorkLoadPerThreadM * WorkLoadPerThreadN) / (TileSizeDimN))}

\end{DoxyCode}
\mbox{\Hypertarget{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a90cc8a94c36dbc68b3c4a97d63c1d65a}\label{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size_a90cc8a94c36dbc68b3c4a97d63c1d65a}} 
\index{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}!LoadPerThreadRhs@{LoadPerThreadRhs}}
\index{LoadPerThreadRhs@{LoadPerThreadRhs}!Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$@{Eigen::TensorSycl::internal::TTPanelSize$<$ Scalar, StorageIndex, REG\_SIZE\_M, REG\_SIZE\_N, TSDK $>$}}
\doxysubsubsection{\texorpdfstring{LoadPerThreadRhs}{LoadPerThreadRhs}}
{\footnotesize\ttfamily template$<$typename Scalar , typename Storage\+Index , Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, Storage\+Index R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, Storage\+Index T\+S\+DK$>$ \\
static E\+I\+G\+E\+N\+\_\+\+C\+O\+N\+S\+T\+E\+X\+PR Storage\+Index \mbox{\hyperlink{struct_eigen_1_1_tensor_sycl_1_1internal_1_1_t_t_panel_size}{Eigen\+::\+Tensor\+Sycl\+::internal\+::\+T\+T\+Panel\+Size}}$<$ Scalar, Storage\+Index, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+M, R\+E\+G\+\_\+\+S\+I\+Z\+E\+\_\+N, T\+S\+DK $>$\+::Load\+Per\+Thread\+Rhs\hspace{0.3cm}{\ttfamily [static]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=}
\DoxyCodeLine{      ((TileSizeDimK * WorkLoadPerThreadM * WorkLoadPerThreadN) / (TileSizeDimM))}

\end{DoxyCode}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/fab/src/\+Github/branches/\+Neural\+Amp\+Modeler\+Plugin/eigen/unsupported/\+Eigen/\+C\+X\+X11/src/\+Tensor/Tensor\+Contraction\+Sycl.\+h\end{DoxyCompactItemize}
