0.6
2017.4
Dec 15 2017
21:07:18
D:/sakthivel/fpga_practice/vls_vl/vls_vl.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/sakthivel/fpga_practice/vls_vl/vls_vl.srcs/sim_1/new/tb_intro_top.v,1709371600,verilog,,,,tb_intro_top,,,,,,,,
D:/sakthivel/fpga_practice/vls_vl/vls_vl.srcs/sources_1/new/intro_top.v,1709371806,verilog,,D:/sakthivel/fpga_practice/vls_vl/vls_vl.srcs/sim_1/new/tb_intro_top.v,,SR;and_or;intro_top;nor_xor,,,,,,,,
