// Seed: 1843905078
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  tri   id_5
);
  assign id_4 = 1;
  assign id_4 = 1'b0;
  assign id_4 = 1;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    output wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_8,
      id_4,
      id_0
  );
endmodule
