<stg><name>latency_encoding_Pipeline_PIXEL_LOOP</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %or_i10_i12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="or_i10_i12"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes

]]></Node>
<StgValue><ssdm name="spikes_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln90_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln90

]]></Node>
<StgValue><ssdm name="sext_ln90_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %zext_ln88_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln90_cast = sext i62 %sext_ln90_read

]]></Node>
<StgValue><ssdm name="sext_ln90_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:6 %zext_ln88_cast = zext i16 %zext_ln88_read

]]></Node>
<StgValue><ssdm name="zext_ln88_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %zext_ln88_cast, i32 %or_i10_i12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %store_ln90 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body14:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body14:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body14:2 %icmp_ln90 = icmp_eq  i10 %i_1, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body14:3 %add_ln90 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14:4 %br_ln90 = br i1 %icmp_ln90, void %for.body14.split, void %for.end29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body14.split:0 %or_i10_i12_load = load i32 %or_i10_i12

]]></Node>
<StgValue><ssdm name="or_i10_i12_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32">
<![CDATA[
for.body14.split:10 %trunc_ln17 = trunc i32 %or_i10_i12_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:11 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:12 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:13 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:14 %lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i10_i12_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:15 %xor_ln18_3 = xor i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln18_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:16 %xor_ln18_2 = xor i1 %xor_ln18_3, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:17 %xor_ln18 = xor i1 %xor_ln18_2, i1 %trunc_ln17

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:21 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 4

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:22 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:23 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:24 %tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %or_i10_i12_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:25 %xor_ln18_4 = xor i1 %tmp_6, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln18_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:26 %xor_ln18_5 = xor i1 %tmp_13, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln18_5"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:27 %xor_ln18_1 = xor i1 %xor_ln18_5, i1 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body14.split:228 %store_ln90 = store i10 %add_ln90, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body14.split:1 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln90_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:6 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.body14.split:18 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18, i31 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:7 %intensity = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="intensity"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:8 %sub = fsub i32 1, i32 %intensity

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="30">
<![CDATA[
for.body14.split:28 %or_ln18_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i30, i1 %xor_ln18_1, i1 %xor_ln18, i30 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body14.split:227 %store_ln18 = store i32 %or_ln18_1, i32 %or_i10_i12

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:8 %sub = fsub i32 1, i32 %intensity

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:8 %sub = fsub i32 1, i32 %intensity

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:8 %sub = fsub i32 1, i32 %intensity

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:8 %sub = fsub i32 1, i32 %intensity

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:19 %conv_i_i = uitofp i32 %or_ln

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:9 %mu = fmul i32 %sub, i32 24

]]></Node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:20 %u1 = fmul i32 %conv_i_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:29 %conv_i11_i = uitofp i32 %or_ln18_1

]]></Node>
<StgValue><ssdm name="conv_i11_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="142" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:9 %mu = fmul i32 %sub, i32 24

]]></Node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:20 %u1 = fmul i32 %conv_i_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:30 %u2 = fmul i32 %conv_i11_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="145" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:9 %mu = fmul i32 %sub, i32 24

]]></Node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:20 %u1 = fmul i32 %conv_i_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:30 %u2 = fmul i32 %conv_i11_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:9 %mu = fmul i32 %sub, i32 24

]]></Node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:20 %u1 = fmul i32 %conv_i_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:30 %u2 = fmul i32 %conv_i11_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="151" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:30 %u2 = fmul i32 %conv_i11_i, i32 2.32831e-10

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:37 %tmp_3 = fcmp_olt  i32 %u1, i32 1e-10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:31 %bitcast_ln31 = bitcast i32 %u1

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:32 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="32">
<![CDATA[
for.body14.split:33 %trunc_ln31 = trunc i32 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:34 %icmp_ln31 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body14.split:35 %icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:36 %or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:37 %tmp_3 = fcmp_olt  i32 %u1, i32 1e-10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:38 %and_ln31 = and i1 %or_ln31, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:39 %u1_1 = select i1 %and_ln31, i32 1e-10, i32 %u1

]]></Node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:43 %x_assign = fmul i32 %u2, i32 6.28319

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="163" st_id="15" stage="13" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:43 %x_assign = fmul i32 %u2, i32 6.28319

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="165" st_id="16" stage="12" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:43 %x_assign = fmul i32 %u2, i32 6.28319

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="11" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:43 %x_assign = fmul i32 %u2, i32 6.28319

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="169" st_id="18" stage="10" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:44 %data_1 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:45 %din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31

]]></Node>
<StgValue><ssdm name="din_sign"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:46 %din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="din_exp"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="32">
<![CDATA[
for.body14.split:47 %din_sig = trunc i32 %data_1

]]></Node>
<StgValue><ssdm name="din_sig"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:48 %closepath = icmp_ult  i8 %din_exp, i8 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:53 %add_ln376 = add i8 %din_exp, i8 194

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:54 %addr = select i1 %closepath, i8 63, i8 %add_ln376

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:55 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
for.body14.split:56 %zext_ln378 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.split:57 %ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_addr"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="100" op_0_bw="4">
<![CDATA[
for.body14.split:58 %table_100 = load i4 %ref_4oPi_table_100_addr

]]></Node>
<StgValue><ssdm name="table_100"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8">
<![CDATA[
for.body14.split:59 %trunc_ln379 = trunc i8 %addr

]]></Node>
<StgValue><ssdm name="trunc_ln379"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="9" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="100" op_0_bw="4">
<![CDATA[
for.body14.split:58 %table_100 = load i4 %ref_4oPi_table_100_addr

]]></Node>
<StgValue><ssdm name="table_100"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="100" op_0_bw="4">
<![CDATA[
for.body14.split:60 %zext_ln379 = zext i4 %trunc_ln379

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
for.body14.split:61 %shl_ln379 = shl i100 %table_100, i100 %zext_ln379

]]></Node>
<StgValue><ssdm name="shl_ln379"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:62 %Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %shl_ln379, i32 20, i32 99

]]></Node>
<StgValue><ssdm name="Med"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="8" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.body14.split:51 %X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig

]]></Node>
<StgValue><ssdm name="X"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="80" op_0_bw="24">
<![CDATA[
for.body14.split:63 %zext_ln468 = zext i24 %X

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body14.split:64 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body14.split:161 %icmp_ln271_1 = icmp_eq  i23 %din_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="192" st_id="21" stage="7" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body14.split:64 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="194" st_id="22" stage="6" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body14.split:64 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="196" st_id="23" stage="5" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body14.split:64 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="198" st_id="24" stage="4" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body14.split:64 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="58" op_0_bw="58" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:65 %Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76

]]></Node>
<StgValue><ssdm name="Mx_bits"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:66 %k = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="202" st_id="25" stage="3" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body14.split:67 %k_1 = select i1 %closepath, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3">
<![CDATA[
for.body14.split:68 %trunc_ln491 = trunc i3 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.body14.split:69 %Mx_bits_1 = sub i58 0, i58 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_1"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
for.body14.split:70 %Mx_bits_2 = select i1 %trunc_ln491, i58 %Mx_bits_1, i58 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_2"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:71 %tmp_3_i8 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_2, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
for.body14.split:72 %t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_3_i8, i1 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:73 %tmp_4_i = partselect i30 @llvm.part.select.i30, i30 %t, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
for.body14.split:74 %tmp_5_i = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="31">
<![CDATA[
for.body14.split:75 %sext_ln75 = sext i31 %tmp_5_i

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body14.split:76 %tmp_6_i = cttz i32 @llvm.cttz.i32, i32 %sext_ln75, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32">
<![CDATA[
for.body14.split:77 %Mx_zeros = trunc i32 %tmp_6_i

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1" op_3_bw="3" op_4_bw="1" op_5_bw="3" op_6_bw="1" op_7_bw="3" op_8_bw="1" op_9_bw="3" op_10_bw="1" op_11_bw="3" op_12_bw="1" op_13_bw="3" op_14_bw="1" op_15_bw="3" op_16_bw="1" op_17_bw="1" op_18_bw="3">
<![CDATA[
for.body14.split:92 %sin_basis = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.body14.split:156 %index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k_1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
for.body14.split:157 %tmp_11_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
for.body14.split:158 %tmp_12_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body14.split:159 %results_sign = select i1 %sin_basis, i1 %tmp_11_i, i1 %tmp_12_i

]]></Node>
<StgValue><ssdm name="results_sign"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:160 %icmp_ln271 = icmp_eq  i8 %din_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:162 %and_ln271 = and i1 %icmp_ln271, i1 %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:163 %icmp_ln282 = icmp_eq  i8 %din_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:164 %xor_ln282 = xor i1 %icmp_ln282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:165 %results_sign_1 = and i1 %results_sign, i1 %xor_ln282

]]></Node>
<StgValue><ssdm name="results_sign_1"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:171 %not_and_ln271_i_demorgan = and i1 %icmp_ln271, i1 %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="not_and_ln271_i_demorgan"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:172 %not_and_ln271_i = xor i1 %not_and_ln271_i_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="not_and_ln271_i"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:173 %results_sign_2 = and i1 %results_sign_1, i1 %not_and_ln271_i

]]></Node>
<StgValue><ssdm name="results_sign_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="227" st_id="26" stage="2" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:49 %Ex = add i8 %din_exp, i8 131

]]></Node>
<StgValue><ssdm name="Ex"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:50 %select_ln453 = select i1 %closepath, i8 %Ex, i8 0

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="58" op_0_bw="6">
<![CDATA[
for.body14.split:78 %zext_ln504 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.body14.split:79 %shl_ln504 = shl i58 %Mx_bits_2, i58 %zext_ln504

]]></Node>
<StgValue><ssdm name="shl_ln504"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:80 %Mx = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="Mx"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
for.body14.split:81 %zext_ln505 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln505"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:82 %Ex_1 = sub i8 %select_ln453, i8 %zext_ln505

]]></Node>
<StgValue><ssdm name="Ex_1"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body14.split:83 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:84 %sub_ln506 = sub i8 0, i8 %Ex_1

]]></Node>
<StgValue><ssdm name="sub_ln506"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="237" st_id="27" stage="1" lat="13">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:40 %tmp = flog i32 @llvm.log.f32, i32 %u1_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:85 %select_ln506 = select i1 %tmp_16, i8 %sub_ln506, i8 %Ex_1

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
for.body14.split:86 %zext_ln506 = zext i8 %select_ln506

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="29">
<![CDATA[
for.body14.split:87 %zext_ln506_1 = zext i29 %Mx

]]></Node>
<StgValue><ssdm name="zext_ln506_1"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:88 %lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506

]]></Node>
<StgValue><ssdm name="lshr_ln506"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:89 %shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506

]]></Node>
<StgValue><ssdm name="shl_ln506"/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:90 %select_ln506_1 = select i1 %tmp_16, i32 %lshr_ln506, i32 %shl_ln506

]]></Node>
<StgValue><ssdm name="select_ln506_1"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="32">
<![CDATA[
for.body14.split:91 %B = trunc i32 %select_ln506_1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
for.body14.split:93 %Mx_1 = select i1 %sin_basis, i29 %Mx, i29 536870911

]]></Node>
<StgValue><ssdm name="Mx_1"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:98 %tmp_7_i = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:99 %B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="248" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:41 %mul_i = fmul i32 %tmp, i32 -2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="15">
<![CDATA[
for.body14.split:100 %zext_ln23 = zext i15 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body14.split:101 %mul_ln23 = mul i30 %zext_ln23, i30 %zext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:102 %B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln23, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="B_squared"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.body14.split:104 %A = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_7_i

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
for.body14.split:105 %zext_ln28 = zext i8 %A

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.split:106 %second_order_float_sin_cos_K0_addr = getelementptr i30 %second_order_float_sin_cos_K0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_addr"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="8">
<![CDATA[
for.body14.split:107 %second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_load"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.split:110 %second_order_float_sin_cos_K1_addr = getelementptr i23 %second_order_float_sin_cos_K1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_addr"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="8">
<![CDATA[
for.body14.split:111 %second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_load"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.split:115 %second_order_float_sin_cos_K2_addr = getelementptr i15 %second_order_float_sin_cos_K2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_addr"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="8">
<![CDATA[
for.body14.split:116 %second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="260" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:41 %mul_i = fmul i32 %tmp, i32 -2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="8">
<![CDATA[
for.body14.split:107 %second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_load"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:108 %t1 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_load, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="8">
<![CDATA[
for.body14.split:111 %second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_load"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="8">
<![CDATA[
for.body14.split:116 %second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="265" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:41 %mul_i = fmul i32 %tmp, i32 -2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="15">
<![CDATA[
for.body14.split:103 %zext_ln23_1 = zext i15 %B_squared

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="45" op_0_bw="22">
<![CDATA[
for.body14.split:109 %zext_ln29 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="45" op_0_bw="23">
<![CDATA[
for.body14.split:112 %sext_ln29 = sext i23 %second_order_float_sin_cos_K1_load

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
for.body14.split:113 %mul_ln29 = mul i45 %sext_ln29, i45 %zext_ln29

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:114 %trunc_ln4 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %mul_ln29, i32 23, i32 44

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="15">
<![CDATA[
for.body14.split:117 %sext_ln30 = sext i15 %second_order_float_sin_cos_K2_load

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body14.split:118 %mul_ln30 = mul i30 %zext_ln23_1, i30 %sext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:119 %trunc_ln5 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %mul_ln30, i32 16, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="274" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:41 %mul_i = fmul i32 %tmp, i32 -2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="29">
<![CDATA[
for.body14.split:120 %sext_ln32 = sext i29 %t1

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="22">
<![CDATA[
for.body14.split:121 %sext_ln32_1 = sext i22 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body14.split:122 %add_ln32 = add i30 %sext_ln32, i30 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="14">
<![CDATA[
for.body14.split:123 %sext_ln32_2 = sext i14 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body14.split:124 %add_ln32_1 = add i30 %add_ln32, i30 %sext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="280" st_id="32" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="58" op_0_bw="30">
<![CDATA[
for.body14.split:125 %sext_ln32_3 = sext i30 %add_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32_3"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="58" op_0_bw="29">
<![CDATA[
for.body14.split:126 %zext_ln32 = zext i29 %Mx_1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.body14.split:127 %mul_ln32 = mul i58 %sext_ln32_3, i58 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="284" st_id="33" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.body14.split:127 %mul_ln32 = mul i58 %sext_ln32_3, i58 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:128 %result = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %mul_ln32, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:130 %tmp_8_i = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %mul_ln32, i32 42, i32 57

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:132 %tmp_9_i = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %mul_ln32, i32 29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="289" st_id="34" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split:131 %out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_8_i, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
for.body14.split:133 %out_bits_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_9_i, i19 262144

]]></Node>
<StgValue><ssdm name="out_bits_2"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:134 %tmp_1_i = partselect i32 @llvm.part.select.i32, i32 %out_bits, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body14.split:135 %c = cttz i32 @llvm.cttz.i32, i32 %tmp_1_i, i1 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:136 %tmp_10_i = partselect i32 @llvm.part.select.i32, i32 %out_bits_2, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body14.split:137 %c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_10_i, i1 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="29">
<![CDATA[
for.body14.split:138 %zext_ln291 = zext i29 %result

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:139 %shl_ln291 = shl i32 %zext_ln291, i32 %c

]]></Node>
<StgValue><ssdm name="shl_ln291"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="32">
<![CDATA[
for.body14.split:140 %in_shift_1 = trunc i32 %shl_ln291

]]></Node>
<StgValue><ssdm name="in_shift_1"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:141 %icmp_ln292 = icmp_eq  i32 %c, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:142 %shift_1 = add i32 %c_1, i32 16

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body14.split:150 %icmp_ln306 = icmp_eq  i29 %result, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="302" st_id="35" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:94 %Ex_2 = select i1 %sin_basis, i8 %Ex_1, i8 0

]]></Node>
<StgValue><ssdm name="Ex_2"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8">
<![CDATA[
for.body14.split:129 %sext_ln252 = sext i8 %Ex_2

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="28">
<![CDATA[
for.body14.split:143 %zext_ln291_1 = zext i28 %in_shift_1

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:144 %shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1

]]></Node>
<StgValue><ssdm name="shl_ln291_1"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:145 %shift_2 = select i1 %icmp_ln292, i32 %shift_1, i32 %c

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body14.split:146 %add_ln300 = add i9 %sext_ln252, i9 127

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
for.body14.split:147 %sext_ln300 = sext i9 %add_ln300

]]></Node>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:148 %newexp = sub i32 %sext_ln300, i32 %shift_2

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:149 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:151 %or_ln306 = or i1 %tmp_17, i1 %icmp_ln306

]]></Node>
<StgValue><ssdm name="or_ln306"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32">
<![CDATA[
for.body14.split:152 %empty = trunc i32 %newexp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:153 %tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:154 %tmp_7 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.body14.split:155 %empty_37 = select i1 %icmp_ln292, i23 %tmp_5, i23 %tmp_7

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:166 %select_ln282 = select i1 %icmp_ln282, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split:167 %or_ln282 = or i1 %icmp_ln282, i1 %or_ln306

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:168 %results_exp = select i1 %or_ln282, i8 %select_ln282, i8 %empty

]]></Node>
<StgValue><ssdm name="results_exp"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.body14.split:169 %select_ln282_2 = select i1 %icmp_ln282, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="select_ln282_2"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.body14.split:170 %results_sig = select i1 %or_ln282, i23 %select_ln282_2, i23 %empty_37

]]></Node>
<StgValue><ssdm name="results_sig"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split:174 %results_exp_1 = select i1 %and_ln271, i8 127, i8 %results_exp

]]></Node>
<StgValue><ssdm name="results_exp_1"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.body14.split:175 %results_sig_1 = select i1 %and_ln271, i23 0, i23 %results_sig

]]></Node>
<StgValue><ssdm name="results_sig_1"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
for.body14.split:176 %t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_2, i8 %results_exp_1, i23 %results_sig_1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="325" st_id="36" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="326" st_id="37" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="327" st_id="38" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="328" st_id="39" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="329" st_id="40" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="330" st_id="41" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="331" st_id="42" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="332" st_id="43" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="333" st_id="44" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="334" st_id="45" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="335" st_id="46" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="336" st_id="47" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:42 %tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="337" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:177 %bitcast_ln327 = bitcast i32 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="338" st_id="48" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:178 %z0 = fmul i32 %tmp_1, i32 %bitcast_ln327

]]></Node>
<StgValue><ssdm name="z0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="339" st_id="49" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:178 %z0 = fmul i32 %tmp_1, i32 %bitcast_ln327

]]></Node>
<StgValue><ssdm name="z0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="340" st_id="50" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:178 %z0 = fmul i32 %tmp_1, i32 %bitcast_ln327

]]></Node>
<StgValue><ssdm name="z0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="341" st_id="51" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:178 %z0 = fmul i32 %tmp_1, i32 %bitcast_ln327

]]></Node>
<StgValue><ssdm name="z0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="342" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:179 %noise = fmul i32 %z0, i32 1.5

]]></Node>
<StgValue><ssdm name="noise"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="343" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:179 %noise = fmul i32 %z0, i32 1.5

]]></Node>
<StgValue><ssdm name="noise"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="344" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:179 %noise = fmul i32 %z0, i32 1.5

]]></Node>
<StgValue><ssdm name="noise"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="345" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:179 %noise = fmul i32 %z0, i32 1.5

]]></Node>
<StgValue><ssdm name="noise"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="346" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:180 %latency_float = fadd i32 %mu, i32 %noise

]]></Node>
<StgValue><ssdm name="latency_float"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="347" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:180 %latency_float = fadd i32 %mu, i32 %noise

]]></Node>
<StgValue><ssdm name="latency_float"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="348" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:180 %latency_float = fadd i32 %mu, i32 %noise

]]></Node>
<StgValue><ssdm name="latency_float"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="349" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:180 %latency_float = fadd i32 %mu, i32 %noise

]]></Node>
<StgValue><ssdm name="latency_float"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="350" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:180 %latency_float = fadd i32 %mu, i32 %noise

]]></Node>
<StgValue><ssdm name="latency_float"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">
</state>

<state id="62" st_id="62">
</state>

<state id="63" st_id="63">

<operation id="351" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:181 %dc = fadd i32 %latency_float, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="352" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:181 %dc = fadd i32 %latency_float, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="353" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:181 %dc = fadd i32 %latency_float, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="354" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:181 %dc = fadd i32 %latency_float, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="355" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:181 %dc = fadd i32 %latency_float, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="356" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.body14.split:182 %data = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="357" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:183 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="358" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:184 %xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="359" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="32">
<![CDATA[
for.body14.split:185 %trunc_ln342 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln342"/></StgValue>
</operation>

<operation id="360" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
for.body14.split:188 %zext_ln317 = zext i8 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="361" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body14.split:189 %add_ln317 = add i9 %zext_ln317, i9 385

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="362" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body14.split:190 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="363" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.split:191 %sub_ln18 = sub i8 127, i8 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="364" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8">
<![CDATA[
for.body14.split:192 %sext_ln18 = sext i8 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="365" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.body14.split:193 %select_ln18 = select i1 %tmp_19, i9 %sext_ln18, i9 %add_ln317

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="366" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.body14.split:186 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="367" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="79" op_0_bw="25">
<![CDATA[
for.body14.split:187 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="368" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="9">
<![CDATA[
for.body14.split:194 %sext_ln18_1 = sext i9 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="369" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="79" op_0_bw="32">
<![CDATA[
for.body14.split:195 %zext_ln18 = zext i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="370" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.body14.split:196 %lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="371" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.body14.split:197 %shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="372" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:198 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="373" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:199 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="374" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:200 %val = select i1 %tmp_19, i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="375" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xs_sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.split:201 %result_4 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="376" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:202 %result_5 = select i1 %xs_sign, i32 %result_4, i32 %val

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="32">
<![CDATA[
for.body14.split:203 %trunc_ln58 = trunc i32 %result_5

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body14.split:204 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="379" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body14.split:205 %spike_time_1 = select i1 %tmp_20, i31 0, i31 %trunc_ln58

]]></Node>
<StgValue><ssdm name="spike_time_1"/></StgValue>
</operation>

<operation id="380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="31">
<![CDATA[
for.body14.split:206 %trunc_ln104 = trunc i31 %spike_time_1

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="381" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body14.split:207 %icmp_ln106 = icmp_ugt  i31 %spike_time_1, i31 24

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="382" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body14.split:208 %spike_time_2 = select i1 %icmp_ln106, i5 24, i5 %trunc_ln104

]]></Node>
<StgValue><ssdm name="spike_time_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">
</state>

<state id="73" st_id="73">

<operation id="383" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="5">
<![CDATA[
for.body14.split:209 %zext_ln108_1 = zext i5 %spike_time_2

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="384" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body14.split:210 %mul_ln108 = mul i15 %zext_ln108_1, i15 784

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.body14.split:2 %zext_ln90 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="386" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="15">
<![CDATA[
for.body14.split:211 %zext_ln108_2 = zext i15 %mul_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108_2"/></StgValue>
</operation>

<operation id="387" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body14.split:212 %add_ln108 = add i64 %zext_ln108_2, i64 %spikes_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="388" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body14.split:213 %add_ln108_1 = add i64 %add_ln108, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="389" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="64">
<![CDATA[
for.body14.split:214 %trunc_ln108 = trunc i64 %add_ln108_1

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="390" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="2">
<![CDATA[
for.body14.split:215 %zext_ln108 = zext i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="391" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body14.split:216 %shl_ln108 = shl i4 1, i4 %zext_ln108

]]></Node>
<StgValue><ssdm name="shl_ln108"/></StgValue>
</operation>

<operation id="392" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split:221 %trunc_ln108_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="62">
<![CDATA[
for.body14.split:222 %sext_ln108 = sext i62 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body14.split:223 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">
</state>

<state id="76" st_id="76">

<operation id="395" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.body14.split:217 %shl_ln108_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln108, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln108_1"/></StgValue>
</operation>

<operation id="396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="5">
<![CDATA[
for.body14.split:218 %zext_ln108_3 = zext i5 %shl_ln108_1

]]></Node>
<StgValue><ssdm name="zext_ln108_3"/></StgValue>
</operation>

<operation id="397" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split:219 %shl_ln108_2 = shl i25 1, i25 %zext_ln108_3

]]></Node>
<StgValue><ssdm name="shl_ln108_2"/></StgValue>
</operation>

<operation id="398" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.body14.split:224 %empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="399" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="25">
<![CDATA[
for.body14.split:220 %zext_ln108_4 = zext i25 %shl_ln108_2

]]></Node>
<StgValue><ssdm name="zext_ln108_4"/></StgValue>
</operation>

<operation id="400" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.body14.split:225 %write_ln108 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln108_4, i4 %shl_ln108

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="401" st_id="78" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body14.split:226 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="402" st_id="79" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body14.split:226 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="414" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0">
<![CDATA[
for.end29.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="403" st_id="80" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body14.split:226 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="404" st_id="81" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body14.split:226 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="405" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.split:3 %specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln91"/></StgValue>
</operation>

<operation id="406" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body14.split:4 %speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln90"/></StgValue>
</operation>

<operation id="407" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.split:5 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="408" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body14.split:52 %specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln375"/></StgValue>
</operation>

<operation id="409" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body14.split:95 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="410" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body14.split:96 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="411" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body14.split:97 %specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="412" st_id="82" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body14.split:226 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="413" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
for.body14.split:229 %br_ln90 = br void %for.body14

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
