Date : 2024-12-11 01:53:02
Directory : /Users/yucheng/Documents/FYP/convolution-accelerator-FYP
Total : 36 files,  1758 codes, 734 comments, 480 blanks, all 2972 lines

Languages
+--------------------+------------+------------+------------+------------+------------+
| language           | files      | code       | comment    | blank      | total      |
+--------------------+------------+------------+------------+------------+------------+
| System Verilog     |         24 |      1,392 |        592 |        377 |      2,361 |
| Verilog            |          4 |        300 |        142 |         78 |        520 |
| Markdown           |          7 |         54 |          0 |         25 |         79 |
| JSON with Comments |          1 |         12 |          0 |          0 |         12 |
+--------------------+------------+------------+------------+------------+------------+

Directories
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                                                                       | files      | code       | comment    | blank      | total      |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                                                          |         36 |      1,758 |        734 |        480 |      2,972 |
| . (Files)                                                                                                                                  |          2 |         60 |          0 |         15 |         75 |
| design source                                                                                                                              |         24 |      1,321 |        590 |        391 |      2,302 |
| design source/spinalHDL                                                                                                                    |          1 |          1 |          0 |          2 |          3 |
| design source/system_verilog                                                                                                               |         18 |      1,019 |        448 |        309 |      1,776 |
| design source/system_verilog (Files)                                                                                                       |         13 |        746 |        285 |        215 |      1,246 |
| design source/system_verilog/dummy_pe                                                                                                      |          5 |        273 |        163 |         94 |        530 |
| design source/verilog                                                                                                                      |          5 |        301 |        142 |         80 |        523 |
| design source/verilog (Files)                                                                                                              |          2 |         29 |          5 |          8 |         42 |
| design source/verilog/axi_example                                                                                                          |          3 |        272 |        137 |         72 |        481 |
| design source/verilog/axi_example/sample_generator                                                                                         |          3 |        272 |        137 |         72 |        481 |
| simulation source                                                                                                                          |         10 |        377 |        144 |         74 |        595 |
| simulation source/spinalHDL                                                                                                                |          1 |          1 |          0 |          2 |          3 |
| simulation source/system_verilog                                                                                                           |          8 |        375 |        144 |         71 |        590 |
| simulation source/verilog                                                                                                                  |          1 |          1 |          0 |          1 |          2 |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------+------------+------------+
| filename                                                                                                                                   | language           | code       | comment    | blank      | total      |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------+------------+------------+
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md                                                                         | Markdown           |         48 |          0 |         15 |         63 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/spinalHDL/README.md                                                 | Markdown           |          1 |          0 |          2 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/README.md                                            | Markdown           |          1 |          0 |          2 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/asyn_fifo.sv                                         | System Verilog     |         71 |         30 |         15 |        116 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/bus_interconnect.sv                                  | System Verilog     |          0 |          0 |          3 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/caster.sv                                            | System Verilog     |         35 |         21 |          6 |         62 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/data_enc.sv                                          | System Verilog     |         20 |         21 |         10 |         51 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_array_control.sv                      | System Verilog     |          3 |         20 |          1 |         24 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe.sv                                 | System Verilog     |         60 |         34 |         23 |        117 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array.sv                           | System Verilog     |         86 |         37 |         17 |        140 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv              | System Verilog     |         85 |         49 |         41 |        175 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_kl.sv                              | System Verilog     |         39 |         23 |         12 |         74 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_pe.sv                                            | System Verilog     |         29 |         22 |          7 |         58 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/global_buffer.sv                                     | System Verilog     |         29 |         21 |          8 |         58 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv                                         | System Verilog     |        232 |         42 |         77 |        351 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv                                       | System Verilog     |         69 |         46 |         32 |        147 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe.sv                                                | System Verilog     |        102 |         40 |         20 |        162 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array.sv                                          | System Verilog     |         38 |         21 |          9 |         68 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_ctrl.sv                                           | System Verilog     |         79 |          0 |         12 |         91 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv                                      | System Verilog     |         41 |         21 |         14 |         76 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/README.md                                                   | Markdown           |          1 |          0 |          2 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0.v        | Verilog            |         53 |         14 |         17 |         84 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v | Verilog            |        122 |         72 |         35 |        229 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v | Verilog            |         97 |         51 |         20 |        168 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/shifter.v                                                   | Verilog            |         28 |          5 |          6 |         39 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/hdl_source.code-workspace                                                         | JSON with Comments |         12 |          0 |          0 |         12 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/spinalHDL/README.md                                             | Markdown           |          1 |          0 |          2 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/README.md                                        | Markdown           |          1 |          0 |          1 |          2 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/glb_pe_driver.sv                                 | System Verilog     |         46 |         21 |          6 |         73 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/pe_driver.sv                                     | System Verilog     |         39 |         16 |          5 |         60 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_async_fifo.sv                                 | System Verilog     |         64 |         13 |         13 |         90 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_dummpy_pe_array.sv                            | System Verilog     |         71 |         31 |         16 |        118 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe.sv                                     | System Verilog     |         46 |         21 |          8 |         75 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv                                | System Verilog     |         70 |         21 |         11 |        102 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_pe.sv                                         | System Verilog     |         38 |         21 |         11 |         70 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/README.md                                               | Markdown           |          1 |          0 |          1 |          2 |
| Total                                                                                                                                      |                    |      1,758 |        734 |        480 |      2,972 |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------+------------+------------+