{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700661348806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700661348806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 07:55:48 2023 " "Processing started: Wed Nov 22 07:55:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700661348806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700661348806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TessiaX64 -c TessiaX64 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TessiaX64 -c TessiaX64 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700661348806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700661349395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700661349395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "CPU/utils/adder.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "CPU/utils/flopenr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenrc " "Found entity 1: flopenrc" {  } { { "CPU/utils/flopenrc.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "CPU/utils/flopr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "CPU/utils/mux2to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "CPU/utils/mux3to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "CPU/Fetch/Fetch.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "CPU/Decode/RegisterFile.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/extendimmediate.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/extendimmediate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImmediate " "Found entity 1: ExtendImmediate" {  } { { "CPU/Decode/ExtendImmediate.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ExtendImmediate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd1 RD1 TessiaX64.sv(11) " "Verilog HDL Declaration information at TessiaX64.sv(11): object \"Rd1\" differs only in case from object \"RD1\" in the same scope" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700661358129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd2 RD2 TessiaX64.sv(11) " "Verilog HDL Declaration information at TessiaX64.sv(11): object \"Rd2\" differs only in case from object \"RD2\" in the same scope" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700661358130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/tessiax64.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/tessiax64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TessiaX64 " "Found entity 1: TessiaX64" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(96) " "Verilog HDL warning at ControlUnit.sv(96): extended using \"x\" or \"z\"" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700661358138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(110) " "Verilog HDL warning at ControlUnit.sv(110): extended using \"x\" or \"z\"" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700661358138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU/Decode/Decode.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/Execute/ALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/conditionalunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/conditionalunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalUnit " "Found entity 1: ConditionalUnit" {  } { { "CPU/Execute/ConditionalUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionalUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "CPU/Execute/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "CPU/Execute/Execute.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazards/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazards/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "CPU/Hazards/HazardUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Hazards/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "CPU/Memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "CPU/WriteBack/WriteBack.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/WriteBack/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TessiaX64_tb.sv(53) " "Verilog HDL information at TessiaX64_tb.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/TessiaX64_tb.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/Testbenches/TessiaX64_tb.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700661358175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tessiax64_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tessiax64_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TessiaX64_tb " "Found entity 1: TessiaX64_tb" {  } { { "Testbenches/TessiaX64_tb.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/Testbenches/TessiaX64_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/vectorregisterfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/vectorregisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorRegisterFile " "Found entity 1: VectorRegisterFile" {  } { { "CPU/Decode/VectorRegisterFile.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/VectorRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/vectormux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/vectormux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectormux2to1 " "Found entity 1: vectormux2to1" {  } { { "CPU/utils/vectormux2to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/vectormux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/vectormux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/vectormux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectormux3to1 " "Found entity 1: vectormux3to1" {  } { { "CPU/utils/vectormux3to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/vectormux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/vectoralu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/vectoralu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorALU " "Found entity 1: VectorALU" {  } { { "CPU/Execute/VectorALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/VectorALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700661358194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700661358194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TessiaX64 " "Elaborating entity \"TessiaX64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700661358241 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VectorResultW 0 TessiaX64.sv(63) " "Net \"VectorResultW\" at TessiaX64.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358247 "|TessiaX64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:imem\"" {  } { { "CPU/TessiaX64.sv" "imem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358249 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(8) " "Net \"ROM.data_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358250 "|TessiaX64|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(8) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358250 "|TessiaX64|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(8) " "Net \"ROM.we_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358250 "|TessiaX64|InstructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:FetchStage " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:FetchStage\"" {  } { { "CPU/TessiaX64.sv" "FetchStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Fetch:FetchStage\|mux2to1:prepcmux " "Elaborating entity \"mux2to1\" for hierarchy \"Fetch:FetchStage\|mux2to1:prepcmux\"" {  } { { "CPU/Fetch/Fetch.sv" "prepcmux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Fetch:FetchStage\|flopenrc:pcregister " "Elaborating entity \"flopenrc\" for hierarchy \"Fetch:FetchStage\|flopenrc:pcregister\"" {  } { { "CPU/Fetch/Fetch.sv" "pcregister" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Fetch:FetchStage\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Fetch:FetchStage\|adder:pcadd1\"" {  } { { "CPU/Fetch/Fetch.sv" "pcadd1" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlunit\"" {  } { { "CPU/TessiaX64.sv" "controlunit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:DecodeStage " "Elaborating entity \"Decode\" for hierarchy \"Decode:DecodeStage\"" {  } { { "CPU/TessiaX64.sv" "DecodeStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Decode:DecodeStage\|mux2to1:ra1mux " "Elaborating entity \"mux2to1\" for hierarchy \"Decode:DecodeStage\|mux2to1:ra1mux\"" {  } { { "CPU/Decode/Decode.sv" "ra1mux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Decode:DecodeStage\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Decode:DecodeStage\|RegisterFile:RF\"" {  } { { "CPU/Decode/Decode.sv" "RF" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorRegisterFile Decode:DecodeStage\|VectorRegisterFile:VRF " "Elaborating entity \"VectorRegisterFile\" for hierarchy \"Decode:DecodeStage\|VectorRegisterFile:VRF\"" {  } { { "CPU/Decode/Decode.sv" "VRF" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendImmediate Decode:DecodeStage\|ExtendImmediate:EI " "Elaborating entity \"ExtendImmediate\" for hierarchy \"Decode:DecodeStage\|ExtendImmediate:EI\"" {  } { { "CPU/Decode/Decode.sv" "EI" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:DecodeExecuteFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:DecodeExecuteFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "DecodeExecuteFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalUnit ConditionalUnit:CondUnit " "Elaborating entity \"ConditionalUnit\" for hierarchy \"ConditionalUnit:CondUnit\"" {  } { { "CPU/TessiaX64.sv" "CondUnit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ConditionalUnit:CondUnit\|ConditionCheck:cc " "Elaborating entity \"ConditionCheck\" for hierarchy \"ConditionalUnit:CondUnit\|ConditionCheck:cc\"" {  } { { "CPU/Execute/ConditionalUnit.sv" "cc" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionalUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry ConditionCheck.sv(6) " "Verilog HDL or VHDL warning at ConditionCheck.sv(6): object \"carry\" assigned a value but never read" {  } { { "CPU/Execute/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionCheck.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1700661358287 "|TessiaX64|ConditionalUnit:CondUnit|ConditionCheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:forwmulA " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:forwmulA\"" {  } { { "CPU/TessiaX64.sv" "forwmulA" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectormux3to1 vectormux3to1:vforwmulA " "Elaborating entity \"vectormux3to1\" for hierarchy \"vectormux3to1:vforwmulA\"" {  } { { "CPU/TessiaX64.sv" "vforwmulA" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hazards " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hazards\"" {  } { { "CPU/TessiaX64.sv" "hazards" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:ExecuteStage " "Elaborating entity \"Execute\" for hierarchy \"Execute:ExecuteStage\"" {  } { { "CPU/TessiaX64.sv" "ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:ExecuteStage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute:ExecuteStage\|ALU:alu\"" {  } { { "CPU/Execute/Execute.sv" "alu" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorALU Execute:ExecuteStage\|VectorALU:aluv " "Elaborating entity \"VectorALU\" for hierarchy \"Execute:ExecuteStage\|VectorALU:aluv\"" {  } { { "CPU/Execute/Execute.sv" "aluv" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VectorALU.sv(28) " "Verilog HDL assignment warning at VectorALU.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "CPU/Execute/VectorALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/VectorALU.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700661358307 "|TessiaX64|Execute:ExecuteStage|VectorALU:aluv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VectorALU.sv(33) " "Verilog HDL assignment warning at VectorALU.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "CPU/Execute/VectorALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/VectorALU.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700661358307 "|TessiaX64|Execute:ExecuteStage|VectorALU:aluv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result VectorALU.sv(7) " "Output port \"result\" at VectorALU.sv(7) has no driver" {  } { { "CPU/Execute/VectorALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/VectorALU.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700661358311 "|TessiaX64|Execute:ExecuteStage|VectorALU:aluv"}
{ "Warning" "WSGN_EMPTY_SHELL" "VectorALU " "Entity \"VectorALU\" contains only dangling pins" {  } { { "CPU/Execute/Execute.sv" "aluv" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 26 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1700661358312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:ExecuteMemoryFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:ExecuteMemoryFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "ExecuteMemoryFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dmem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dmem\"" {  } { { "CPU/TessiaX64.sv" "dmem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358372 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 63 DataMemory.sv(9) " "Verilog HDL warning at DataMemory.sv(9): number of words (60) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "CPU/Memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/DataMemory.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1700661358373 "|TessiaX64|DataMemory:dmem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.sv(14) " "Verilog HDL warning at DataMemory.sv(14): ignoring unsupported system task" {  } { { "CPU/Memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/DataMemory.sv" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1700661358373 "|TessiaX64|DataMemory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:MemoryWriteBackFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:MemoryWriteBackFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "MemoryWriteBackFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:writeback\"" {  } { { "CPU/TessiaX64.sv" "writeback" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358379 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VectorReadDataW 0 WriteBack.sv(6) " "Net \"VectorReadDataW\" at WriteBack.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/WriteBack/WriteBack.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/WriteBack/WriteBack.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358381 "|TessiaX64|WriteBack:writeback"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VectorALUOutW 0 WriteBack.sv(6) " "Net \"VectorALUOutW\" at WriteBack.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/WriteBack/WriteBack.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/WriteBack/WriteBack.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700661358381 "|TessiaX64|WriteBack:writeback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectormux2to1 WriteBack:writeback\|vectormux2to1:Vmemtoregmux " "Elaborating entity \"vectormux2to1\" for hierarchy \"WriteBack:writeback\|vectormux2to1:Vmemtoregmux\"" {  } { { "CPU/WriteBack/WriteBack.sv" "Vmemtoregmux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/WriteBack/WriteBack.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700661358384 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[0\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[0\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[10\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[10\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[11\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[11\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[12\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[12\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[13\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[13\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[14\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[14\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[15\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[15\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[1\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[1\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[2\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[2\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[3\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[3\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[4\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[4\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[5\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[5\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[6\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[6\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[7\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[7\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[8\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[8\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[0\]\[9\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[0\]\[9\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[0\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[0\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[10\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[10\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[11\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[11\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[12\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[12\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[13\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[13\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[14\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[14\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[15\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[15\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[1\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[1\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358533 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[2\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[2\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[3\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[3\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[4\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[4\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[5\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[5\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[6\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[6\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[7\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[7\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[8\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[8\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[1\]\[9\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[1\]\[9\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[0\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[0\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[10\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[10\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[11\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[11\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[12\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[12\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[13\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[13\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[14\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[14\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[15\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[15\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[1\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[1\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[2\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[2\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[3\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[3\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[4\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[4\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[5\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[5\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[6\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[6\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[7\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[7\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[8\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[8\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[2\]\[9\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[2\]\[9\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[0\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[0\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[10\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[10\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[11\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[11\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[12\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[12\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[13\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[13\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[14\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[14\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[15\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[15\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358534 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[1\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[1\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[2\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[2\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[3\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[3\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[4\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[4\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[5\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[5\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[6\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[6\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[7\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[7\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[8\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[8\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Execute:ExecuteStage VectorALUResultE\[3\]\[9\] Input Output " "Port direction mismatch for entity \"Execute:ExecuteStage\" at port \"VectorALUResultE\[3\]\[9\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "CPU/TessiaX64.sv" "Execute:ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 301 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1700661358535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700661358555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/output_files/TessiaX64.map.smsg " "Generated suppressed messages file C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/output_files/TessiaX64.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700661358602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 64 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 64 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700661358614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 22 07:55:58 2023 " "Processing ended: Wed Nov 22 07:55:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700661358614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700661358614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700661358614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700661358614 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 66 s 15 s " "Quartus Prime Flow was unsuccessful. 66 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700661359212 ""}
