
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001ed94 vaddr 0x40016d94 paddr 0x40016d94 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x0001793c memsz 0x00017a5c flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e5c0  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000087d4  4000e5c0  4000e5c0  000165c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40016d94  40016d94  0001ed94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000b9c  40016da0  40016da0  0001eda0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000011c  40017940  40017940  0001f93c  2**3
                  ALLOC
  5 .debug_info   0000519a  00000000  00000000  0001f93c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001468  00000000  00000000  00024ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00005355  00000000  00000000  00025f3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000200  00000000  00000000  0002b298  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000172c  00000000  00000000  0002b498  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e50  00000000  00000000  0002cbc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002da14  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002da44  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000014c0  00000000  00000000  0002da84  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0002ef44  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000e5c0 l    d  .rodata	00000000 .rodata
40016d94 l    d  .ARM.exidx	00000000 .ARM.exidx
40016da0 l    d  .data	00000000 .data
40017940 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
400000b4 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40017940 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 app_controller.c
00000000 l    df *ABS*	00000000 app_service.c
40016f80 l       .data	00000000 .LANCHOR0
40017954 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 cp15.c
400006a0 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
40016fa0 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
40002164 l     F .text	000007c4 Lcd_Printf.constprop.0
400125b0 l       .rodata	00000000 .LANCHOR1
40017958 l       .bss	00000000 .LANCHOR3
4000e5c0 l       .rodata	00000000 .LANCHOR0
400165a0 l       .rodata	00000000 .LANCHOR2
40017050 l       .data	00000000 .LANCHOR4
40012ad0 l     O .rodata	00000015 _first
40012ae8 l     O .rodata	0000001e _middle
40012b08 l     O .rodata	0000001e _last
40015830 l     O .rodata	00000016 cho
40015848 l     O .rodata	00000016 cho2
40015860 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
40017a10 l       .bss	00000000 .LANCHOR0
40017a10 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40017a14 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40005b74 l       .text	00000000 Finished
40005b08 l       .text	00000000 Loop1
40005b68 l       .text	00000000 Skip
40005b48 l       .text	00000000 Loop2
40005b4c l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
40017088 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
40016980 l     O .rodata	00000010 blanks.6744
40016990 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40007dc0 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
400174b0 l     O .data	00000020 lc_ctype_charset
400174d4 l     O .data	00000020 lc_message_charset
400174f4 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
400169a0 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40016ac8 l     O .rodata	00000010 blanks.6688
40016ad8 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000d008 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40002fa8 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000ac88 g     F .text	00000058 _mprec_log10
40003d4c g     F .text	0000004c Lcd_Draw_STACK
400059a4 g       .text	00000000 CoInvalidateMainTlbVA
4000ad50 g     F .text	0000007c __any_on
40016a78 g     O .rodata	00000028 __mprec_tinytens
4000dad4 g     F .text	00000018 .hidden __aeabi_dcmple
4000ced4 g     F .text	0000002c cleanup_glue
4000dbf8 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40003d98 g     F .text	00000014 Key_Poll_Init
40016f98 g     O .data	00000008 stackLimit
400020d0 g     F .text	00000048 GIC_Clear_Pending_Clear
4000d9e8 g     F .text	00000088 .hidden __cmpdf2
400002b8 g     F .text	0000005c Uart1_ISR
4001795c g     O .bss	000000a0 ArrWinInfo
400059c0 g       .text	00000000 CoSetICacheLockdownBase
4000d9e8 g     F .text	00000088 .hidden __eqdf2
4000dc38 g     F .text	000004d0 .hidden __divdi3
4000d4dc g     F .text	00000060 .hidden __floatdidf
40005858 g       .text	00000000 CoSetAsyncBusMode
40005e88 g     F .text	00000028 vsprintf
40005238 g     F .text	000000f8 Uart1_GetString
40001f10 g     F .text	00000018 GIC_Set_Priority_Mask
40002f1c g     F .text	0000008c Lcd_Draw_Image
40009698 g     F .text	00000070 _setlocale_r
40015878 g     O .rodata	00001000 eng8x16
4000a09c g     F .text	00000004 __malloc_unlock
40000364 g     F .text	00000050 Key4_ISR
4000573c g       .text	00000000 CoReadCTR
4000060c g     F .text	00000074 runApp
400056d4 g       .text	00000000 CoDisableL2PrefetchHint
400012a4 g     F .text	00000030 L2C_CleanAndInvalidate_All
400056e4 g       .text	00000000 CoEnableICache
4000c740 g     F .text	00000134 memmove
4000a0a0 g     F .text	0000008c _Balloc
4000467c g     F .text	000000bc SDHC_ACMD41
40017000 g     O .data	00000010 ICDIPR0
4000d9d8 g     F .text	00000098 .hidden __gtdf2
40005988 g       .text	00000000 CoInvalidateDTlbVA
400056a4 g       .text	00000000 CoGetUserReadPA
40002134 g     F .text	00000018 GIC_Write_EOI
40005940 g       .text	00000000 CoPrefetchICacheLineVA
40005960 g       .text	00000000 CoInvalidateITlb
4000571c g       .text	00000000 CoEnableDCache
400059e8 g       .text	00000000 CoSetL2CacheAuxCrtlReg
40017a58 g     O .bss	00000004 errno
4000da8c g     F .text	00000018 .hidden __aeabi_cdcmple
40002118 g     F .text	0000001c GIC_Read_INTACK
40001388 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40003f58 g     F .text	000000f4 Main
40005838 g       .text	00000000 CoDisableMmu
4000578c g       .text	00000000 CoDisableFiq
40002928 g     F .text	00000004 udelay_f
40017958 g     O .bss	00000004 pLcdFb
40004e44 g     F .text	000000b8 Timer0_Int_Delay
40005658 g       .text	00000000 TLB_Type
400045b4 g     F .text	00000068 SDHC_CMD8
4000214c g     F .text	00000018 GIC_Generate_SGI
400040ac g     F .text	00000010 Get_Heap_Base
40005530 g       .text	00000000 Init_App
40009fa8 g     F .text	000000f0 memcpy
400040a0 g     F .text	0000000c Get_Stack_Limit
4000da70 g     F .text	00000034 .hidden __aeabi_cdrcmple
40003ef0 g     F .text	0000001c LED_Display
400057f8 g       .text	00000000 CoDisableUnalignedAccess
40002d54 g     F .text	00000088 Lcd_Clr_Screen
40005eb0 g     F .text	00001f0c _svfprintf_r
4000d460 g     F .text	00000028 .hidden __floatsidf
4000d9e0 g     F .text	00000090 .hidden __ltdf2
40016da0 g     O .data	000001e0 ISR_Vector
4000db78 g     F .text	00000000 .hidden __aeabi_uldivmod
4000adcc g     F .text	0000006c __fpclassifyd
400058b0 g       .text	00000000 CoSelTTBReg0
4000ac00 g     F .text	00000088 __ratio
40017030 g     O .data	00000010 ICCIAR
40016da0 g       .data	00000000 __RW_BASE__
4000d008 g     F .text	000000f4 .hidden __udivsi3
400059b8 g       .text	00000000 CoSetDCacheLockdownBase
40001fc0 g     F .text	00000084 GIC_Set_Interrupt_Priority
40005604 g       .text	00000000 Get_User_SP
400169b0 g     O .rodata	000000c8 __mprec_tens
40001234 g     F .text	0000001c L2C_Clean_PA
40003188 g     F .text	000003c8 Lcd_Han_Putch
40009708 g     F .text	0000000c __locale_charset
40005904 g       .text	00000000 CoInvalidateDCacheIndex
40016fe0 g     O .data	00000010 ICDICER0
40017a24 g     O .bss	00000004 __malloc_top_pad
400174d0 g     O .data	00000004 __mb_cur_max
4000d43c g     F .text	00000024 .hidden __aeabi_ui2d
40009738 g     F .text	0000000c _localeconv_r
40002d08 g     F .text	00000028 Lcd_Get_Pixel
400036c4 g     F .text	0000021c Lcd_Puts
4000a3fc g     F .text	00000024 __i2b
4000577c g       .text	00000000 CoEnableFiq
40005a00 g       .text	00000000 CoSetL2CacheLines
4000d120 g     F .text	00000000 .hidden __aeabi_drsub
4000ae38 g     F .text	00000044 _sbrk_r
40003ecc g     F .text	00000024 LED_Init
400003b4 g     F .text	00000050 Timer0_ISR
40004554 g     F .text	00000060 SDHC_CMD0
40003004 g     F .text	0000001c absf
40003044 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
400059f8 g       .text	00000000 CoSetITlbLockdown
40003df4 g     F .text	00000030 Key_ISR_Init
40005700 g       .text	00000000 CoDisableICache
4000dabc g     F .text	00000018 .hidden __aeabi_dcmplt
40001344 g     F .text	00000044 SetTransTable
40002d30 g     F .text	00000024 Lcd_Get_Pixel_Address
40017a50 g     O .bss	00000004 __malloc_max_sbrked_mem
4000579c g       .text	00000000 CoSetIF
40005898 g       .text	00000000 CoEnableNeon
4000d488 g     F .text	00000040 .hidden __extendsfdf2
4000597c g       .text	00000000 CoInvalidateDTlb
4000d7cc g     F .text	0000020c .hidden __aeabi_ddiv
4001794c g     O .bss	00000004 sd_tr_flag
4000d12c g     F .text	00000310 .hidden __adddf3
40005954 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
4001793c g       .data	00000000 __RW_LIMIT__
40005090 g     F .text	00000098 Uart1_Printf
4000aa20 g     F .text	000000d4 __b2d
4000d53c g     F .text	00000290 .hidden __aeabi_dmul
4001697c g     O .rodata	00000004 _global_impure_ptr
4000c968 g     F .text	0000056c _realloc_r
40004dc0 g     F .text	00000084 Timer0_Delay
40005818 g       .text	00000000 CoDisableAlignFault
40005628 g       .text	00000000 PABT_Falut_Status
4000e108 g     F .text	00000470 .hidden __udivdi3
40016aa0 g     O .rodata	00000028 __mprec_bigtens
4000a224 g     F .text	000000e8 __s2b
4000d43c g     F .text	00000024 .hidden __floatunsidf
4000404c g     F .text	0000004c _sbrk
40012b28 g     O .rodata	00002d01 han16x16
4000a818 g     F .text	00000060 __mcmp
40005150 g     F .text	0000001c Uart1_Get_Pressed
40000404 g     F .text	00000038 Undef_Handler
40017954 g     O .bss	00000004 curAppNum
40002cd8 g     F .text	00000030 Lcd_Put_Pixel
40005e10 g     F .text	00000028 strtol
400012d4 g     F .text	0000001c L2C_CleanAndInvalidate_PA
40005b88 g       .text	00000000 CoSetProcessId
40001250 g     F .text	00000020 L2C_Clean_SetWay
400038e0 g     F .text	00000080 Lcd_Draw_Bar
400041a8 g     F .text	00000310 SDHC_Card_Init
40001ee4 g     F .text	00000018 GIC_Distributor_Enable
40005674 g       .text	00000000 exynos_smc
40003e24 g     F .text	000000a8 Key_ISR_Enable
40000fec g     F .text	00000088 L2C_Clean_VA
40005af0 g       .text	00000000 CoInvalidateDCacheForV7
4000cf00 g     F .text	00000108 _reclaim_reent
4000a30c g     F .text	0000005c __hi0bits
40001184 g     F .text	00000030 L2C_Invalidate_All
4000db1c g     F .text	0000005c .hidden __fixdfsi
4000292c g     F .text	00000068 LCD_Clock_Init
40003dac g     F .text	00000014 Key_Get_Key_Pressed
4000480c g     F .text	00000088 SDHC_CMD7
40005878 g       .text	00000000 CoDisableBranchPrediction
40016fd0 g     O .data	00000010 ICDISERn
4000572c g       .text	00000000 CoDisableDCache
4000d12c g     F .text	00000310 .hidden __aeabi_dadd
4000d9e0 g     F .text	00000090 .hidden __ledf2
40017948 g     O .bss	00000004 sd_wr_buffer_flag
40005744 g       .text	00000000 CoReadCLIDR
40005a60 g       .text	00000000 CoCopyFromL2Cache
4000a608 g     F .text	00000104 __pow5mult
4000d4c8 g     F .text	00000074 .hidden __aeabi_ul2d
40017a20 g     O .bss	00000004 __nlocale_changed
40000ee4 g     F .text	00000080 CoGetPAfromVA
400058e8 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
400012f0 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
400057d8 g       .text	00000000 CoDisableVectoredInt
40005bc8 g     F .text	00000018 _atoi_r
40017050 g     O .data	00000028 ArrFbSel
40004098 g     F .text	00000008 Get_Stack_Base
40005ad8 g       .text	00000000 CoGetPAreg
40016ff0 g     O .data	00000010 ICDICERn
4000db04 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000e578 g     F .text	00000048 .hidden __clzsi2
40017a14 g     O .bss	00000002 sd_rca
40009e94 g     F .text	00000114 memchr
4000c4d4 g     F .text	0000026c _free_r
400057c8 g       .text	00000000 CoEnableVectoredInt
40001158 g     F .text	0000002c L2C_Disable
40009714 g     F .text	00000010 __locale_mb_cur_max
40002044 g     F .text	0000008c GIC_Set_Processor_Target
4000daec g     F .text	00000018 .hidden __aeabi_dcmpge
40005638 g       .text	00000000 DABT_Falut_Status
40005acc g       .text	00000000 CoGetCacheSizeID
40017a1c g     O .bss	00000004 __mlocale_changed
4000d128 g     F .text	00000314 .hidden __aeabi_dsub
40017934 g     O .data	00000004 __malloc_sbrk_base
4000516c g     F .text	000000cc Uart1_ISR_Enable
40005620 g       .text	00000000 Get_User_Stack_Limit
4000d4c8 g     F .text	00000074 .hidden __floatundidf
4000a70c g     F .text	0000010c __lshift
4000b0ac g     F .text	000001ac __ssprint_r
40004954 g     F .text	000000e0 SDHC_ISR_Enable
40003b14 g     F .text	00000238 Lcd_Printf
400179fc g     O .bss	00000004 Selected_win
4000a420 g     F .text	000001e8 __multiply
40004738 g     F .text	00000068 SDHC_CMD2
40017040 g     O .data	00000010 ICCEOIR
40017a28 g     O .bss	00000028 __malloc_current_mallinfo
4000aaf4 g     F .text	0000010c __d2b
40001f28 g     F .text	0000004c GIC_Interrupt_Enable
40003dc0 g     F .text	00000018 Key_Wait_Key_Released
40003f0c g     F .text	0000004c App_Read
4000d460 g     F .text	00000028 .hidden __aeabi_i2d
40005848 g       .text	00000000 CoSetFastBusMode
4000e5c0 g       .rodata	00000000 __RO_BASE__
40001310 g     F .text	00000034 L2C_CleanAndInvalidate_Way
4000596c g       .text	00000000 CoInvalidateITlbVA
4000d11c  w    F .text	00000004 .hidden __aeabi_ldiv0
40005650 g       .text	00000000 Main_ID
4000d7cc g     F .text	0000020c .hidden __divdf3
40000550 g     F .text	00000028 InitApp
4000ace0 g     F .text	00000070 __copybits
4001752c g     O .data	00000408 __malloc_av_
40000314 g     F .text	00000050 Key3_ISR
4000d53c g     F .text	00000290 .hidden __muldf3
40002b5c g     F .text	0000017c Lcd_Win_Init
4000a098 g     F .text	00000004 __malloc_lock
40005618 g       .text	00000000 Get_User_Stack_Base
4000e5c8 g     O .rodata	00004508 HanTable
40004a34 g     F .text	0000008c SDHC_BusPower_Control
40005920 g       .text	00000000 CoCleanDCacheVA
4000c338 g     F .text	0000009c _calloc_r
400055a4 g       .text	00000000 Run_App
40001dec g     F .text	000000f8 CoStartMmuAndL1L2Cache
40003960 g     F .text	000001b4 Lcd_Draw_Line
4000c874 g     F .text	000000f4 memset
40017010 g     O .data	00000010 ICDIPTR0
40017a54 g     O .bss	00000004 __malloc_max_total_mem
40000578 g     F .text	00000068 ChangeApp
4000592c g       .text	00000000 CoCleanDCacheIndex
40005b80 g       .text	00000000 CoSetExceptonVectoerBase
40001270 g     F .text	00000034 L2C_Clean_Way
40017a58 g       .bss	00000000 __ZI_LIMIT__
4000d008 g     F .text	00000000 .hidden __aeabi_uidiv
40000510 g     F .text	00000040 SVC_Handler
40005990 g       .text	00000000 CoInvalidateDTlbASID
40003550 g     F .text	00000174 Lcd_Eng_Putch
40005c40 g     F .text	000001d0 _strtol_r
40007fa0 g     F .text	000016f4 _dtoa_r
40009768 g     F .text	0000072c _malloc_r
40000f64 g     F .text	00000088 L2C_Invalidate_VA
4000d4dc g     F .text	00000060 .hidden __aeabi_l2d
40005024 g     F .text	0000006c Uart1_Send_String
40004fd0 g     F .text	00000054 Uart1_Send_Byte
40005ae4 g       .text	00000000 CoGetNormalMemRemapReg
400058c4 g       .text	00000000 CoSetDomain
400056c4 g       .text	00000000 CoEnableL2PrefetchHint
40005b90 g       .text	00000000 CoSetMpll
40005694 g       .text	00000000 CoGetOSWritePA
40005aac g       .text	00000000 CoStopPLE
4000c3d4 g     F .text	00000100 _malloc_trim_r
400059ac g       .text	00000000 CoInvalidateMainTlbASID
4000ae7c g     F .text	00000000 strcmp
40016fc0 g     O .data	00000010 ICDISER0
40005938 g       .text	00000000 CoDataSyncBarrier
400058d8 g       .text	00000000 CoInvalidateICache
40016d94 g       .rodata	00000000 __RO_LIMIT__
40002e64 g     F .text	00000014 Lcd_Get_Info_BMP
40017950 g     O .bss	00000004 sd_command_complete_flag
40001074 g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005330 g     F .text	000001fc Uart1_GetIntNum
4000d9e8 g     F .text	00000088 .hidden __nedf2
400011b4 g     F .text	0000001c L2C_Invalidate_PA
40001430 g     F .text	000008dc CoStartMmuAndDCache
400058f8 g       .text	00000000 CoInvalidateDCacheVA
400040bc g     F .text	0000000c Get_Heap_Limit
400058cc g       .text	00000000 CoWaitForInterrupt
40017a18 g     O .bss	00000004 _PathLocale
400058bc g       .text	00000000 CoSetASID
40005e38 g     F .text	00000050 _vsprintf_r
40009744 g     F .text	00000018 setlocale
400005e0 g     F .text	0000002c initApp
40017080 g     O .data	00000004 _impure_ptr
40009730 g     F .text	00000008 __locale_cjk_lang
40005640 g       .text	00000000 DABT_Falut_Address
40005828 g       .text	00000000 CoEnableMmu
40005630 g       .text	00000000 PABT_Falut_Address
40004b8c g     F .text	00000110 SD_Read_Sector
4000b258 g     F .text	000010e0 _svfiprintf_r
40005754 g       .text	00000000 CoReadCSSELR
4000a9bc g     F .text	00000064 __ulp
400058a8 g       .text	00000000 CoSetTTBase
40002994 g     F .text	000001c8 Lcd_Init
40001204 g     F .text	00000030 L2C_Clean_All
4000453c g     F .text	00000018 SDHC_Clock_Stop
400040c8 g     F .text	00000038 Delay
40005648 g       .text	00000000 Get_SP
400011d0 g     F .text	00000034 L2C_Invalidate_Way
400010fc g     F .text	0000005c L2C_Enable
40005684 g       .text	00000000 CoGetOSReadPA
400057e8 g       .text	00000000 CoEnableUnalignedAccess
400044f8 g     F .text	00000044 SDHC_Clock_Supply
40017940 g       .bss	00000000 __ZI_BASE__
40016f88 g     O .data	00000008 sizeApp
4000975c g     F .text	0000000c localeconv
40004100 g     F .text	000000a8 SDHC_Init
400057b0 g       .text	00000000 CoWrIF
4000d0fc g     F .text	00000020 .hidden __aeabi_uidivmod
4000daa4 g     F .text	00000018 .hidden __aeabi_dcmpeq
400056b4 g       .text	00000000 CoGetUserWritePA
40017a08 g     O .bss	00000008 Display_frame
40016f90 g     O .data	00000008 ram
40003dd8 g     F .text	0000001c Key_Wait_Key_Pressed
40002fd0 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40004f00 g     F .text	000000d0 Uart1_Init
40016fb0 g     O .data	00000010 ICCPMR
400001c0 g     F .text	000000f8 SDHC_ISR
4000043c g     F .text	00000074 Dabort_Handler
40003020 g     F .text	00000024 Lcd_Brightness_Control
40005868 g       .text	00000000 CoEnableBranchPrediction
40016f80 g     O .data	00000008 stackBase
40005948 g       .text	00000000 CoCleanAndInvalidateDCacheVA
40017940 g     O .bss	00000004 sd_insert_flag
40017938 g     O .data	00000004 __malloc_trim_threshold
40009724 g     F .text	0000000c __locale_msgcharset
400004b0 g     F .text	00000060 Pabort_Handler
4000a878 g     F .text	00000144 __mdiff
4000db1c g     F .text	0000005c .hidden __aeabi_d2iz
4000574c g       .text	00000000 CoReadCCSIDR
40017078 g     O .data	00000004 __ctype_ptr__
40017020 g     O .data	00000010 ICDICPR0
40005910 g       .text	00000000 CoInvalidateBothCaches
40005bb0 g     F .text	00000018 atoi
40016878 g     O .rodata	00000101 _ctype_
4000d11c  w    F .text	00000004 .hidden __aeabi_idiv0
40005974 g       .text	00000000 CoInvalidateITlbASID
4000461c g     F .text	00000060 SDHC_CMD55
40000680 g     F .text	00000010 getCurAppNum
40005808 g       .text	00000000 CoEnableAlignFault
40002ddc g     F .text	00000088 Lcd_Draw_Back_Color
40005be0 g     F .text	00000060 strlen
40005a0c g       .text	00000000 CoCopyToL2Cache
40005888 g       .text	00000000 CoEnableVfp
4000da8c g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000d9d8 g     F .text	00000098 .hidden __gedf2
400059c8 g       .text	00000000 CoLockL2Cache
40005128 g     F .text	00000028 Uart1_Get_Char
4000dbb4 g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001d0c g     F .text	000000e0 CoInitMmuAndL1L2Cache
400057b8 g       .text	00000000 CoClrIF
4000d488 g     F .text	00000040 .hidden __aeabi_f2d
40004ac0 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40000690 g     F .text	00000010 setCurAppNum
40004c9c g     F .text	00000124 SD_Write_Sector
4000d128 g     F .text	00000314 .hidden __subdf3
40017944 g     O .bss	00000004 sd_rd_buffer_flag
4000576c g       .text	00000000 CoDisableIrq
400059f0 g       .text	00000000 CoSetDTlbLockdown
40002e78 g     F .text	000000a4 Lcd_Draw_BMP
4000a368 g     F .text	00000094 __lo0bits
40001efc g     F .text	00000014 GIC_CPU_Interface_Enable
400044b8 g     F .text	00000040 SDHC_Port_Init
40001f74 g     F .text	0000004c GIC_Interrupt_Disable
400059d8 g       .text	00000000 CoUnLockL2Cache
40000194 g     F .text	0000002c Invalid_ISR
4000575c g       .text	00000000 CoEnableIrq
40005ab8 g       .text	00000000 CoNonSecureAccCtrl
40016fa0 g     O .data	00000010 ICCICR
40017a00 g     O .bss	00000004 Selected_frame
40004894 g     F .text	000000c0 SDHC_ACMD6_4bit
4000a148 g     F .text	000000dc __multadd
4000a12c g     F .text	0000001c _Bfree
400047a0 g     F .text	0000006c SDHC_CMD3
40005998 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002b 	b	400000b4 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe130 	ldr	lr, [pc, #304]	; 40000160 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe12c 	ldr	lr, [pc, #300]	; 40000164 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe128 	ldr	lr, [pc, #296]	; 40000168 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0000e9 	bl	40000404 <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb0000f0 	bl	4000043c <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb000106 	bl	400004b0 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

HandlerSVC:
	stmfd	sp!,{r0-r3, r12, lr}
4000009c:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
400000a0:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000a4:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000a8:	e201101f 	and	r1, r1, #31
	bl		SVC_Handler
400000ac:	eb000117 	bl	40000510 <SVC_Handler>
	ldmfd	sp!,{r0-r3, r12, pc}^
400000b0:	e8fd900f 	ldm	sp!, {r0, r1, r2, r3, ip, pc}^

400000b4 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b4:	e59f00b0 	ldr	r0, [pc, #176]	; 4000016c <ResetHandler+0xb8>
	ldr		r1, =0x0
400000b8:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000bc:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c0:	e59f00a8 	ldr	r0, [pc, #168]	; 40000170 <ResetHandler+0xbc>
	MCR     p15,0,r0,c1,c0,2
400000c4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000c8:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000cc:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000d8:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000dc:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(0<<12)|(0<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000e4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000e8:	e59f0084 	ldr	r0, [pc, #132]	; 40000174 <ResetHandler+0xc0>
	ldr		r1, [r0]
400000ec:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f0:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f4:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000f8:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400000fc:	e59f0074 	ldr	r0, [pc, #116]	; 40000178 <ResetHandler+0xc4>
	ldr		r1, [r0]
40000100:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000104:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000108:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
4000010c:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000110:	e59f0064 	ldr	r0, [pc, #100]	; 4000017c <ResetHandler+0xc8>
	ldr		r1, =__ZI_LIMIT__
40000114:	e59f1064 	ldr	r1, [pc, #100]	; 40000180 <ResetHandler+0xcc>
	mov		r2, #0x0
40000118:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
4000011c:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000120:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000124:	3afffffc 	bcc	4000011c <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000128:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
4000012c:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000130:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000134:	e59fd048 	ldr	sp, [pc, #72]	; 40000184 <ResetHandler+0xd0>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000138:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
4000013c:	e59fd044 	ldr	sp, [pc, #68]	; 40000188 <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000140:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000144:	e59fd040 	ldr	sp, [pc, #64]	; 4000018c <ResetHandler+0xd8>

	msr		cpsr_c, #(SVC_MODE)
40000148:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
4000014c:	e59fd03c 	ldr	sp, [pc, #60]	; 40000190 <ResetHandler+0xdc>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000150:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000154:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
40000158:	eb000f7e 	bl	40003f58 <Main>

	@ HALT

	b		.
4000015c:	eafffffe 	b	4000015c <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000160:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000164:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
40000168:	40016da0 	andmi	r6, r1, r0, lsr #27

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
4000016c:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000170:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000174:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000178:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000017c:	40017940 	andmi	r7, r1, r0, asr #18
	ldr		r1, =__ZI_LIMIT__
40000180:	40017a58 	andmi	r7, r1, r8, asr sl

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
40000184:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000188:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
4000018c:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000190:	43ff8000 	mvnsmi	r8, #0

40000194 <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
40000194:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000198:	e1a0c00d 	mov	ip, sp
4000019c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001a0:	e3060ae8 	movw	r0, #27368	; 0x6ae8
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001a4:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001a8:	e3440001 	movt	r0, #16385	; 0x4001
400001ac:	eb0013b7 	bl	40005090 <Uart1_Printf>
}
400001b0:	e24bd01c 	sub	sp, fp, #28
400001b4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001b8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001bc:	e25ef004 	subs	pc, lr, #4

400001c0 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001c0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001c4:	e1a0c00d 	mov	ip, sp
400001c8:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400001cc:	e24cb004 	sub	fp, ip, #4
400001d0:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001d4:	e3a03000 	mov	r3, #0
400001d8:	e3413253 	movt	r3, #4691	; 0x1253
400001dc:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400001e0:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400001e4:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
400001e8:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400001ec:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001f0:	e3130040 	tst	r3, #64	; 0x40
400001f4:	1a000002 	bne	40000204 <SDHC_ISR+0x44>
400001f8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001fc:	e3130080 	tst	r3, #128	; 0x80
40000200:	0a00000a 	beq	40000230 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000204:	e3a03000 	mov	r3, #0
40000208:	e3413253 	movt	r3, #4691	; 0x1253
4000020c:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000210:	e2133801 	ands	r3, r3, #65536	; 0x10000
40000214:	13073940 	movwne	r3, #31040	; 0x7940
		else sd_insert_flag = 0;
40000218:	03072940 	movweq	r2, #31040	; 0x7940
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000021c:	13a02001 	movne	r2, #1
40000220:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
40000224:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000228:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
4000022c:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000230:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
40000234:	e3a00000 	mov	r0, #0
40000238:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
4000023c:	e3130020 	tst	r3, #32
40000240:	13073940 	movwne	r3, #31040	; 0x7940
40000244:	13a02001 	movne	r2, #1
40000248:	13443001 	movtne	r3, #16385	; 0x4001
4000024c:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000250:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000254:	e3130010 	tst	r3, #16
40000258:	13073940 	movwne	r3, #31040	; 0x7940
4000025c:	13a02001 	movne	r2, #1
40000260:	13443001 	movtne	r3, #16385	; 0x4001
40000264:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000268:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000026c:	e3130002 	tst	r3, #2
40000270:	13073940 	movwne	r3, #31040	; 0x7940
40000274:	13a02001 	movne	r2, #1
40000278:	13443001 	movtne	r3, #16385	; 0x4001
4000027c:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000280:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000284:	e3130001 	tst	r3, #1
40000288:	13073940 	movwne	r3, #31040	; 0x7940
4000028c:	13a02001 	movne	r2, #1
40000290:	13443001 	movtne	r3, #16385	; 0x4001
40000294:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000298:	eb00078c 	bl	400020d0 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
4000029c:	e3a00000 	mov	r0, #0
400002a0:	e3a0106b 	mov	r1, #107	; 0x6b
400002a4:	eb0007a2 	bl	40002134 <GIC_Write_EOI>
}
400002a8:	e24bd01c 	sub	sp, fp, #28
400002ac:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002b0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002b4:	e25ef004 	subs	pc, lr, #4

400002b8 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002b8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002bc:	e1a0c00d 	mov	ip, sp
400002c0:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002c4:	e3a04000 	mov	r4, #0
400002c8:	e3a0300f 	mov	r3, #15
400002cc:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002d0:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002d4:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400002d8:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002dc:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400002e0:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400002e4:	eb000779 	bl	400020d0 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400002e8:	e3a00000 	mov	r0, #0
400002ec:	e3a01055 	mov	r1, #85	; 0x55
400002f0:	eb00078f 	bl	40002134 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400002f4:	e3060af8 	movw	r0, #27384	; 0x6af8
400002f8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400002fc:	e3440001 	movt	r0, #16385	; 0x4001
40000300:	eb001362 	bl	40005090 <Uart1_Printf>
}
40000304:	e24bd024 	sub	sp, fp, #36	; 0x24
40000308:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
4000030c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000310:	e25ef004 	subs	pc, lr, #4

40000314 <Key3_ISR>:

void Key3_ISR(void)
{
40000314:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000318:	e1a0c00d 	mov	ip, sp
4000031c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000320:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000324:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000328:	e3060b08 	movw	r0, #27400	; 0x6b08

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
4000032c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000330:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
40000334:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000338:	eb001354 	bl	40005090 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
4000033c:	e3a00000 	mov	r0, #0
40000340:	e3a01033 	mov	r1, #51	; 0x33
40000344:	eb000761 	bl	400020d0 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000348:	e3a00000 	mov	r0, #0
4000034c:	e3a01033 	mov	r1, #51	; 0x33
40000350:	eb000777 	bl	40002134 <GIC_Write_EOI>
}
40000354:	e24bd01c 	sub	sp, fp, #28
40000358:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000035c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000360:	e25ef004 	subs	pc, lr, #4

40000364 <Key4_ISR>:

void Key4_ISR(void)
{
40000364:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000368:	e1a0c00d 	mov	ip, sp
4000036c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000370:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000374:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000378:	e3060b18 	movw	r0, #27416	; 0x6b18
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
4000037c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000380:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
40000384:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000388:	eb001340 	bl	40005090 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
4000038c:	e3a00000 	mov	r0, #0
40000390:	e3a01034 	mov	r1, #52	; 0x34
40000394:	eb00074d 	bl	400020d0 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
40000398:	e3a00000 	mov	r0, #0
4000039c:	e3a01034 	mov	r1, #52	; 0x34
400003a0:	eb000763 	bl	40002134 <GIC_Write_EOI>
}
400003a4:	e24bd01c 	sub	sp, fp, #28
400003a8:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003ac:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003b0:	e25ef004 	subs	pc, lr, #4

400003b4 <Timer0_ISR>:


void Timer0_ISR(void)
{
400003b4:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003b8:	e1a0c00d 	mov	ip, sp
400003bc:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}

	rTINT_CSTAT |= ((1<<5)|1);
400003c0:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400003c4:	e1a00003 	mov	r0, r3


void Timer0_ISR(void)
{

	rTINT_CSTAT |= ((1<<5)|1);
400003c8:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
400003cc:	e24cb004 	sub	fp, ip, #4

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400003d0:	e3a01045 	mov	r1, #69	; 0x45


void Timer0_ISR(void)
{

	rTINT_CSTAT |= ((1<<5)|1);
400003d4:	e5932044 	ldr	r2, [r3, #68]	; 0x44
400003d8:	e3822021 	orr	r2, r2, #33	; 0x21
400003dc:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
400003e0:	eb00073a 	bl	400020d0 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
400003e4:	e3a01045 	mov	r1, #69	; 0x45
400003e8:	e3a00000 	mov	r0, #0
400003ec:	eb000750 	bl	40002134 <GIC_Write_EOI>

#if 1 // only change
	ChangeApp();
400003f0:	eb000060 	bl	40000578 <ChangeApp>
#endif
}
400003f4:	e24bd01c 	sub	sp, fp, #28
400003f8:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003fc:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000400:	e25ef004 	subs	pc, lr, #4

40000404 <Undef_Handler>:
#include "device_driver.h"
#include "app_controller.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000404:	e1a0c00d 	mov	ip, sp
40000408:	e1a02001 	mov	r2, r1
4000040c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000410:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000414:	e3060b28 	movw	r0, #27432	; 0x6b28
40000418:	e1a01004 	mov	r1, r4
4000041c:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"
#include "app_controller.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000420:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000424:	eb001319 	bl	40005090 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
40000428:	e3060b4c 	movw	r0, #27468	; 0x6b4c
4000042c:	e5941000 	ldr	r1, [r4]
40000430:	e3440001 	movt	r0, #16385	; 0x4001
40000434:	eb001315 	bl	40005090 <Uart1_Printf>
40000438:	eafffffe 	b	40000438 <Undef_Handler+0x34>

4000043c <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
4000043c:	e1a0c00d 	mov	ip, sp
40000440:	e1a03000 	mov	r3, r0
40000444:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000448:	e3060b68 	movw	r0, #27496	; 0x6b68
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
4000044c:	e24cb004 	sub	fp, ip, #4
40000450:	e24dd008 	sub	sp, sp, #8
40000454:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000458:	e1a01003 	mov	r1, r3
4000045c:	e3440001 	movt	r0, #16385	; 0x4001
40000460:	eb00130a 	bl	40005090 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
40000464:	eb001475 	bl	40005640 <DABT_Falut_Address>
40000468:	e1a01000 	mov	r1, r0
4000046c:	e3060b8c 	movw	r0, #27532	; 0x6b8c
40000470:	e3440001 	movt	r0, #16385	; 0x4001
40000474:	eb001305 	bl	40005090 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000478:	eb00146e 	bl	40005638 <DABT_Falut_Status>
4000047c:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000480:	e3060ba8 	movw	r0, #27560	; 0x6ba8
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
40000484:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
40000488:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
4000048c:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000490:	e58d2000 	str	r2, [sp]
40000494:	e081120c 	add	r1, r1, ip, lsl #4
40000498:	e7e32253 	ubfx	r2, r3, #4, #4
4000049c:	e3440001 	movt	r0, #16385	; 0x4001
400004a0:	e7e035d3 	ubfx	r3, r3, #11, #1
400004a4:	eb0012f9 	bl	40005090 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
400004a8:	e24bd00c 	sub	sp, fp, #12
400004ac:	e89da800 	ldm	sp, {fp, sp, pc}

400004b0 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400004b0:	e1a03000 	mov	r3, r0
400004b4:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004b8:	e3060bf4 	movw	r0, #27636	; 0x6bf4
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400004bc:	e1a02001 	mov	r2, r1
400004c0:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004c4:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400004c8:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004cc:	e3440001 	movt	r0, #16385	; 0x4001
400004d0:	eb0012ee 	bl	40005090 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
400004d4:	eb001455 	bl	40005630 <PABT_Falut_Address>
400004d8:	e1a01000 	mov	r1, r0
400004dc:	e3060c18 	movw	r0, #27672	; 0x6c18
400004e0:	e3440001 	movt	r0, #16385	; 0x4001
400004e4:	eb0012e9 	bl	40005090 <Uart1_Printf>
	sd = PABT_Falut_Status();
400004e8:	eb00144e 	bl	40005628 <PABT_Falut_Status>
400004ec:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004f0:	e3060c34 	movw	r0, #27700	; 0x6c34
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400004f4:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
400004f8:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004fc:	e0831201 	add	r1, r3, r1, lsl #4
40000500:	e7e02652 	ubfx	r2, r2, #12, #1
40000504:	e3440001 	movt	r0, #16385	; 0x4001
40000508:	eb0012e0 	bl	40005090 <Uart1_Printf>
4000050c:	eafffffe 	b	4000050c <Pabort_Handler+0x5c>

40000510 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
40000510:	e1a0c00d 	mov	ip, sp
40000514:	e1a02001 	mov	r2, r1
40000518:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000051c:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000520:	e3060c60 	movw	r0, #27744	; 0x6c60
40000524:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
40000528:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000052c:	e3440001 	movt	r0, #16385	; 0x4001
40000530:	eb0012d6 	bl	40005090 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
40000534:	e5941000 	ldr	r1, [r4]
40000538:	e3060c84 	movw	r0, #27780	; 0x6c84
4000053c:	e3440001 	movt	r0, #16385	; 0x4001
40000540:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
40000544:	e24bd014 	sub	sp, fp, #20
40000548:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
4000054c:	ea0012cf 	b	40005090 <Uart1_Printf>

40000550 <InitApp>:
#include "app_service.h"
#include "device_driver.h"


int InitApp(void)
{
40000550:	e1a0c00d 	mov	ip, sp
40000554:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000558:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	result = initApp();
4000055c:	eb00001f 	bl	400005e0 <initApp>
40000560:	e1a04000 	mov	r4, r0
	Uart_Printf("\n [INFO] INIT APP \n");
40000564:	e3060c90 	movw	r0, #27792	; 0x6c90
40000568:	e3440001 	movt	r0, #16385	; 0x4001
4000056c:	eb0012c7 	bl	40005090 <Uart1_Printf>

	return result;
}
40000570:	e1a00004 	mov	r0, r4
40000574:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000578 <ChangeApp>:

int ChangeApp(void)
{
40000578:	e1a0c00d 	mov	ip, sp
4000057c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000580:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	int nextAppNum = (getCurAppNum() + 1) % 2;
40000584:	eb00003d 	bl	40000680 <getCurAppNum>
40000588:	e2800001 	add	r0, r0, #1
4000058c:	e1a03fa0 	lsr	r3, r0, #31
40000590:	e0800003 	add	r0, r0, r3
40000594:	e2000001 	and	r0, r0, #1
	setCurAppNum(nextAppNum);
40000598:	e0630000 	rsb	r0, r3, r0
4000059c:	eb00003b 	bl	40000690 <setCurAppNum>
	result = runApp(getCurAppNum());
400005a0:	eb000036 	bl	40000680 <getCurAppNum>
400005a4:	eb000018 	bl	4000060c <runApp>
400005a8:	e1a04000 	mov	r4, r0

	Uart_Printf("\n [INFO] RUN APP ==> APP%d, result : %s\n", getCurAppNum(), result == 1 ? "true":"false");
400005ac:	eb000033 	bl	40000680 <getCurAppNum>
400005b0:	e3063ca4 	movw	r3, #27812	; 0x6ca4
400005b4:	e1a01000 	mov	r1, r0
400005b8:	e3443001 	movt	r3, #16385	; 0x4001
400005bc:	e3540001 	cmp	r4, #1
400005c0:	e3060cb4 	movw	r0, #27828	; 0x6cb4
400005c4:	e3062cac 	movw	r2, #27820	; 0x6cac
400005c8:	e3442001 	movt	r2, #16385	; 0x4001
400005cc:	e3440001 	movt	r0, #16385	; 0x4001
400005d0:	01a02003 	moveq	r2, r3
400005d4:	eb0012ad 	bl	40005090 <Uart1_Printf>

	return result;
}
400005d8:	e1a00004 	mov	r0, r4
400005dc:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400005e0 <initApp>:
int initApp(void)
{
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005e0:	e3063f80 	movw	r3, #28544	; 0x6f80
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005e4:	e1a0c00d 	mov	ip, sp
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005e8:	e3443001 	movt	r3, #16385	; 0x4001
400005ec:	e3a00000 	mov	r0, #0
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005f0:	e92dd800 	push	{fp, ip, lr, pc}
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005f4:	e3440410 	movt	r0, #17424	; 0x4410
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005f8:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005fc:	e8930006 	ldm	r3, {r1, r2}
40000600:	eb0013ca 	bl	40005530 <Init_App>

	return result;
}
40000604:	e3a00000 	mov	r0, #0
40000608:	e89da800 	ldm	sp, {fp, sp, pc}

4000060c <runApp>:

int runApp(int index)
{
4000060c:	e1a0c00d 	mov	ip, sp
40000610:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000614:	e1a04000 	mov	r4, r0
	int result = 0;

	Uart_Printf("\nAPP%d run\n", index);
40000618:	e3060ce0 	movw	r0, #27872	; 0x6ce0

	return result;
}

int runApp(int index)
{
4000061c:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	Uart_Printf("\nAPP%d run\n", index);
40000620:	e1a01004 	mov	r1, r4
40000624:	e3440001 	movt	r0, #16385	; 0x4001
40000628:	eb001298 	bl	40005090 <Uart1_Printf>
	SetTransTable(RAM_APP0, (RAM_APP0+sizeApp[index]-1), ram[index], RW_WBWA);
4000062c:	e3063f80 	movw	r3, #28544	; 0x6f80
40000630:	e3a00000 	mov	r0, #0
40000634:	e3443001 	movt	r3, #16385	; 0x4001
40000638:	e3440410 	movt	r0, #17424	; 0x4410
4000063c:	e0834104 	add	r4, r3, r4, lsl #2
40000640:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40000644:	e5941008 	ldr	r1, [r4, #8]
40000648:	e5942010 	ldr	r2, [r4, #16]
4000064c:	e241136e 	sub	r1, r1, #-1207959551	; 0xb8000001
40000650:	e241163f 	sub	r1, r1, #66060288	; 0x3f00000
40000654:	eb00033a 	bl	40001344 <SetTransTable>
	SetTransTable(stackLimit[index], STACK_BASE_APP1-1, stackLimit[index], RW_WBWA);
40000658:	e5940018 	ldr	r0, [r4, #24]
4000065c:	e30f1fff 	movw	r1, #65535	; 0xffff
40000660:	e34414af 	movt	r1, #17583	; 0x44af
40000664:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40000668:	e1a02000 	mov	r2, r0
4000066c:	eb000334 	bl	40001344 <SetTransTable>
	CoInvalidateMainTlb();
40000670:	eb0014c8 	bl	40005998 <CoInvalidateMainTlb>
	Run_App();
40000674:	eb0013ca 	bl	400055a4 <Run_App>

	return result;
}
40000678:	e3a00000 	mov	r0, #0
4000067c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000680 <getCurAppNum>:

int getCurAppNum(void)
{
	return curAppNum;
40000680:	e3073954 	movw	r3, #31060	; 0x7954
40000684:	e3443001 	movt	r3, #16385	; 0x4001
}
40000688:	e5930000 	ldr	r0, [r3]
4000068c:	e12fff1e 	bx	lr

40000690 <setCurAppNum>:

int setCurAppNum(int num)
{
	curAppNum = num;
40000690:	e3073954 	movw	r3, #31060	; 0x7954
40000694:	e3443001 	movt	r3, #16385	; 0x4001
40000698:	e5830000 	str	r0, [r3]

	return curAppNum;
}
4000069c:	e12fff1e 	bx	lr

400006a0 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400006a0:	e1a0c00d 	mov	ip, sp
400006a4:	e3a02020 	mov	r2, #32
400006a8:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400006ac:	e24cb004 	sub	fp, ip, #4
400006b0:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400006b4:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400006b8:	e3442400 	movt	r2, #17408	; 0x4400
400006bc:	e2838001 	add	r8, r3, #1
400006c0:	e2830002 	add	r0, r3, #2
400006c4:	e2837003 	add	r7, r3, #3
400006c8:	e2836004 	add	r6, r3, #4
400006cc:	e2835005 	add	r5, r3, #5
400006d0:	e2834006 	add	r4, r3, #6
400006d4:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400006d8:	e1a0ea03 	lsl	lr, r3, #20
400006dc:	e1a08a08 	lsl	r8, r8, #20
400006e0:	e1a00a00 	lsl	r0, r0, #20
400006e4:	e1a07a07 	lsl	r7, r7, #20
400006e8:	e1a06a06 	lsl	r6, r6, #20
400006ec:	e1a05a05 	lsl	r5, r5, #20
400006f0:	e1a04a04 	lsl	r4, r4, #20
400006f4:	e1a0ca0c 	lsl	ip, ip, #20
400006f8:	e2833008 	add	r3, r3, #8
400006fc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000700:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000704:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000708:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000070c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000710:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000714:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000718:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000071c:	e35300c8 	cmp	r3, #200	; 0xc8
40000720:	e3800002 	orr	r0, r0, #2
40000724:	e1a01002 	mov	r1, r2
40000728:	e3888002 	orr	r8, r8, #2
4000072c:	e3877002 	orr	r7, r7, #2
40000730:	e3866002 	orr	r6, r6, #2
40000734:	e3855002 	orr	r5, r5, #2
40000738:	e3844002 	orr	r4, r4, #2
4000073c:	e38cc002 	orr	ip, ip, #2
40000740:	e38ee002 	orr	lr, lr, #2
40000744:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000748:	f5d2f044 	pld	[r2, #68]	; 0x44
4000074c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000750:	e26300ce 	rsb	r0, r3, #206	; 0xce
40000754:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000758:	e2822020 	add	r2, r2, #32
4000075c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000760:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000764:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000768:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
4000076c:	e501c004 	str	ip, [r1, #-4]
40000770:	1affffd1 	bne	400006bc <CoTTSet_L1L2+0x1c>
40000774:	e0810100 	add	r0, r1, r0, lsl #2
40000778:	e1a02a03 	lsl	r2, r3, #20
4000077c:	e2833001 	add	r3, r3, #1
40000780:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000784:	e3822002 	orr	r2, r2, #2
40000788:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000078c:	e1510000 	cmp	r1, r0
40000790:	1afffff8 	bne	40000778 <CoTTSet_L1L2+0xd8>
40000794:	e3a02fd6 	mov	r2, #856	; 0x358
40000798:	e3a03000 	mov	r3, #0
4000079c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400007a0:	e1a00a03 	lsl	r0, r3, #20
400007a4:	e2833008 	add	r3, r3, #8
400007a8:	e3530070 	cmp	r3, #112	; 0x70
400007ac:	e1a08000 	mov	r8, r0
400007b0:	e1a07000 	mov	r7, r0
400007b4:	e1a06000 	mov	r6, r0
400007b8:	e1a05000 	mov	r5, r0
400007bc:	e1a04000 	mov	r4, r0
400007c0:	e1a0e000 	mov	lr, r0
400007c4:	e1a0c000 	mov	ip, r0
400007c8:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400007cc:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400007d0:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400007d4:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400007d8:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400007dc:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400007e0:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400007e4:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400007e8:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400007ec:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400007f0:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400007f4:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400007f8:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400007fc:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000800:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000804:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000808:	e3800002 	orr	r0, r0, #2
4000080c:	e1a01002 	mov	r1, r2
40000810:	e3888002 	orr	r8, r8, #2
40000814:	e3877002 	orr	r7, r7, #2
40000818:	e3866002 	orr	r6, r6, #2
4000081c:	e3855002 	orr	r5, r5, #2
40000820:	e3844002 	orr	r4, r4, #2
40000824:	e38ee002 	orr	lr, lr, #2
40000828:	e38cc002 	orr	ip, ip, #2
4000082c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000830:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000834:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000838:	e2630072 	rsb	r0, r3, #114	; 0x72
4000083c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000840:	e2822020 	add	r2, r2, #32
40000844:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000848:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
4000084c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000850:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000854:	e501c004 	str	ip, [r1, #-4]
40000858:	1affffd0 	bne	400007a0 <CoTTSet_L1L2+0x100>
4000085c:	e2800070 	add	r0, r0, #112	; 0x70
40000860:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000864:	e2833001 	add	r3, r3, #1
40000868:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000086c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000870:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000874:	e3822002 	orr	r2, r2, #2
40000878:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000087c:	1afffff7 	bne	40000860 <CoTTSet_L1L2+0x1c0>
40000880:	e3a02e52 	mov	r2, #1312	; 0x520
40000884:	e3a03000 	mov	r3, #0
40000888:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000088c:	e1a04a03 	lsl	r4, r3, #20
40000890:	e2830001 	add	r0, r3, #1
40000894:	e2838002 	add	r8, r3, #2
40000898:	e1a00a00 	lsl	r0, r0, #20
4000089c:	e2837003 	add	r7, r3, #3
400008a0:	e1a08a08 	lsl	r8, r8, #20
400008a4:	e2836005 	add	r6, r3, #5
400008a8:	e1a07a07 	lsl	r7, r7, #20
400008ac:	e2835006 	add	r5, r3, #6
400008b0:	e1a06a06 	lsl	r6, r6, #20
400008b4:	e283c007 	add	ip, r3, #7
400008b8:	e1a05a05 	lsl	r5, r5, #20
400008bc:	e1a0ca0c 	lsl	ip, ip, #20
400008c0:	e1a0e004 	mov	lr, r4
400008c4:	e2833008 	add	r3, r3, #8
400008c8:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400008cc:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400008d0:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400008d4:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400008d8:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400008dc:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400008e0:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400008e4:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400008e8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400008ec:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400008f0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400008f4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400008f8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400008fc:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000900:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000904:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000908:	e3530fae 	cmp	r3, #696	; 0x2b8
4000090c:	e3800002 	orr	r0, r0, #2
40000910:	e1a01002 	mov	r1, r2
40000914:	e3888002 	orr	r8, r8, #2
40000918:	e3877002 	orr	r7, r7, #2
4000091c:	e3866002 	orr	r6, r6, #2
40000920:	e3855002 	orr	r5, r5, #2
40000924:	e38cc002 	orr	ip, ip, #2
40000928:	e3844002 	orr	r4, r4, #2
4000092c:	e38ee002 	orr	lr, lr, #2
40000930:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40000934:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000938:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
4000093c:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40000940:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000944:	e2822020 	add	r2, r2, #32
40000948:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
4000094c:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40000950:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40000954:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40000958:	e501c004 	str	ip, [r1, #-4]
4000095c:	1affffca 	bne	4000088c <CoTTSet_L1L2+0x1ec>
40000960:	e2800fae 	add	r0, r0, #696	; 0x2b8
40000964:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000968:	e2833001 	add	r3, r3, #1
4000096c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000970:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40000974:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000978:	e3822002 	orr	r2, r2, #2
4000097c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000980:	1afffff7 	bne	40000964 <CoTTSet_L1L2+0x2c4>
40000984:	e3a02a01 	mov	r2, #4096	; 0x1000
40000988:	e3a00c11 	mov	r0, #4352	; 0x1100
4000098c:	e3442400 	movt	r2, #17408	; 0x4400
40000990:	e3440400 	movt	r0, #17408	; 0x4400
40000994:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000998:	e1a03a01 	lsl	r3, r1, #20
4000099c:	e2811001 	add	r1, r1, #1
400009a0:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
400009a4:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400009a8:	e383300e 	orr	r3, r3, #14
400009ac:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009b0:	e1520000 	cmp	r2, r0
400009b4:	1afffff7 	bne	40000998 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400009b8:	e3a03a01 	mov	r3, #4096	; 0x1000
400009bc:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400009c0:	e3443400 	movt	r3, #17408	; 0x4400
400009c4:	e3441400 	movt	r1, #17408	; 0x4400
400009c8:	e3012124 	movw	r2, #4388	; 0x1124
400009cc:	e5831100 	str	r1, [r3, #256]	; 0x100
400009d0:	e3442400 	movt	r2, #17408	; 0x4400
400009d4:	e3a03000 	mov	r3, #0
400009d8:	e1a00a03 	lsl	r0, r3, #20
400009dc:	e2833008 	add	r3, r3, #8
400009e0:	e3530068 	cmp	r3, #104	; 0x68
400009e4:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400009e8:	e1a01002 	mov	r1, r2
400009ec:	e1a08000 	mov	r8, r0
400009f0:	e1a07000 	mov	r7, r0
400009f4:	e1a06000 	mov	r6, r0
400009f8:	e1a05000 	mov	r5, r0
400009fc:	e1a04000 	mov	r4, r0
40000a00:	e1a0e000 	mov	lr, r0
40000a04:	e1a0c000 	mov	ip, r0
40000a08:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000a0c:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000a10:	e2877603 	add	r7, r7, #3145728	; 0x300000
40000a14:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000a18:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000a1c:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000a20:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40000a24:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000a28:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000a2c:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000a30:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000a34:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000a38:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000a3c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000a40:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000a44:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000a48:	e3800002 	orr	r0, r0, #2
40000a4c:	e3888002 	orr	r8, r8, #2
40000a50:	e3877002 	orr	r7, r7, #2
40000a54:	e3866002 	orr	r6, r6, #2
40000a58:	e3855002 	orr	r5, r5, #2
40000a5c:	e3844002 	orr	r4, r4, #2
40000a60:	e38ee002 	orr	lr, lr, #2
40000a64:	e38cc002 	orr	ip, ip, #2
40000a68:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000a6c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000a70:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000a74:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000a78:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000a7c:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000a80:	e2822020 	add	r2, r2, #32
40000a84:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000a88:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000a8c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000a90:	e501c004 	str	ip, [r1, #-4]
40000a94:	1affffcf 	bne	400009d8 <CoTTSet_L1L2+0x338>
40000a98:	e0810100 	add	r0, r1, r0, lsl #2
40000a9c:	e1a02a03 	lsl	r2, r3, #20
40000aa0:	e2833001 	add	r3, r3, #1
40000aa4:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000aa8:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000aac:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000ab0:	e3822002 	orr	r2, r2, #2
40000ab4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ab8:	e1510000 	cmp	r1, r0
40000abc:	1afffff6 	bne	40000a9c <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000ac0:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000ac4:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000ac8:	e3443400 	movt	r3, #17408	; 0x4400
40000acc:	e3a02a01 	mov	r2, #4096	; 0x1000
40000ad0:	e3442400 	movt	r2, #17408	; 0x4400
40000ad4:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000ad8:	e1a0900a 	mov	r9, sl
40000adc:	e1a0800a 	mov	r8, sl
40000ae0:	e1a0700a 	mov	r7, sl
40000ae4:	e1a0600a 	mov	r6, sl
40000ae8:	e1a0500a 	mov	r5, sl
40000aec:	e1a0400a 	mov	r4, sl
40000af0:	e1a0e00a 	mov	lr, sl
40000af4:	e1a0c00a 	mov	ip, sl
40000af8:	e1a0000a 	mov	r0, sl
40000afc:	e1a0100a 	mov	r1, sl
40000b00:	e1a0300a 	mov	r3, sl
40000b04:	e344ab00 	movt	sl, #19200	; 0x4b00
40000b08:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000b0c:	e3445b50 	movt	r5, #19280	; 0x4b50
40000b10:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000b14:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b18:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000b1c:	e3449b10 	movt	r9, #19216	; 0x4b10
40000b20:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000b24:	e3447b30 	movt	r7, #19248	; 0x4b30
40000b28:	e3444b60 	movt	r4, #19296	; 0x4b60
40000b2c:	e344eb70 	movt	lr, #19312	; 0x4b70
40000b30:	e3440b90 	movt	r0, #19344	; 0x4b90
40000b34:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000b38:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000b3c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000b40:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000b44:	e3448b20 	movt	r8, #19232	; 0x4b20
40000b48:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000b4c:	e3446b40 	movt	r6, #19264	; 0x4b40
40000b50:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000b54:	e344cb80 	movt	ip, #19328	; 0x4b80
40000b58:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000b5c:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000b60:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000b64:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000b68:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000b6c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000b70:	e1a04005 	mov	r4, r5
40000b74:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000b78:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000b7c:	e1a0a003 	mov	sl, r3
40000b80:	e3443c70 	movt	r3, #19568	; 0x4c70
40000b84:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000b88:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000b8c:	e1a08009 	mov	r8, r9
40000b90:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000b94:	e1a06007 	mov	r6, r7
40000b98:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000b9c:	e3444c20 	movt	r4, #19488	; 0x4c20
40000ba0:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000ba4:	e1a0c00e 	mov	ip, lr
40000ba8:	e1a01000 	mov	r1, r0
40000bac:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000bb0:	e5824308 	str	r4, [r2, #776]	; 0x308
40000bb4:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000bb8:	e3448be0 	movt	r8, #19424	; 0x4be0
40000bbc:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000bc0:	e3446c00 	movt	r6, #19456	; 0x4c00
40000bc4:	e3445c10 	movt	r5, #19472	; 0x4c10
40000bc8:	e344ec30 	movt	lr, #19504	; 0x4c30
40000bcc:	e344cc40 	movt	ip, #19520	; 0x4c40
40000bd0:	e3440c50 	movt	r0, #19536	; 0x4c50
40000bd4:	e3441c60 	movt	r1, #19552	; 0x4c60
40000bd8:	e1a04003 	mov	r4, r3
40000bdc:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000be0:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000be4:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000be8:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000bec:	e1a08009 	mov	r8, r9
40000bf0:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000bf4:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000bf8:	e5826300 	str	r6, [r2, #768]	; 0x300
40000bfc:	e1a06007 	mov	r6, r7
40000c00:	e5825304 	str	r5, [r2, #772]	; 0x304
40000c04:	e344ac80 	movt	sl, #19584	; 0x4c80
40000c08:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000c0c:	e3449c90 	movt	r9, #19600	; 0x4c90
40000c10:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000c14:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000c18:	e582c310 	str	ip, [r2, #784]	; 0x310
40000c1c:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000c20:	e5820314 	str	r0, [r2, #788]	; 0x314
40000c24:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000c28:	e5821318 	str	r1, [r2, #792]	; 0x318
40000c2c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c30:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000c34:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c38:	e582a320 	str	sl, [r2, #800]	; 0x320
40000c3c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000c40:	e5829324 	str	r9, [r2, #804]	; 0x324
40000c44:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c48:	e5828328 	str	r8, [r2, #808]	; 0x328
40000c4c:	e1a0c00e 	mov	ip, lr
40000c50:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000c54:	e1a01000 	mov	r1, r0
40000c58:	e5826330 	str	r6, [r2, #816]	; 0x330
40000c5c:	e1a0a005 	mov	sl, r5
40000c60:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000c64:	e1a08009 	mov	r8, r9
40000c68:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000c6c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c70:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000c74:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000c78:	e344cd00 	movt	ip, #19712	; 0x4d00
40000c7c:	e3440d10 	movt	r0, #19728	; 0x4d10
40000c80:	e3441d20 	movt	r1, #19744	; 0x4d20
40000c84:	e3445d30 	movt	r5, #19760	; 0x4d30
40000c88:	e344ad40 	movt	sl, #19776	; 0x4d40
40000c8c:	e3449d50 	movt	r9, #19792	; 0x4d50
40000c90:	e3448d60 	movt	r8, #19808	; 0x4d60
40000c94:	e3447d70 	movt	r7, #19824	; 0x4d70
40000c98:	e5823334 	str	r3, [r2, #820]	; 0x334
40000c9c:	e3a06000 	mov	r6, #0
40000ca0:	e5824338 	str	r4, [r2, #824]	; 0x338
40000ca4:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000ca8:	e582c340 	str	ip, [r2, #832]	; 0x340
40000cac:	e5820344 	str	r0, [r2, #836]	; 0x344
40000cb0:	e5821348 	str	r1, [r2, #840]	; 0x348
40000cb4:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000cb8:	e582a350 	str	sl, [r2, #848]	; 0x350
40000cbc:	e5829354 	str	r9, [r2, #852]	; 0x354
40000cc0:	e5828358 	str	r8, [r2, #856]	; 0x358
40000cc4:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000cc8:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000ccc:	e1a01a06 	lsl	r1, r6, #20
40000cd0:	e2866008 	add	r6, r6, #8
40000cd4:	e3560e32 	cmp	r6, #800	; 0x320
40000cd8:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000cdc:	e1a02003 	mov	r2, r3
40000ce0:	e1a08001 	mov	r8, r1
40000ce4:	e1a07001 	mov	r7, r1
40000ce8:	e1a05001 	mov	r5, r1
40000cec:	e1a04001 	mov	r4, r1
40000cf0:	e1a0e001 	mov	lr, r1
40000cf4:	e1a0c001 	mov	ip, r1
40000cf8:	e1a00001 	mov	r0, r1
40000cfc:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000d00:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000d04:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000d08:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000d0c:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000d10:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000d14:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000d18:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000d1c:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000d20:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000d24:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000d28:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000d2c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000d30:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000d34:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000d38:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000d3c:	e3811002 	orr	r1, r1, #2
40000d40:	e3888002 	orr	r8, r8, #2
40000d44:	e3877002 	orr	r7, r7, #2
40000d48:	e3855002 	orr	r5, r5, #2
40000d4c:	e3844002 	orr	r4, r4, #2
40000d50:	e38ee002 	orr	lr, lr, #2
40000d54:	e38cc002 	orr	ip, ip, #2
40000d58:	e3800002 	orr	r0, r0, #2
40000d5c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000d60:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000d64:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000d68:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000d6c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000d70:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000d74:	e2833020 	add	r3, r3, #32
40000d78:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000d7c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000d80:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000d84:	e5020004 	str	r0, [r2, #-4]
40000d88:	1affffcf 	bne	40000ccc <CoTTSet_L1L2+0x62c>
40000d8c:	e0821101 	add	r1, r2, r1, lsl #2
40000d90:	e1a03a06 	lsl	r3, r6, #20
40000d94:	e2866001 	add	r6, r6, #1
40000d98:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000d9c:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000da0:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000da4:	e3833002 	orr	r3, r3, #2
40000da8:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000dac:	e1520001 	cmp	r2, r1
40000db0:	1afffff6 	bne	40000d90 <CoTTSet_L1L2+0x6f0>
40000db4:	e3022020 	movw	r2, #8224	; 0x2020
40000db8:	e3a03000 	mov	r3, #0
40000dbc:	e3442400 	movt	r2, #17408	; 0x4400
40000dc0:	e30097f8 	movw	r9, #2040	; 0x7f8
40000dc4:	e2838001 	add	r8, r3, #1
40000dc8:	e2830002 	add	r0, r3, #2
40000dcc:	e2837003 	add	r7, r3, #3
40000dd0:	e2836004 	add	r6, r3, #4
40000dd4:	e2835005 	add	r5, r3, #5
40000dd8:	e2834006 	add	r4, r3, #6
40000ddc:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000de0:	e1a0ea03 	lsl	lr, r3, #20
40000de4:	e1a08a08 	lsl	r8, r8, #20
40000de8:	e1a00a00 	lsl	r0, r0, #20
40000dec:	e1a07a07 	lsl	r7, r7, #20
40000df0:	e1a06a06 	lsl	r6, r6, #20
40000df4:	e1a05a05 	lsl	r5, r5, #20
40000df8:	e1a04a04 	lsl	r4, r4, #20
40000dfc:	e1a0ca0c 	lsl	ip, ip, #20
40000e00:	e2833008 	add	r3, r3, #8
40000e04:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000e08:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000e0c:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000e10:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000e14:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000e18:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000e1c:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000e20:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000e24:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000e28:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000e2c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000e30:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000e34:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000e38:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000e3c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000e40:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000e44:	e1530009 	cmp	r3, r9
40000e48:	e3800002 	orr	r0, r0, #2
40000e4c:	e1a01002 	mov	r1, r2
40000e50:	e3888002 	orr	r8, r8, #2
40000e54:	e3877002 	orr	r7, r7, #2
40000e58:	e3866002 	orr	r6, r6, #2
40000e5c:	e3855002 	orr	r5, r5, #2
40000e60:	e3844002 	orr	r4, r4, #2
40000e64:	e38cc002 	orr	ip, ip, #2
40000e68:	e38ee002 	orr	lr, lr, #2
40000e6c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000e70:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000e74:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000e78:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000e7c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000e80:	e2822020 	add	r2, r2, #32
40000e84:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000e88:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000e8c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000e90:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000e94:	e501c004 	str	ip, [r1, #-4]
40000e98:	1affffc9 	bne	40000dc4 <CoTTSet_L1L2+0x724>
40000e9c:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000ea0:	e2800008 	add	r0, r0, #8
40000ea4:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ea8:	e2833001 	add	r3, r3, #1
40000eac:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000eb0:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000eb4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000eb8:	e3822002 	orr	r2, r2, #2
40000ebc:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ec0:	1afffff7 	bne	40000ea4 <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000ec4:	e3a00048 	mov	r0, #72	; 0x48
40000ec8:	e3440400 	movt	r0, #17408	; 0x4400
40000ecc:	eb001275 	bl	400058a8 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000ed0:	e3050551 	movw	r0, #21841	; 0x5551
40000ed4:	e3450555 	movt	r0, #21845	; 0x5555
}
40000ed8:	e24bd028 	sub	sp, fp, #40	; 0x28
40000edc:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000ee0:	ea001277 	b	400058c4 <CoSetDomain>

40000ee4 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000ee4:	e1a0c00d 	mov	ip, sp
40000ee8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000eec:	e24cb004 	sub	fp, ip, #4
40000ef0:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000ef4:	e3510003 	cmp	r1, #3
40000ef8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000efc:	ea000016 	b	40000f5c <CoGetPAfromVA+0x78>
40000f00:	40000f4c 	andmi	r0, r0, ip, asr #30
40000f04:	40000f54 	andmi	r0, r0, r4, asr pc
40000f08:	40000f2c 	andmi	r0, r0, ip, lsr #30
40000f0c:	40000f10 	andmi	r0, r0, r0, lsl pc
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f10:	eb0011e7 	bl	400056b4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f14:	e3100001 	tst	r0, #1
40000f18:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f1c:	03c0000f 	biceq	r0, r0, #15
40000f20:	0a000006 	beq	40000f40 <CoGetPAfromVA+0x5c>
40000f24:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000f28:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000f2c:	eb0011dc 	bl	400056a4 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000f30:	e3100001 	tst	r0, #1
40000f34:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f38:	03c0000f 	biceq	r0, r0, #15
40000f3c:	1afffff8 	bne	40000f24 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000f40:	e7eb4054 	ubfx	r4, r4, #0, #12
40000f44:	e1800004 	orr	r0, r0, r4
40000f48:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f4c:	eb0011cc 	bl	40005684 <CoGetOSReadPA>
40000f50:	eaffffef 	b	40000f14 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000f54:	eb0011ce 	bl	40005694 <CoGetOSWritePA>
40000f58:	eaffffed 	b	40000f14 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f5c:	e3a00000 	mov	r0, #0
40000f60:	eafffff6 	b	40000f40 <CoGetPAfromVA+0x5c>

40000f64 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000f64:	e1a0c00d 	mov	ip, sp
40000f68:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f6c:	e24cb004 	sub	fp, ip, #4
40000f70:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f74:	e3510003 	cmp	r1, #3
40000f78:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f7c:	ea000018 	b	40000fe4 <L2C_Invalidate_VA+0x80>
40000f80:	40000fdc 	ldrdmi	r0, [r0], -ip
40000f84:	40000fd4 	ldrdmi	r0, [r0], -r4
40000f88:	40000fcc 	andmi	r0, r0, ip, asr #31
40000f8c:	40000f90 	mulmi	r0, r0, pc	; <UNPREDICTABLE>
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f90:	eb0011c7 	bl	400056b4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f94:	e3100001 	tst	r0, #1
40000f98:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f9c:	03c0000f 	biceq	r0, r0, #15
40000fa0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000fa4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000fa8:	e1904004 	orrs	r4, r0, r4
40000fac:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000fb0:	e3a03a02 	mov	r3, #8192	; 0x2000
40000fb4:	e3c4401f 	bic	r4, r4, #31
40000fb8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fbc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000fc0:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fc4:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000fc8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fcc:	eb0011b4 	bl	400056a4 <CoGetUserReadPA>
40000fd0:	eaffffef 	b	40000f94 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fd4:	eb0011ae 	bl	40005694 <CoGetOSWritePA>
40000fd8:	eaffffed 	b	40000f94 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fdc:	eb0011a8 	bl	40005684 <CoGetOSReadPA>
40000fe0:	eaffffeb 	b	40000f94 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fe4:	e3a00000 	mov	r0, #0
40000fe8:	eaffffed 	b	40000fa4 <L2C_Invalidate_VA+0x40>

40000fec <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40000fec:	e1a0c00d 	mov	ip, sp
40000ff0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000ff4:	e24cb004 	sub	fp, ip, #4
40000ff8:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ffc:	e3510003 	cmp	r1, #3
40001000:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001004:	ea000018 	b	4000106c <L2C_Clean_VA+0x80>
40001008:	40001064 	andmi	r1, r0, r4, rrx
4000100c:	4000105c 	andmi	r1, r0, ip, asr r0
40001010:	40001054 	andmi	r1, r0, r4, asr r0
40001014:	40001018 	andmi	r1, r0, r8, lsl r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001018:	eb0011a5 	bl	400056b4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000101c:	e3100001 	tst	r0, #1
40001020:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001024:	03c0000f 	biceq	r0, r0, #15
40001028:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000102c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001030:	e1904004 	orrs	r4, r0, r4
40001034:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001038:	e3a03a02 	mov	r3, #8192	; 0x2000
4000103c:	e3c4401f 	bic	r4, r4, #31
40001040:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001044:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001048:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000104c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001050:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001054:	eb001192 	bl	400056a4 <CoGetUserReadPA>
40001058:	eaffffef 	b	4000101c <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000105c:	eb00118c 	bl	40005694 <CoGetOSWritePA>
40001060:	eaffffed 	b	4000101c <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001064:	eb001186 	bl	40005684 <CoGetOSReadPA>
40001068:	eaffffeb 	b	4000101c <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000106c:	e3a00000 	mov	r0, #0
40001070:	eaffffed 	b	4000102c <L2C_Clean_VA+0x40>

40001074 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
40001074:	e1a0c00d 	mov	ip, sp
40001078:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000107c:	e24cb004 	sub	fp, ip, #4
40001080:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001084:	e3510003 	cmp	r1, #3
40001088:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000108c:	ea000018 	b	400010f4 <L2C_CleanAndInvalidate_VA+0x80>
40001090:	400010ec 	andmi	r1, r0, ip, ror #1
40001094:	400010e4 	andmi	r1, r0, r4, ror #1
40001098:	400010dc 	ldrdmi	r1, [r0], -ip
4000109c:	400010a0 	andmi	r1, r0, r0, lsr #1
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400010a0:	eb001183 	bl	400056b4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400010a4:	e3100001 	tst	r0, #1
400010a8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400010ac:	03c0000f 	biceq	r0, r0, #15
400010b0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400010b4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400010b8:	e1904004 	orrs	r4, r0, r4
400010bc:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400010c0:	e3a03a02 	mov	r3, #8192	; 0x2000
400010c4:	e3c4401f 	bic	r4, r4, #31
400010c8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010cc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400010d0:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010d4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010d8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400010dc:	eb001170 	bl	400056a4 <CoGetUserReadPA>
400010e0:	eaffffef 	b	400010a4 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400010e4:	eb00116a 	bl	40005694 <CoGetOSWritePA>
400010e8:	eaffffed 	b	400010a4 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400010ec:	eb001164 	bl	40005684 <CoGetOSReadPA>
400010f0:	eaffffeb 	b	400010a4 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400010f4:	e3a00000 	mov	r0, #0
400010f8:	eaffffed 	b	400010b4 <L2C_CleanAndInvalidate_VA+0x40>

400010fc <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400010fc:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001100:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001104:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001108:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000110c:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001110:	e3443100 	movt	r3, #16640	; 0x4100
40001114:	e3a01e11 	mov	r1, #272	; 0x110
40001118:	e3a02e12 	mov	r2, #288	; 0x120
4000111c:	eb001154 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001120:	e3a01000 	mov	r1, #0
40001124:	e3a02001 	mov	r2, #1
40001128:	e1a03001 	mov	r3, r1
4000112c:	e3472e47 	movt	r2, #32327	; 0x7e47
40001130:	e3e00016 	mvn	r0, #22
40001134:	eb00114e 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001138:	e3a02000 	mov	r2, #0
4000113c:	e3e00014 	mvn	r0, #20
40001140:	e1a03002 	mov	r3, r2
40001144:	e3a01001 	mov	r1, #1
40001148:	eb001149 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
4000114c:	e24bd00c 	sub	sp, fp, #12
40001150:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001154:	ea00115a 	b	400056c4 <CoEnableL2PrefetchHint>

40001158 <L2C_Disable>:
}

void L2C_Disable(void)
{
40001158:	e1a0c00d 	mov	ip, sp
4000115c:	e92dd800 	push	{fp, ip, lr, pc}
40001160:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
40001164:	eb00115a 	bl	400056d4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001168:	e3a01000 	mov	r1, #0
4000116c:	e3e00014 	mvn	r0, #20
40001170:	e1a02001 	mov	r2, r1
40001174:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
40001178:	e24bd00c 	sub	sp, fp, #12
4000117c:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001180:	ea00113b 	b	40005674 <exynos_smc>

40001184 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001184:	e3a03a02 	mov	r3, #8192	; 0x2000
40001188:	e30f2fff 	movw	r2, #65535	; 0xffff
4000118c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001190:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001194:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001198:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
4000119c:	e3a03a02 	mov	r3, #8192	; 0x2000
400011a0:	e3413050 	movt	r3, #4176	; 0x1050
400011a4:	e3520000 	cmp	r2, #0
400011a8:	1afffffa 	bne	40001198 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011ac:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011b0:	e12fff1e 	bx	lr

400011b4 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400011b4:	e3a03a02 	mov	r3, #8192	; 0x2000
400011b8:	e3c0001f 	bic	r0, r0, #31
400011bc:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011c0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400011c4:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011c8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011cc:	e12fff1e 	bx	lr

400011d0 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
400011d0:	e3a03a02 	mov	r3, #8192	; 0x2000
400011d4:	e3a02001 	mov	r2, #1
400011d8:	e3413050 	movt	r3, #4176	; 0x1050
400011dc:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400011e0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
400011e4:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400011e8:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400011ec:	e3a03a02 	mov	r3, #8192	; 0x2000
400011f0:	e3413050 	movt	r3, #4176	; 0x1050
400011f4:	e3520000 	cmp	r2, #0
400011f8:	1afffffa 	bne	400011e8 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011fc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001200:	e12fff1e 	bx	lr

40001204 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001204:	e3a03a02 	mov	r3, #8192	; 0x2000
40001208:	e30f2fff 	movw	r2, #65535	; 0xffff
4000120c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001210:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001214:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001218:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
4000121c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001220:	e3413050 	movt	r3, #4176	; 0x1050
40001224:	e3520000 	cmp	r2, #0
40001228:	1afffffa 	bne	40001218 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000122c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001230:	e12fff1e 	bx	lr

40001234 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001234:	e3a03a02 	mov	r3, #8192	; 0x2000
40001238:	e3c0001f 	bic	r0, r0, #31
4000123c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001240:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001244:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001248:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000124c:	e12fff1e 	bx	lr

40001250 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001250:	e1a00280 	lsl	r0, r0, #5
40001254:	e3a03a02 	mov	r3, #8192	; 0x2000
40001258:	e3413050 	movt	r3, #4176	; 0x1050
4000125c:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001260:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001264:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001268:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000126c:	e12fff1e 	bx	lr

40001270 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001270:	e3a03a02 	mov	r3, #8192	; 0x2000
40001274:	e3a02001 	mov	r2, #1
40001278:	e3413050 	movt	r3, #4176	; 0x1050
4000127c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001280:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001284:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001288:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
4000128c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001290:	e3413050 	movt	r3, #4176	; 0x1050
40001294:	e3520000 	cmp	r2, #0
40001298:	1afffffa 	bne	40001288 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000129c:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012a0:	e12fff1e 	bx	lr

400012a4 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400012a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012a8:	e30f2fff 	movw	r2, #65535	; 0xffff
400012ac:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012b0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400012b4:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012b8:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400012bc:	e3a03a02 	mov	r3, #8192	; 0x2000
400012c0:	e3413050 	movt	r3, #4176	; 0x1050
400012c4:	e3520000 	cmp	r2, #0
400012c8:	1afffffa 	bne	400012b8 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012cc:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012d0:	e12fff1e 	bx	lr

400012d4 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400012d4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012d8:	e3c0001f 	bic	r0, r0, #31
400012dc:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400012e4:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012ec:	e12fff1e 	bx	lr

400012f0 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400012f0:	e1a00280 	lsl	r0, r0, #5
400012f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012f8:	e3413050 	movt	r3, #4176	; 0x1050
400012fc:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001300:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001304:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001308:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000130c:	e12fff1e 	bx	lr

40001310 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001310:	e3a03a02 	mov	r3, #8192	; 0x2000
40001314:	e3a02001 	mov	r2, #1
40001318:	e3413050 	movt	r3, #4176	; 0x1050
4000131c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001320:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001324:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001328:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
4000132c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001330:	e3413050 	movt	r3, #4176	; 0x1050
40001334:	e3520000 	cmp	r2, #0
40001338:	1afffffa 	bne	40001328 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000133c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001340:	e12fff1e 	bx	lr

40001344 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001344:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001348:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
4000134c:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001350:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
40001354:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001358:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
4000135c:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001360:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001364:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001368:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000136c:	e2822001 	add	r2, r2, #1
40001370:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001374:	e1800003 	orr	r0, r0, r3
40001378:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000137c:	2afffff9 	bcs	40001368 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001380:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40001384:	e12fff1e 	bx	lr

40001388 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001388:	e1a0c00d 	mov	ip, sp
4000138c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001390:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001394:	eb0010d9 	bl	40005700 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001398:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
4000139c:	eb0010e2 	bl	4000572c <CoDisableDCache>
400013a0:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400013a4:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400013a8:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400013ac:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400013b0:	eb001167 	bl	40005954 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400013b4:	e3540c01 	cmp	r4, #256	; 0x100
400013b8:	1afffffa 	bne	400013a8 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400013bc:	e2866001 	add	r6, r6, #1
400013c0:	e3560004 	cmp	r6, #4
400013c4:	1afffff5 	bne	400013a0 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400013c8:	eb001142 	bl	400058d8 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400013cc:	eb0010c0 	bl	400056d4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400013d0:	e3a01000 	mov	r1, #0
400013d4:	e3e00014 	mvn	r0, #20
400013d8:	e1a02001 	mov	r2, r1
400013dc:	e1a03001 	mov	r3, r1
400013e0:	eb0010a3 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400013e4:	e3a03a02 	mov	r3, #8192	; 0x2000
400013e8:	e30f2fff 	movw	r2, #65535	; 0xffff
400013ec:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013f0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400013f4:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013f8:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013fc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001400:	e3413050 	movt	r3, #4176	; 0x1050
40001404:	e3520000 	cmp	r2, #0
40001408:	1afffffa 	bne	400013f8 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000140c:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001410:	eb001108 	bl	40005838 <CoDisableMmu>
	CoInvalidateMainTlb();
40001414:	eb00115f 	bl	40005998 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001418:	eb001116 	bl	40005878 <CoDisableBranchPrediction>

	CoEnableMmu();
4000141c:	eb001101 	bl	40005828 <CoEnableMmu>
	CoEnableICache();
40001420:	eb0010af 	bl	400056e4 <CoEnableICache>
	CoEnableBranchPrediction();
}
40001424:	e24bd01c 	sub	sp, fp, #28
40001428:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
4000142c:	ea00110d 	b	40005868 <CoEnableBranchPrediction>

40001430 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
40001430:	e1a0c00d 	mov	ip, sp
40001434:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001438:	e24cb004 	sub	fp, ip, #4
4000143c:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001440:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001444:	eb0010ad 	bl	40005700 <CoDisableICache>
	CoDisableDCache();
40001448:	eb0010b7 	bl	4000572c <CoDisableDCache>
4000144c:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001450:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001454:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001458:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000145c:	eb00113c 	bl	40005954 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001460:	e3540c01 	cmp	r4, #256	; 0x100
40001464:	1afffffa 	bne	40001454 <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001468:	e2866001 	add	r6, r6, #1
4000146c:	e3560004 	cmp	r6, #4
40001470:	1afffff5 	bne	4000144c <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001474:	eb001117 	bl	400058d8 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001478:	eb001095 	bl	400056d4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000147c:	e3a01000 	mov	r1, #0
40001480:	e3e00014 	mvn	r0, #20
40001484:	e1a02001 	mov	r2, r1
40001488:	e1a03001 	mov	r3, r1
4000148c:	eb001078 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001490:	e3a03a02 	mov	r3, #8192	; 0x2000
40001494:	e30f1fff 	movw	r1, #65535	; 0xffff
40001498:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000149c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400014a0:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400014a4:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400014a8:	e3a03a02 	mov	r3, #8192	; 0x2000
400014ac:	e3413050 	movt	r3, #4176	; 0x1050
400014b0:	e3540000 	cmp	r4, #0
400014b4:	1afffffa 	bne	400014a4 <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400014b8:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400014bc:	eb0010dd 	bl	40005838 <CoDisableMmu>
	CoInvalidateMainTlb();
400014c0:	eb001134 	bl	40005998 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400014c4:	eb0010eb 	bl	40005878 <CoDisableBranchPrediction>
400014c8:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400014cc:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
400014d0:	e3442400 	movt	r2, #17408	; 0x4400
400014d4:	e2838001 	add	r8, r3, #1
400014d8:	e2830002 	add	r0, r3, #2
400014dc:	e2837003 	add	r7, r3, #3
400014e0:	e2836004 	add	r6, r3, #4
400014e4:	e2835005 	add	r5, r3, #5
400014e8:	e2834006 	add	r4, r3, #6
400014ec:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400014f0:	e1a0ea03 	lsl	lr, r3, #20
400014f4:	e1a08a08 	lsl	r8, r8, #20
400014f8:	e1a00a00 	lsl	r0, r0, #20
400014fc:	e1a07a07 	lsl	r7, r7, #20
40001500:	e1a06a06 	lsl	r6, r6, #20
40001504:	e1a05a05 	lsl	r5, r5, #20
40001508:	e1a04a04 	lsl	r4, r4, #20
4000150c:	e1a0ca0c 	lsl	ip, ip, #20
40001510:	e2833008 	add	r3, r3, #8
40001514:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001518:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000151c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001520:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001524:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001528:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000152c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001530:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001534:	e35300c8 	cmp	r3, #200	; 0xc8
40001538:	e3800002 	orr	r0, r0, #2
4000153c:	e1a01002 	mov	r1, r2
40001540:	e3888002 	orr	r8, r8, #2
40001544:	e3877002 	orr	r7, r7, #2
40001548:	e3866002 	orr	r6, r6, #2
4000154c:	e3855002 	orr	r5, r5, #2
40001550:	e3844002 	orr	r4, r4, #2
40001554:	e38cc002 	orr	ip, ip, #2
40001558:	e38ee002 	orr	lr, lr, #2
4000155c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001560:	f5d2f044 	pld	[r2, #68]	; 0x44
40001564:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001568:	e26300ce 	rsb	r0, r3, #206	; 0xce
4000156c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001570:	e2822020 	add	r2, r2, #32
40001574:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001578:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000157c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001580:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001584:	e501c004 	str	ip, [r1, #-4]
40001588:	1affffd1 	bne	400014d4 <CoStartMmuAndDCache+0xa4>
4000158c:	e28000c8 	add	r0, r0, #200	; 0xc8
40001590:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001594:	e2833001 	add	r3, r3, #1
40001598:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000159c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400015a0:	e3822002 	orr	r2, r2, #2
400015a4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400015a8:	1afffff8 	bne	40001590 <CoStartMmuAndDCache+0x160>
400015ac:	e3a02fd6 	mov	r2, #856	; 0x358
400015b0:	e3a03000 	mov	r3, #0
400015b4:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400015b8:	e1a00a03 	lsl	r0, r3, #20
400015bc:	e2833008 	add	r3, r3, #8
400015c0:	e3530070 	cmp	r3, #112	; 0x70
400015c4:	e1a08000 	mov	r8, r0
400015c8:	e1a07000 	mov	r7, r0
400015cc:	e1a06000 	mov	r6, r0
400015d0:	e1a05000 	mov	r5, r0
400015d4:	e1a04000 	mov	r4, r0
400015d8:	e1a0e000 	mov	lr, r0
400015dc:	e1a0c000 	mov	ip, r0
400015e0:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400015e4:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400015e8:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400015ec:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400015f0:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400015f4:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400015f8:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400015fc:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001600:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001604:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001608:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000160c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001610:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001614:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001618:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
4000161c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001620:	e3800002 	orr	r0, r0, #2
40001624:	e1a01002 	mov	r1, r2
40001628:	e3888002 	orr	r8, r8, #2
4000162c:	e3877002 	orr	r7, r7, #2
40001630:	e3866002 	orr	r6, r6, #2
40001634:	e3855002 	orr	r5, r5, #2
40001638:	e3844002 	orr	r4, r4, #2
4000163c:	e38ee002 	orr	lr, lr, #2
40001640:	e38cc002 	orr	ip, ip, #2
40001644:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001648:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000164c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001650:	e2630072 	rsb	r0, r3, #114	; 0x72
40001654:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001658:	e2822020 	add	r2, r2, #32
4000165c:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001660:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001664:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001668:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
4000166c:	e501c004 	str	ip, [r1, #-4]
40001670:	1affffd0 	bne	400015b8 <CoStartMmuAndDCache+0x188>
40001674:	e2800070 	add	r0, r0, #112	; 0x70
40001678:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000167c:	e2833001 	add	r3, r3, #1
40001680:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001684:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001688:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000168c:	e3822002 	orr	r2, r2, #2
40001690:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001694:	1afffff7 	bne	40001678 <CoStartMmuAndDCache+0x248>
40001698:	e3a02e52 	mov	r2, #1312	; 0x520
4000169c:	e3a03000 	mov	r3, #0
400016a0:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016a4:	e1a04a03 	lsl	r4, r3, #20
400016a8:	e2830001 	add	r0, r3, #1
400016ac:	e2838002 	add	r8, r3, #2
400016b0:	e1a00a00 	lsl	r0, r0, #20
400016b4:	e2837003 	add	r7, r3, #3
400016b8:	e1a08a08 	lsl	r8, r8, #20
400016bc:	e2836005 	add	r6, r3, #5
400016c0:	e1a07a07 	lsl	r7, r7, #20
400016c4:	e2835006 	add	r5, r3, #6
400016c8:	e1a06a06 	lsl	r6, r6, #20
400016cc:	e283c007 	add	ip, r3, #7
400016d0:	e1a05a05 	lsl	r5, r5, #20
400016d4:	e1a0ca0c 	lsl	ip, ip, #20
400016d8:	e1a0e004 	mov	lr, r4
400016dc:	e2833008 	add	r3, r3, #8
400016e0:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400016e4:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400016e8:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400016ec:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400016f0:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400016f4:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400016f8:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400016fc:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001700:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001704:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001708:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000170c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001710:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001714:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001718:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000171c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001720:	e3530fae 	cmp	r3, #696	; 0x2b8
40001724:	e3800002 	orr	r0, r0, #2
40001728:	e1a01002 	mov	r1, r2
4000172c:	e3888002 	orr	r8, r8, #2
40001730:	e3877002 	orr	r7, r7, #2
40001734:	e3866002 	orr	r6, r6, #2
40001738:	e3855002 	orr	r5, r5, #2
4000173c:	e38cc002 	orr	ip, ip, #2
40001740:	e3844002 	orr	r4, r4, #2
40001744:	e38ee002 	orr	lr, lr, #2
40001748:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
4000174c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001750:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001754:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001758:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
4000175c:	e2822020 	add	r2, r2, #32
40001760:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001764:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001768:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
4000176c:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001770:	e501c004 	str	ip, [r1, #-4]
40001774:	1affffca 	bne	400016a4 <CoStartMmuAndDCache+0x274>
40001778:	e2800fae 	add	r0, r0, #696	; 0x2b8
4000177c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001780:	e2833001 	add	r3, r3, #1
40001784:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001788:	e2822305 	add	r2, r2, #335544320	; 0x14000000
4000178c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001790:	e3822002 	orr	r2, r2, #2
40001794:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001798:	1afffff7 	bne	4000177c <CoStartMmuAndDCache+0x34c>
4000179c:	e3a02a01 	mov	r2, #4096	; 0x1000
400017a0:	e3a00c11 	mov	r0, #4352	; 0x1100
400017a4:	e3442400 	movt	r2, #17408	; 0x4400
400017a8:	e3440400 	movt	r0, #17408	; 0x4400
400017ac:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400017b0:	e1a03a01 	lsl	r3, r1, #20
400017b4:	e2811001 	add	r1, r1, #1
400017b8:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
400017bc:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400017c0:	e383300e 	orr	r3, r3, #14
400017c4:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400017c8:	e1520000 	cmp	r2, r0
400017cc:	1afffff7 	bne	400017b0 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400017d0:	e3a03a01 	mov	r3, #4096	; 0x1000
400017d4:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400017d8:	e3443400 	movt	r3, #17408	; 0x4400
400017dc:	e3441400 	movt	r1, #17408	; 0x4400
400017e0:	e3012124 	movw	r2, #4388	; 0x1124
400017e4:	e5831100 	str	r1, [r3, #256]	; 0x100
400017e8:	e3442400 	movt	r2, #17408	; 0x4400
400017ec:	e3a03000 	mov	r3, #0
400017f0:	e1a00a03 	lsl	r0, r3, #20
400017f4:	e2833008 	add	r3, r3, #8
400017f8:	e3530068 	cmp	r3, #104	; 0x68
400017fc:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40001800:	e1a01002 	mov	r1, r2
40001804:	e1a08000 	mov	r8, r0
40001808:	e1a07000 	mov	r7, r0
4000180c:	e1a06000 	mov	r6, r0
40001810:	e1a05000 	mov	r5, r0
40001814:	e1a04000 	mov	r4, r0
40001818:	e1a0e000 	mov	lr, r0
4000181c:	e1a0c000 	mov	ip, r0
40001820:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001824:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001828:	e2877603 	add	r7, r7, #3145728	; 0x300000
4000182c:	e2866501 	add	r6, r6, #4194304	; 0x400000
40001830:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001834:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001838:	e28ee607 	add	lr, lr, #7340032	; 0x700000
4000183c:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001840:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001844:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001848:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000184c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001850:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001854:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001858:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
4000185c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001860:	e3800002 	orr	r0, r0, #2
40001864:	e3888002 	orr	r8, r8, #2
40001868:	e3877002 	orr	r7, r7, #2
4000186c:	e3866002 	orr	r6, r6, #2
40001870:	e3855002 	orr	r5, r5, #2
40001874:	e3844002 	orr	r4, r4, #2
40001878:	e38ee002 	orr	lr, lr, #2
4000187c:	e38cc002 	orr	ip, ip, #2
40001880:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001884:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001888:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000188c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001890:	e263006f 	rsb	r0, r3, #111	; 0x6f
40001894:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001898:	e2822020 	add	r2, r2, #32
4000189c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400018a0:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400018a4:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400018a8:	e501c004 	str	ip, [r1, #-4]
400018ac:	1affffcf 	bne	400017f0 <CoStartMmuAndDCache+0x3c0>
400018b0:	e0810100 	add	r0, r1, r0, lsl #2
400018b4:	e1a02a03 	lsl	r2, r3, #20
400018b8:	e2833001 	add	r3, r3, #1
400018bc:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
400018c0:	e2822601 	add	r2, r2, #1048576	; 0x100000
400018c4:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400018c8:	e3822002 	orr	r2, r2, #2
400018cc:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400018d0:	e1510000 	cmp	r1, r0
400018d4:	1afffff6 	bne	400018b4 <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400018d8:	e3a03d4e 	mov	r3, #4992	; 0x1380
400018dc:	e300ac0a 	movw	sl, #3082	; 0xc0a
400018e0:	e3443400 	movt	r3, #17408	; 0x4400
400018e4:	e3a02a01 	mov	r2, #4096	; 0x1000
400018e8:	e3442400 	movt	r2, #17408	; 0x4400
400018ec:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400018f0:	e1a0900a 	mov	r9, sl
400018f4:	e1a0800a 	mov	r8, sl
400018f8:	e1a0700a 	mov	r7, sl
400018fc:	e1a0600a 	mov	r6, sl
40001900:	e1a0500a 	mov	r5, sl
40001904:	e1a0400a 	mov	r4, sl
40001908:	e1a0e00a 	mov	lr, sl
4000190c:	e1a0c00a 	mov	ip, sl
40001910:	e1a0000a 	mov	r0, sl
40001914:	e1a0100a 	mov	r1, sl
40001918:	e1a0300a 	mov	r3, sl
4000191c:	e344ab00 	movt	sl, #19200	; 0x4b00
40001920:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40001924:	e3445b50 	movt	r5, #19280	; 0x4b50
40001928:	e3443bb0 	movt	r3, #19376	; 0x4bb0
4000192c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001930:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40001934:	e3444b60 	movt	r4, #19296	; 0x4b60
40001938:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
4000193c:	e344abc0 	movt	sl, #19392	; 0x4bc0
40001940:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001944:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001948:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
4000194c:	e3449b10 	movt	r9, #19216	; 0x4b10
40001950:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40001954:	e3448b20 	movt	r8, #19232	; 0x4b20
40001958:	e3447b30 	movt	r7, #19248	; 0x4b30
4000195c:	e3446b40 	movt	r6, #19264	; 0x4b40
40001960:	e344eb70 	movt	lr, #19312	; 0x4b70
40001964:	e344cb80 	movt	ip, #19328	; 0x4b80
40001968:	e3440b90 	movt	r0, #19344	; 0x4b90
4000196c:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001970:	e1a04005 	mov	r4, r5
40001974:	e1a0a003 	mov	sl, r3
40001978:	e3445c10 	movt	r5, #19472	; 0x4c10
4000197c:	e3443c70 	movt	r3, #19568	; 0x4c70
40001980:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40001984:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001988:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
4000198c:	e1a08009 	mov	r8, r9
40001990:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40001994:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001998:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
4000199c:	e1a06007 	mov	r6, r7
400019a0:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
400019a4:	e300ec0a 	movw	lr, #3082	; 0xc0a
400019a8:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
400019ac:	e1a0c00e 	mov	ip, lr
400019b0:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
400019b4:	e3000c0a 	movw	r0, #3082	; 0xc0a
400019b8:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
400019bc:	e1a01000 	mov	r1, r0
400019c0:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
400019c4:	e3449bd0 	movt	r9, #19408	; 0x4bd0
400019c8:	e5825304 	str	r5, [r2, #772]	; 0x304
400019cc:	e3005c0a 	movw	r5, #3082	; 0xc0a
400019d0:	e1a03005 	mov	r3, r5
400019d4:	e3448be0 	movt	r8, #19424	; 0x4be0
400019d8:	e3447bf0 	movt	r7, #19440	; 0x4bf0
400019dc:	e3446c00 	movt	r6, #19456	; 0x4c00
400019e0:	e3444c20 	movt	r4, #19488	; 0x4c20
400019e4:	e344ec30 	movt	lr, #19504	; 0x4c30
400019e8:	e344cc40 	movt	ip, #19520	; 0x4c40
400019ec:	e3440c50 	movt	r0, #19536	; 0x4c50
400019f0:	e3441c60 	movt	r1, #19552	; 0x4c60
400019f4:	e3443ce0 	movt	r3, #19680	; 0x4ce0
400019f8:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400019fc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a00:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40001a04:	e1a08009 	mov	r8, r9
40001a08:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001a0c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a10:	e5826300 	str	r6, [r2, #768]	; 0x300
40001a14:	e1a06007 	mov	r6, r7
40001a18:	e5824308 	str	r4, [r2, #776]	; 0x308
40001a1c:	e344ac80 	movt	sl, #19584	; 0x4c80
40001a20:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40001a24:	e3449c90 	movt	r9, #19600	; 0x4c90
40001a28:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001a2c:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40001a30:	e582c310 	str	ip, [r2, #784]	; 0x310
40001a34:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40001a38:	e5820314 	str	r0, [r2, #788]	; 0x314
40001a3c:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001a40:	e5821318 	str	r1, [r2, #792]	; 0x318
40001a44:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001a48:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001a4c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001a50:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001a54:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001a58:	e582a320 	str	sl, [r2, #800]	; 0x320
40001a5c:	e1a0c00e 	mov	ip, lr
40001a60:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001a64:	e1a01000 	mov	r1, r0
40001a68:	e5829324 	str	r9, [r2, #804]	; 0x324
40001a6c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a70:	e5828328 	str	r8, [r2, #808]	; 0x328
40001a74:	e1a0a004 	mov	sl, r4
40001a78:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001a7c:	e1a08009 	mov	r8, r9
40001a80:	e5826330 	str	r6, [r2, #816]	; 0x330
40001a84:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a88:	e5825334 	str	r5, [r2, #820]	; 0x334
40001a8c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001a90:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001a94:	e344cd00 	movt	ip, #19712	; 0x4d00
40001a98:	e3440d10 	movt	r0, #19728	; 0x4d10
40001a9c:	e3441d20 	movt	r1, #19744	; 0x4d20
40001aa0:	e3444d30 	movt	r4, #19760	; 0x4d30
40001aa4:	e344ad40 	movt	sl, #19776	; 0x4d40
40001aa8:	e3449d50 	movt	r9, #19792	; 0x4d50
40001aac:	e3448d60 	movt	r8, #19808	; 0x4d60
40001ab0:	e3447d70 	movt	r7, #19824	; 0x4d70
40001ab4:	e5823338 	str	r3, [r2, #824]	; 0x338
40001ab8:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001abc:	e3a06000 	mov	r6, #0
40001ac0:	e582c340 	str	ip, [r2, #832]	; 0x340
40001ac4:	e5820344 	str	r0, [r2, #836]	; 0x344
40001ac8:	e5821348 	str	r1, [r2, #840]	; 0x348
40001acc:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001ad0:	e582a350 	str	sl, [r2, #848]	; 0x350
40001ad4:	e5829354 	str	r9, [r2, #852]	; 0x354
40001ad8:	e5828358 	str	r8, [r2, #856]	; 0x358
40001adc:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001ae0:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001ae4:	e1a01a06 	lsl	r1, r6, #20
40001ae8:	e2866008 	add	r6, r6, #8
40001aec:	e3560e32 	cmp	r6, #800	; 0x320
40001af0:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001af4:	e1a02003 	mov	r2, r3
40001af8:	e1a08001 	mov	r8, r1
40001afc:	e1a07001 	mov	r7, r1
40001b00:	e1a05001 	mov	r5, r1
40001b04:	e1a04001 	mov	r4, r1
40001b08:	e1a0e001 	mov	lr, r1
40001b0c:	e1a0c001 	mov	ip, r1
40001b10:	e1a00001 	mov	r0, r1
40001b14:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001b18:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001b1c:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001b20:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001b24:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001b28:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001b2c:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001b30:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001b34:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001b38:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001b3c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b40:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b44:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b48:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b4c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b50:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b54:	e3811002 	orr	r1, r1, #2
40001b58:	e3888002 	orr	r8, r8, #2
40001b5c:	e3877002 	orr	r7, r7, #2
40001b60:	e3855002 	orr	r5, r5, #2
40001b64:	e3844002 	orr	r4, r4, #2
40001b68:	e38ee002 	orr	lr, lr, #2
40001b6c:	e38cc002 	orr	ip, ip, #2
40001b70:	e3800002 	orr	r0, r0, #2
40001b74:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001b78:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001b7c:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001b80:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001b84:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001b88:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001b8c:	e2833020 	add	r3, r3, #32
40001b90:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001b94:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001b98:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001b9c:	e5020004 	str	r0, [r2, #-4]
40001ba0:	1affffcf 	bne	40001ae4 <CoStartMmuAndDCache+0x6b4>
40001ba4:	e0821101 	add	r1, r2, r1, lsl #2
40001ba8:	e1a03a06 	lsl	r3, r6, #20
40001bac:	e2866001 	add	r6, r6, #1
40001bb0:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001bb4:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001bb8:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001bbc:	e3833002 	orr	r3, r3, #2
40001bc0:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bc4:	e1520001 	cmp	r2, r1
40001bc8:	1afffff6 	bne	40001ba8 <CoStartMmuAndDCache+0x778>
40001bcc:	e3022020 	movw	r2, #8224	; 0x2020
40001bd0:	e3a03000 	mov	r3, #0
40001bd4:	e3442400 	movt	r2, #17408	; 0x4400
40001bd8:	e30097f8 	movw	r9, #2040	; 0x7f8
40001bdc:	e2838001 	add	r8, r3, #1
40001be0:	e2830002 	add	r0, r3, #2
40001be4:	e2837003 	add	r7, r3, #3
40001be8:	e2836004 	add	r6, r3, #4
40001bec:	e2835005 	add	r5, r3, #5
40001bf0:	e2834006 	add	r4, r3, #6
40001bf4:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bf8:	e1a0ea03 	lsl	lr, r3, #20
40001bfc:	e1a08a08 	lsl	r8, r8, #20
40001c00:	e1a00a00 	lsl	r0, r0, #20
40001c04:	e1a07a07 	lsl	r7, r7, #20
40001c08:	e1a06a06 	lsl	r6, r6, #20
40001c0c:	e1a05a05 	lsl	r5, r5, #20
40001c10:	e1a04a04 	lsl	r4, r4, #20
40001c14:	e1a0ca0c 	lsl	ip, ip, #20
40001c18:	e2833008 	add	r3, r3, #8
40001c1c:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001c20:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001c24:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001c28:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001c2c:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001c30:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001c34:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001c38:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001c3c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001c40:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001c44:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001c48:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001c4c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001c50:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001c54:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001c58:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001c5c:	e1530009 	cmp	r3, r9
40001c60:	e3800002 	orr	r0, r0, #2
40001c64:	e1a01002 	mov	r1, r2
40001c68:	e3888002 	orr	r8, r8, #2
40001c6c:	e3877002 	orr	r7, r7, #2
40001c70:	e3866002 	orr	r6, r6, #2
40001c74:	e3855002 	orr	r5, r5, #2
40001c78:	e3844002 	orr	r4, r4, #2
40001c7c:	e38cc002 	orr	ip, ip, #2
40001c80:	e38ee002 	orr	lr, lr, #2
40001c84:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001c88:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001c8c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001c90:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001c94:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001c98:	e2822020 	add	r2, r2, #32
40001c9c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001ca0:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001ca4:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001ca8:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001cac:	e501c004 	str	ip, [r1, #-4]
40001cb0:	1affffc9 	bne	40001bdc <CoStartMmuAndDCache+0x7ac>
40001cb4:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001cb8:	e2800008 	add	r0, r0, #8
40001cbc:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001cc0:	e2833001 	add	r3, r3, #1
40001cc4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001cc8:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001ccc:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001cd0:	e3822002 	orr	r2, r2, #2
40001cd4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001cd8:	1afffff7 	bne	40001cbc <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001cdc:	e3a00048 	mov	r0, #72	; 0x48
40001ce0:	e3440400 	movt	r0, #17408	; 0x4400
40001ce4:	eb000eef 	bl	400058a8 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001ce8:	e3050551 	movw	r0, #21841	; 0x5551
40001cec:	e3450555 	movt	r0, #21845	; 0x5555
40001cf0:	eb000ef3 	bl	400058c4 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001cf4:	eb000ecb 	bl	40005828 <CoEnableMmu>
	CoEnableICache();
40001cf8:	eb000e79 	bl	400056e4 <CoEnableICache>
	CoEnableDCache();
40001cfc:	eb000e86 	bl	4000571c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001d00:	e24bd028 	sub	sp, fp, #40	; 0x28
40001d04:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001d08:	ea000ed6 	b	40005868 <CoEnableBranchPrediction>

40001d0c <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001d0c:	e1a0c00d 	mov	ip, sp
40001d10:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001d14:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001d18:	eb000e78 	bl	40005700 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001d1c:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001d20:	eb000e81 	bl	4000572c <CoDisableDCache>
	CoDisableMmu();
40001d24:	eb000ec3 	bl	40005838 <CoDisableMmu>
40001d28:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001d2c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d30:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d34:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d38:	eb000ef1 	bl	40005904 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d3c:	e3540c01 	cmp	r4, #256	; 0x100
40001d40:	1afffffa 	bne	40001d30 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001d44:	e2866001 	add	r6, r6, #1
40001d48:	e3560004 	cmp	r6, #4
40001d4c:	1afffff5 	bne	40001d28 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d50:	eb000ee0 	bl	400058d8 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001d54:	eb000e5e 	bl	400056d4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001d58:	e3a01000 	mov	r1, #0
40001d5c:	e3e00014 	mvn	r0, #20
40001d60:	e1a02001 	mov	r2, r1
40001d64:	e1a03001 	mov	r3, r1
40001d68:	eb000e41 	bl	40005674 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001d6c:	e3a01000 	mov	r1, #0
40001d70:	e3e00017 	mvn	r0, #23
40001d74:	e1a02001 	mov	r2, r1
40001d78:	e1a03001 	mov	r3, r1
40001d7c:	eb000e3c 	bl	40005674 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001d80:	eb000f04 	bl	40005998 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001d84:	eb000ebb 	bl	40005878 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001d88:	ebfffa44 	bl	400006a0 <CoTTSet_L1L2>

	CoEnableMmu();
40001d8c:	eb000ea5 	bl	40005828 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001d90:	e3a03007 	mov	r3, #7
40001d94:	e3e00015 	mvn	r0, #21
40001d98:	e3443100 	movt	r3, #16640	; 0x4100
40001d9c:	e3a01e11 	mov	r1, #272	; 0x110
40001da0:	e3a02e12 	mov	r2, #288	; 0x120
40001da4:	eb000e32 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001da8:	e3a01000 	mov	r1, #0
40001dac:	e3a02001 	mov	r2, #1
40001db0:	e1a03001 	mov	r3, r1
40001db4:	e3472e47 	movt	r2, #32327	; 0x7e47
40001db8:	e3e00016 	mvn	r0, #22
40001dbc:	eb000e2c 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001dc0:	e3a02000 	mov	r2, #0
40001dc4:	e3e00014 	mvn	r0, #20
40001dc8:	e1a03002 	mov	r3, r2
40001dcc:	e3a01001 	mov	r1, #1
40001dd0:	eb000e27 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001dd4:	eb000e3a 	bl	400056c4 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001dd8:	eb000e41 	bl	400056e4 <CoEnableICache>
	CoEnableDCache();
40001ddc:	eb000e4e 	bl	4000571c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001de0:	e24bd01c 	sub	sp, fp, #28
40001de4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001de8:	ea000e9e 	b	40005868 <CoEnableBranchPrediction>

40001dec <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001dec:	e1a0c00d 	mov	ip, sp
40001df0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001df4:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001df8:	eb000e40 	bl	40005700 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001dfc:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001e00:	eb000e49 	bl	4000572c <CoDisableDCache>
40001e04:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001e08:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001e0c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001e10:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001e14:	eb000ece 	bl	40005954 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001e18:	e3540c01 	cmp	r4, #256	; 0x100
40001e1c:	1afffffa 	bne	40001e0c <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001e20:	e2866001 	add	r6, r6, #1
40001e24:	e3560004 	cmp	r6, #4
40001e28:	1afffff5 	bne	40001e04 <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001e2c:	eb000ea9 	bl	400058d8 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001e30:	eb000e27 	bl	400056d4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001e34:	e3a01000 	mov	r1, #0
40001e38:	e3e00014 	mvn	r0, #20
40001e3c:	e1a02001 	mov	r2, r1
40001e40:	e1a03001 	mov	r3, r1
40001e44:	eb000e0a 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e48:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e4c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001e50:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e54:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e58:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e5c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001e60:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e64:	e3413050 	movt	r3, #4176	; 0x1050
40001e68:	e3540000 	cmp	r4, #0
40001e6c:	1afffffa 	bne	40001e5c <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001e70:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001e74:	eb000e6f 	bl	40005838 <CoDisableMmu>
	CoInvalidateMainTlb();
40001e78:	eb000ec6 	bl	40005998 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001e7c:	eb000e7d 	bl	40005878 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001e80:	ebfffa06 	bl	400006a0 <CoTTSet_L1L2>

	CoEnableMmu();
40001e84:	eb000e67 	bl	40005828 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001e88:	e3a03007 	mov	r3, #7
40001e8c:	e3e00015 	mvn	r0, #21
40001e90:	e3443100 	movt	r3, #16640	; 0x4100
40001e94:	e3a01e11 	mov	r1, #272	; 0x110
40001e98:	e3a02e12 	mov	r2, #288	; 0x120
40001e9c:	eb000df4 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001ea0:	e3a02001 	mov	r2, #1
40001ea4:	e1a01004 	mov	r1, r4
40001ea8:	e1a03004 	mov	r3, r4
40001eac:	e3e00016 	mvn	r0, #22
40001eb0:	e3472e47 	movt	r2, #32327	; 0x7e47
40001eb4:	eb000dee 	bl	40005674 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001eb8:	e1a02004 	mov	r2, r4
40001ebc:	e3e00014 	mvn	r0, #20
40001ec0:	e1a03004 	mov	r3, r4
40001ec4:	e3a01001 	mov	r1, #1
40001ec8:	eb000de9 	bl	40005674 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001ecc:	eb000dfc 	bl	400056c4 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001ed0:	eb000e03 	bl	400056e4 <CoEnableICache>
	CoEnableDCache();
40001ed4:	eb000e10 	bl	4000571c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001ed8:	e24bd01c 	sub	sp, fp, #28
40001edc:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001ee0:	ea000e60 	b	40005868 <CoEnableBranchPrediction>

40001ee4 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40001ee4:	e3a03000 	mov	r3, #0
40001ee8:	e0500003 	subs	r0, r0, r3
40001eec:	e3413049 	movt	r3, #4169	; 0x1049
40001ef0:	13a00001 	movne	r0, #1
40001ef4:	e5830000 	str	r0, [r3]
40001ef8:	e12fff1e 	bx	lr

40001efc <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40001efc:	e3063fa0 	movw	r3, #28576	; 0x6fa0
40001f00:	e3443001 	movt	r3, #16385	; 0x4001
40001f04:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40001f08:	e5831000 	str	r1, [r3]
40001f0c:	e12fff1e 	bx	lr

40001f10 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40001f10:	e3063fa0 	movw	r3, #28576	; 0x6fa0
40001f14:	e3443001 	movt	r3, #16385	; 0x4001
40001f18:	e0830100 	add	r0, r3, r0, lsl #2
40001f1c:	e5903010 	ldr	r3, [r0, #16]
40001f20:	e5831000 	str	r1, [r3]
40001f24:	e12fff1e 	bx	lr

40001f28 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001f28:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40001f2c:	e3063fa0 	movw	r3, #28576	; 0x6fa0
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001f30:	da000008 	ble	40001f58 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40001f34:	e1a022c1 	asr	r2, r1, #5
40001f38:	e3443001 	movt	r3, #16385	; 0x4001
40001f3c:	e201101f 	and	r1, r1, #31
40001f40:	e0833102 	add	r3, r3, r2, lsl #2
40001f44:	e3a02001 	mov	r2, #1
40001f48:	e1a01112 	lsl	r1, r2, r1
40001f4c:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40001f50:	e5831000 	str	r1, [r3]
40001f54:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40001f58:	e3443001 	movt	r3, #16385	; 0x4001
40001f5c:	e3a02001 	mov	r2, #1
40001f60:	e0833100 	add	r3, r3, r0, lsl #2
40001f64:	e1a01112 	lsl	r1, r2, r1
40001f68:	e5933020 	ldr	r3, [r3, #32]
40001f6c:	e5831000 	str	r1, [r3]
40001f70:	e12fff1e 	bx	lr

40001f74 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001f74:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40001f78:	e3063fa0 	movw	r3, #28576	; 0x6fa0
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001f7c:	da000008 	ble	40001fa4 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40001f80:	e1a022c1 	asr	r2, r1, #5
40001f84:	e3443001 	movt	r3, #16385	; 0x4001
40001f88:	e201101f 	and	r1, r1, #31
40001f8c:	e0833102 	add	r3, r3, r2, lsl #2
40001f90:	e3a02001 	mov	r2, #1
40001f94:	e1a01112 	lsl	r1, r2, r1
40001f98:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40001f9c:	e5831000 	str	r1, [r3]
40001fa0:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40001fa4:	e3443001 	movt	r3, #16385	; 0x4001
40001fa8:	e3a02001 	mov	r2, #1
40001fac:	e0833100 	add	r3, r3, r0, lsl #2
40001fb0:	e1a01112 	lsl	r1, r2, r1
40001fb4:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40001fb8:	e5831000 	str	r1, [r3]
40001fbc:	e12fff1e 	bx	lr

40001fc0 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001fc0:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40001fc4:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40001fc8:	e3063fa0 	movw	r3, #28576	; 0x6fa0
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001fcc:	da00000b 	ble	40002000 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40001fd0:	e3443001 	movt	r3, #16385	; 0x4001
40001fd4:	e1a00141 	asr	r0, r1, #2
40001fd8:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40001fdc:	e2011003 	and	r1, r1, #3
40001fe0:	e1a01181 	lsl	r1, r1, #3
40001fe4:	e3a040ff 	mov	r4, #255	; 0xff
40001fe8:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40001fec:	e1ccc114 	bic	ip, ip, r4, lsl r1
40001ff0:	e18c2112 	orr	r2, ip, r2, lsl r1
40001ff4:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40001ff8:	e8bd0030 	pop	{r4, r5}
40001ffc:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002000:	e3443001 	movt	r3, #16385	; 0x4001
40002004:	e1a04fc1 	asr	r4, r1, #31
40002008:	e0833100 	add	r3, r3, r0, lsl #2
4000200c:	e1a0c141 	asr	ip, r1, #2
40002010:	e1a04f24 	lsr	r4, r4, #30
40002014:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002018:	e3a050ff 	mov	r5, #255	; 0xff
4000201c:	e0811004 	add	r1, r1, r4
40002020:	e2011003 	and	r1, r1, #3
40002024:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002028:	e0641001 	rsb	r1, r4, r1
4000202c:	e1a01181 	lsl	r1, r1, #3
40002030:	e1c00115 	bic	r0, r0, r5, lsl r1
40002034:	e1802112 	orr	r2, r0, r2, lsl r1
40002038:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
4000203c:	e8bd0030 	pop	{r4, r5}
40002040:	e12fff1e 	bx	lr

40002044 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002044:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002048:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
4000204c:	e3063fa0 	movw	r3, #28576	; 0x6fa0
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002050:	da00000c 	ble	40002088 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002054:	e3443001 	movt	r3, #16385	; 0x4001
40002058:	e1a00141 	asr	r0, r1, #2
4000205c:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002060:	e2011003 	and	r1, r1, #3
40002064:	e1a01181 	lsl	r1, r1, #3
40002068:	e3a040ff 	mov	r4, #255	; 0xff
4000206c:	e202200f 	and	r2, r2, #15
40002070:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002074:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002078:	e18c1112 	orr	r1, ip, r2, lsl r1
4000207c:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002080:	e8bd0030 	pop	{r4, r5}
40002084:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002088:	e3443001 	movt	r3, #16385	; 0x4001
4000208c:	e1a04fc1 	asr	r4, r1, #31
40002090:	e0833100 	add	r3, r3, r0, lsl #2
40002094:	e1a0c141 	asr	ip, r1, #2
40002098:	e1a04f24 	lsr	r4, r4, #30
4000209c:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400020a0:	e3a050ff 	mov	r5, #255	; 0xff
400020a4:	e0811004 	add	r1, r1, r4
400020a8:	e202200f 	and	r2, r2, #15
400020ac:	e2011003 	and	r1, r1, #3
400020b0:	e793010c 	ldr	r0, [r3, ip, lsl #2]
400020b4:	e0641001 	rsb	r1, r4, r1
400020b8:	e1a01181 	lsl	r1, r1, #3
400020bc:	e1c00115 	bic	r0, r0, r5, lsl r1
400020c0:	e1801112 	orr	r1, r0, r2, lsl r1
400020c4:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
400020c8:	e8bd0030 	pop	{r4, r5}
400020cc:	e12fff1e 	bx	lr

400020d0 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
400020d0:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
400020d4:	e3063fa0 	movw	r3, #28576	; 0x6fa0
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
400020d8:	da000007 	ble	400020fc <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
400020dc:	e3443001 	movt	r3, #16385	; 0x4001
400020e0:	e201201f 	and	r2, r1, #31
400020e4:	e3a00001 	mov	r0, #1
400020e8:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400020ec:	e1a012c1 	asr	r1, r1, #5
400020f0:	e1a02210 	lsl	r2, r0, r2
400020f4:	e7832101 	str	r2, [r3, r1, lsl #2]
400020f8:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
400020fc:	e3443001 	movt	r3, #16385	; 0x4001
40002100:	e3a02001 	mov	r2, #1
40002104:	e0833100 	add	r3, r3, r0, lsl #2
40002108:	e1a01112 	lsl	r1, r2, r1
4000210c:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002110:	e5831000 	str	r1, [r3]
40002114:	e12fff1e 	bx	lr

40002118 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
40002118:	e3063fa0 	movw	r3, #28576	; 0x6fa0
4000211c:	e3443001 	movt	r3, #16385	; 0x4001
40002120:	e0830100 	add	r0, r3, r0, lsl #2
40002124:	e5903090 	ldr	r3, [r0, #144]	; 0x90
40002128:	e5930000 	ldr	r0, [r3]
}
4000212c:	e7ec0050 	ubfx	r0, r0, #0, #13
40002130:	e12fff1e 	bx	lr

40002134 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40002134:	e3063fa0 	movw	r3, #28576	; 0x6fa0
40002138:	e3443001 	movt	r3, #16385	; 0x4001
4000213c:	e0830100 	add	r0, r3, r0, lsl #2
40002140:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40002144:	e5831000 	str	r1, [r3]
40002148:	e12fff1e 	bx	lr

4000214c <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
4000214c:	e1822801 	orr	r2, r2, r1, lsl #16
40002150:	e3a03000 	mov	r3, #0
40002154:	e3413049 	movt	r3, #4169	; 0x1049
40002158:	e1820c00 	orr	r0, r2, r0, lsl #24
4000215c:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002160:	e12fff1e 	bx	lr

40002164 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002164:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002168:	e3061cec 	movw	r1, #27884	; 0x6cec
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
4000216c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002170:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002174:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002178:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
4000217c:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002180:	e30255b0 	movw	r5, #9648	; 0x25b0
40002184:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002188:	e1a00004 	mov	r0, r4
4000218c:	e3441001 	movt	r1, #16385	; 0x4001
40002190:	e1a02003 	mov	r2, r3
40002194:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002198:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
4000219c:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
400021a0:	eb000f38 	bl	40005e88 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400021a4:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
400021a8:	e3075958 	movw	r5, #31064	; 0x7958
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021ac:	e30e75c0 	movw	r7, #58816	; 0xe5c0
400021b0:	e3445001 	movt	r5, #16385	; 0x4001
400021b4:	e3447000 	movt	r7, #16384	; 0x4000
400021b8:	e306c5a0 	movw	ip, #26016	; 0x65a0
400021bc:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400021c0:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
400021c4:	e1a0a005 	mov	sl, r5
400021c8:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021cc:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
400021d0:	e2844007 	add	r4, r4, #7
400021d4:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400021d8:	e3a07000 	mov	r7, #0
400021dc:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
400021e0:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
400021e4:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
400021e8:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400021ec:	e5d15000 	ldrb	r5, [r1]
400021f0:	e3550000 	cmp	r5, #0
400021f4:	0a00011b 	beq	40002668 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
400021f8:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400021fc:	e2818001 	add	r8, r1, #1
40002200:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002204:	9a000119 	bls	40002670 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002208:	e5d12001 	ldrb	r2, [r1, #1]
4000220c:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002210:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002214:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002218:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
4000221c:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002220:	e59c0000 	ldr	r0, [ip]
40002224:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002228:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
4000222c:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002230:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002234:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40002238:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000223c:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002240:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002244:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002248:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
4000224c:	e0842082 	add	r2, r4, r2, lsl #1
40002250:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40002254:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002258:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
4000225c:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002260:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002264:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002268:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
4000226c:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002270:	e0852003 	add	r2, r5, r3
40002274:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002278:	e0851001 	add	r1, r5, r1
4000227c:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002280:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
40002284:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002288:	1a000175 	bne	40002864 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
4000228c:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002290:	e3530001 	cmp	r3, #1
40002294:	13530018 	cmpne	r3, #24
40002298:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
4000229c:	13a00d5b 	movne	r0, #5824	; 0x16c0
400022a0:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400022a4:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400022a8:	e0802282 	add	r2, r0, r2, lsl #5
400022ac:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400022b0:	e0811101 	add	r1, r1, r1, lsl #2
400022b4:	e1a0c005 	mov	ip, r5
400022b8:	e0882002 	add	r2, r8, r2
400022bc:	e0874381 	add	r4, r7, r1, lsl #7
400022c0:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
400022c4:	e0844283 	add	r4, r4, r3, lsl #5
400022c8:	f4624a0f 	vld1.8	{d20-d21}, [r2]
400022cc:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
400022d0:	e5941004 	ldr	r1, [r4, #4]
400022d4:	e5942008 	ldr	r2, [r4, #8]
400022d8:	e594300c 	ldr	r3, [r4, #12]
400022dc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400022e0:	e5940010 	ldr	r0, [r4, #16]
400022e4:	e5941014 	ldr	r1, [r4, #20]
400022e8:	e5942018 	ldr	r2, [r4, #24]
400022ec:	e594301c 	ldr	r3, [r4, #28]
400022f0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400022f4:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400022f8:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400022fc:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002300:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002304:	f26221f6 	vorr	q9, q9, q11
40002308:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
4000230c:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002310:	f26001f4 	vorr	q8, q8, q10
40002314:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002318:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
4000231c:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002320:	e3a01002 	mov	r1, #2
40002324:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002328:	e3a07001 	mov	r7, #1
4000232c:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002330:	e3a09000 	mov	r9, #0
40002334:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002338:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
4000233c:	e2888018 	add	r8, r8, #24
40002340:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002344:	e28cc019 	add	ip, ip, #25
40002348:	e280001a 	add	r0, r0, #26
4000234c:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002350:	e0844007 	add	r4, r4, r7
40002354:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002358:	e0855001 	add	r5, r5, r1
4000235c:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002360:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40002364:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002368:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
4000236c:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002370:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40002374:	e2422001 	sub	r2, r2, #1
40002378:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
4000237c:	e5d00000 	ldrb	r0, [r0]
40002380:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
40002384:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002388:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
4000238c:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002390:	e5d33001 	ldrb	r3, [r3, #1]
40002394:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002398:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
4000239c:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
400023a0:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
400023a4:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
400023a8:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400023ac:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400023b0:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
400023b4:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
400023b8:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400023bc:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400023c0:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
400023c4:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400023c8:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400023cc:	03a02000 	moveq	r2, #0
400023d0:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400023d4:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400023d8:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400023dc:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400023e0:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400023e4:	03a03000 	moveq	r3, #0
400023e8:	13e03000 	mvnne	r3, #0
400023ec:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400023f0:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
400023f4:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400023f8:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
400023fc:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002400:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40002404:	e0258995 	mla	r5, r5, r9, r8
40002408:	e59a8000 	ldr	r8, [sl]
4000240c:	e1a05085 	lsl	r5, r5, #1
40002410:	e18820b5 	strh	r2, [r8, r5]
40002414:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002418:	e08a8285 	add	r8, sl, r5, lsl #5
4000241c:	e59a5000 	ldr	r5, [sl]
40002420:	e5988014 	ldr	r8, [r8, #20]
40002424:	e0280998 	mla	r8, r8, r9, r0
40002428:	e1a08088 	lsl	r8, r8, #1
4000242c:	e18520b8 	strh	r2, [r5, r8]
40002430:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002434:	e08a8285 	add	r8, sl, r5, lsl #5
40002438:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
4000243c:	e5988014 	ldr	r8, [r8, #20]
40002440:	e0285998 	mla	r8, r8, r9, r5
40002444:	e59a5000 	ldr	r5, [sl]
40002448:	e1a08088 	lsl	r8, r8, #1
4000244c:	e18520b8 	strh	r2, [r5, r8]
40002450:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002454:	e08a8285 	add	r8, sl, r5, lsl #5
40002458:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
4000245c:	e5988014 	ldr	r8, [r8, #20]
40002460:	e0285798 	mla	r8, r8, r7, r5
40002464:	e59a5000 	ldr	r5, [sl]
40002468:	e1a08088 	lsl	r8, r8, #1
4000246c:	e18520b8 	strh	r2, [r5, r8]
40002470:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002474:	e08a8285 	add	r8, sl, r5, lsl #5
40002478:	e59a5000 	ldr	r5, [sl]
4000247c:	e5988014 	ldr	r8, [r8, #20]
40002480:	e0280798 	mla	r8, r8, r7, r0
40002484:	e1a08088 	lsl	r8, r8, #1
40002488:	e18520b8 	strh	r2, [r5, r8]
4000248c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002490:	e08a8285 	add	r8, sl, r5, lsl #5
40002494:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002498:	e5988014 	ldr	r8, [r8, #20]
4000249c:	e0285798 	mla	r8, r8, r7, r5
400024a0:	e59a5000 	ldr	r5, [sl]
400024a4:	e1a08088 	lsl	r8, r8, #1
400024a8:	e18520b8 	strh	r2, [r5, r8]
400024ac:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024b0:	e08a8285 	add	r8, sl, r5, lsl #5
400024b4:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400024b8:	e5988014 	ldr	r8, [r8, #20]
400024bc:	e0285198 	mla	r8, r8, r1, r5
400024c0:	e2855003 	add	r5, r5, #3
400024c4:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
400024c8:	e59a5000 	ldr	r5, [sl]
400024cc:	e1a08088 	lsl	r8, r8, #1
400024d0:	e18520b8 	strh	r2, [r5, r8]
400024d4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024d8:	e08a8285 	add	r8, sl, r5, lsl #5
400024dc:	e59a5000 	ldr	r5, [sl]
400024e0:	e5988014 	ldr	r8, [r8, #20]
400024e4:	e0280198 	mla	r8, r8, r1, r0
400024e8:	e2800003 	add	r0, r0, #3
400024ec:	e1a08088 	lsl	r8, r8, #1
400024f0:	e18520b8 	strh	r2, [r5, r8]
400024f4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024f8:	e08a8285 	add	r8, sl, r5, lsl #5
400024fc:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002500:	e5988014 	ldr	r8, [r8, #20]
40002504:	e0285198 	mla	r8, r8, r1, r5
40002508:	e2855003 	add	r5, r5, #3
4000250c:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40002510:	e59a5000 	ldr	r5, [sl]
40002514:	e1a08088 	lsl	r8, r8, #1
40002518:	e18520b8 	strh	r2, [r5, r8]
4000251c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002520:	e59a8000 	ldr	r8, [sl]
40002524:	e08a2282 	add	r2, sl, r2, lsl #5
40002528:	e5922014 	ldr	r2, [r2, #20]
4000252c:	e0226992 	mla	r2, r2, r9, r6
40002530:	e1a02082 	lsl	r2, r2, #1
40002534:	e18830b2 	strh	r3, [r8, r2]
40002538:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000253c:	e59a8000 	ldr	r8, [sl]
40002540:	e08a2282 	add	r2, sl, r2, lsl #5
40002544:	e5922014 	ldr	r2, [r2, #20]
40002548:	e0224992 	mla	r2, r2, r9, r4
4000254c:	e1a02082 	lsl	r2, r2, #1
40002550:	e18830b2 	strh	r3, [r8, r2]
40002554:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002558:	e59a8000 	ldr	r8, [sl]
4000255c:	e08a2282 	add	r2, sl, r2, lsl #5
40002560:	e5922014 	ldr	r2, [r2, #20]
40002564:	e022c992 	mla	r2, r2, r9, ip
40002568:	e1a02082 	lsl	r2, r2, #1
4000256c:	e18830b2 	strh	r3, [r8, r2]
40002570:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002574:	e59a8000 	ldr	r8, [sl]
40002578:	e08a2282 	add	r2, sl, r2, lsl #5
4000257c:	e5922014 	ldr	r2, [r2, #20]
40002580:	e0226792 	mla	r2, r2, r7, r6
40002584:	e1a02082 	lsl	r2, r2, #1
40002588:	e18830b2 	strh	r3, [r8, r2]
4000258c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002590:	e59a8000 	ldr	r8, [sl]
40002594:	e08a2282 	add	r2, sl, r2, lsl #5
40002598:	e5922014 	ldr	r2, [r2, #20]
4000259c:	e0224792 	mla	r2, r2, r7, r4
400025a0:	e1a02082 	lsl	r2, r2, #1
400025a4:	e18830b2 	strh	r3, [r8, r2]
400025a8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025ac:	e59a8000 	ldr	r8, [sl]
400025b0:	e08a2282 	add	r2, sl, r2, lsl #5
400025b4:	e5922014 	ldr	r2, [r2, #20]
400025b8:	e022c792 	mla	r2, r2, r7, ip
400025bc:	e1a02082 	lsl	r2, r2, #1
400025c0:	e18830b2 	strh	r3, [r8, r2]
400025c4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025c8:	e59a8000 	ldr	r8, [sl]
400025cc:	e08a2282 	add	r2, sl, r2, lsl #5
400025d0:	e5922014 	ldr	r2, [r2, #20]
400025d4:	e0226192 	mla	r2, r2, r1, r6
400025d8:	e2866003 	add	r6, r6, #3
400025dc:	e1a02082 	lsl	r2, r2, #1
400025e0:	e18830b2 	strh	r3, [r8, r2]
400025e4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025e8:	e59a8000 	ldr	r8, [sl]
400025ec:	e08a2282 	add	r2, sl, r2, lsl #5
400025f0:	e5922014 	ldr	r2, [r2, #20]
400025f4:	e0224192 	mla	r2, r2, r1, r4
400025f8:	e2844003 	add	r4, r4, #3
400025fc:	e1a02082 	lsl	r2, r2, #1
40002600:	e18830b2 	strh	r3, [r8, r2]
40002604:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002608:	e59a8000 	ldr	r8, [sl]
4000260c:	e08a2282 	add	r2, sl, r2, lsl #5
40002610:	e5922014 	ldr	r2, [r2, #20]
40002614:	e022c192 	mla	r2, r2, r1, ip
40002618:	e28cc003 	add	ip, ip, #3
4000261c:	e1a02082 	lsl	r2, r2, #1
40002620:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002624:	1affff60 	bne	400023ac <Lcd_Printf.constprop.0+0x248>
40002628:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
4000262c:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40002630:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40002634:	e2877003 	add	r7, r7, #3
40002638:	e2811003 	add	r1, r1, #3
4000263c:	e2888002 	add	r8, r8, #2
40002640:	e158000c 	cmp	r8, ip
40002644:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002648:	1affff46 	bne	40002368 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000264c:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002650:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002654:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002658:	e28cc030 	add	ip, ip, #48	; 0x30
4000265c:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002660:	e3550000 	cmp	r5, #0
40002664:	1afffee3 	bne	400021f8 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002668:	e24bd028 	sub	sp, fp, #40	; 0x28
4000266c:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002670:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
40002674:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002678:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
4000267c:	e3a0c001 	mov	ip, #1
40002680:	e5940000 	ldr	r0, [r4]
40002684:	e5941004 	ldr	r1, [r4, #4]
40002688:	e24b4f53 	sub	r4, fp, #332	; 0x14c
4000268c:	e0875205 	add	r5, r7, r5, lsl #4
40002690:	e284900f 	add	r9, r4, #15
40002694:	e2448001 	sub	r8, r4, #1
40002698:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
4000269c:	e8a30003 	stmia	r3!, {r0, r1}
400026a0:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400026a4:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
400026a8:	e2877002 	add	r7, r7, #2
400026ac:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
400026b0:	e5951004 	ldr	r1, [r5, #4]
400026b4:	e5952008 	ldr	r2, [r5, #8]
400026b8:	e595300c 	ldr	r3, [r5, #12]
400026bc:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
400026c0:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
400026c4:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400026c8:	e5950010 	ldr	r0, [r5, #16]
400026cc:	e5951014 	ldr	r1, [r5, #20]
400026d0:	e5952018 	ldr	r2, [r5, #24]
400026d4:	e595301c 	ldr	r3, [r5, #28]
400026d8:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400026dc:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400026e0:	e085500c 	add	r5, r5, ip
400026e4:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
400026e8:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
400026ec:	e24b0f55 	sub	r0, fp, #340	; 0x154
400026f0:	e2406001 	sub	r6, r0, #1
400026f4:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
400026f8:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
400026fc:	e24c5001 	sub	r5, ip, #1
40002700:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40002704:	e28c4001 	add	r4, ip, #1
40002708:	e5f78001 	ldrb	r8, [r7, #1]!
4000270c:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40002710:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002714:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002718:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000271c:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002720:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002724:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002728:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000272c:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002730:	03a03000 	moveq	r3, #0
40002734:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002738:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000273c:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002740:	e0270597 	mla	r7, r7, r5, r0
40002744:	e1a07087 	lsl	r7, r7, #1
40002748:	e18830b7 	strh	r3, [r8, r7]
4000274c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002750:	e59a8000 	ldr	r8, [sl]
40002754:	e08a7287 	add	r7, sl, r7, lsl #5
40002758:	e5977014 	ldr	r7, [r7, #20]
4000275c:	e0271597 	mla	r7, r7, r5, r1
40002760:	e1a07087 	lsl	r7, r7, #1
40002764:	e18830b7 	strh	r3, [r8, r7]
40002768:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000276c:	e59a8000 	ldr	r8, [sl]
40002770:	e08a7287 	add	r7, sl, r7, lsl #5
40002774:	e5977014 	ldr	r7, [r7, #20]
40002778:	e0272597 	mla	r7, r7, r5, r2
4000277c:	e1a07087 	lsl	r7, r7, #1
40002780:	e18830b7 	strh	r3, [r8, r7]
40002784:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002788:	e59a8000 	ldr	r8, [sl]
4000278c:	e08a7287 	add	r7, sl, r7, lsl #5
40002790:	e5977014 	ldr	r7, [r7, #20]
40002794:	e0270c97 	mla	r7, r7, ip, r0
40002798:	e1a07087 	lsl	r7, r7, #1
4000279c:	e18830b7 	strh	r3, [r8, r7]
400027a0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027a4:	e59a8000 	ldr	r8, [sl]
400027a8:	e08a7287 	add	r7, sl, r7, lsl #5
400027ac:	e5977014 	ldr	r7, [r7, #20]
400027b0:	e0271c97 	mla	r7, r7, ip, r1
400027b4:	e1a07087 	lsl	r7, r7, #1
400027b8:	e18830b7 	strh	r3, [r8, r7]
400027bc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027c0:	e59a8000 	ldr	r8, [sl]
400027c4:	e08a7287 	add	r7, sl, r7, lsl #5
400027c8:	e5977014 	ldr	r7, [r7, #20]
400027cc:	e0272c97 	mla	r7, r7, ip, r2
400027d0:	e1a07087 	lsl	r7, r7, #1
400027d4:	e18830b7 	strh	r3, [r8, r7]
400027d8:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027dc:	e59a8000 	ldr	r8, [sl]
400027e0:	e08a7287 	add	r7, sl, r7, lsl #5
400027e4:	e5977014 	ldr	r7, [r7, #20]
400027e8:	e0270497 	mla	r7, r7, r4, r0
400027ec:	e2800003 	add	r0, r0, #3
400027f0:	e1a07087 	lsl	r7, r7, #1
400027f4:	e18830b7 	strh	r3, [r8, r7]
400027f8:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027fc:	e59a8000 	ldr	r8, [sl]
40002800:	e08a7287 	add	r7, sl, r7, lsl #5
40002804:	e5977014 	ldr	r7, [r7, #20]
40002808:	e0271497 	mla	r7, r7, r4, r1
4000280c:	e2811003 	add	r1, r1, #3
40002810:	e1a07087 	lsl	r7, r7, #1
40002814:	e18830b7 	strh	r3, [r8, r7]
40002818:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000281c:	e59a8000 	ldr	r8, [sl]
40002820:	e08a7287 	add	r7, sl, r7, lsl #5
40002824:	e5977014 	ldr	r7, [r7, #20]
40002828:	e0272497 	mla	r7, r7, r4, r2
4000282c:	e2822003 	add	r2, r2, #3
40002830:	e1a07087 	lsl	r7, r7, #1
40002834:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002838:	1affffb5 	bne	40002714 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
4000283c:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
40002840:	e28cc003 	add	ip, ip, #3
40002844:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40002848:	e1540005 	cmp	r4, r5
4000284c:	1affffa5 	bne	400026e8 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002850:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002854:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002858:	e2844018 	add	r4, r4, #24
4000285c:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
40002860:	eafffe61 	b	400021ec <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40002864:	e3530001 	cmp	r3, #1
40002868:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
4000286c:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40002870:	13a04d71 	movne	r4, #7232	; 0x1c40
40002874:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40002878:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
4000287c:	e0842282 	add	r2, r4, r2, lsl #5
40002880:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002884:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002888:	e1a06286 	lsl	r6, r6, #5
4000288c:	e0800100 	add	r0, r0, r0, lsl #2
40002890:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002894:	e0611181 	rsb	r1, r1, r1, lsl #3
40002898:	e1a0c005 	mov	ip, r5
4000289c:	e0840380 	add	r0, r4, r0, lsl #7
400028a0:	e0882002 	add	r2, r8, r2
400028a4:	e0861381 	add	r1, r6, r1, lsl #7
400028a8:	e0804283 	add	r4, r0, r3, lsl #5
400028ac:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
400028b0:	e0887001 	add	r7, r8, r1
400028b4:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400028b8:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400028bc:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400028c0:	e1a07006 	mov	r7, r6
400028c4:	e2866010 	add	r6, r6, #16
400028c8:	e5941004 	ldr	r1, [r4, #4]
400028cc:	e5942008 	ldr	r2, [r4, #8]
400028d0:	e594300c 	ldr	r3, [r4, #12]
400028d4:	f4676a0f 	vld1.8	{d22-d23}, [r7]
400028d8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400028dc:	e5940010 	ldr	r0, [r4, #16]
400028e0:	e5941014 	ldr	r1, [r4, #20]
400028e4:	e5942018 	ldr	r2, [r4, #24]
400028e8:	e594301c 	ldr	r3, [r4, #28]
400028ec:	f4664a0f 	vld1.8	{d20-d21}, [r6]
400028f0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400028f4:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400028f8:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400028fc:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002900:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002904:	f26221fa 	vorr	q9, q9, q13
40002908:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000290c:	f26221f6 	vorr	q9, q9, q11
40002910:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002914:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002918:	f26001f4 	vorr	q8, q8, q10
4000291c:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002920:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002924:	eafffe7c 	b	4000231c <Lcd_Printf.constprop.0+0x1b8>

40002928 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
40002928:	e12fff1e 	bx	lr

4000292c <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000292c:	e3a03903 	mov	r3, #49152	; 0xc000
40002930:	e3413003 	movt	r3, #4099	; 0x1003
40002934:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002938:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000293c:	e3c22001 	bic	r2, r2, #1
40002940:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40002944:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002948:	e3c2200f 	bic	r2, r2, #15
4000294c:	e3822006 	orr	r2, r2, #6
40002950:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40002954:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40002958:	e3822001 	orr	r2, r2, #1
4000295c:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002960:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40002964:	e3c2200f 	bic	r2, r2, #15
40002968:	e3822004 	orr	r2, r2, #4
4000296c:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002970:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
40002974:	e3a03903 	mov	r3, #49152	; 0xc000
40002978:	e3413003 	movt	r3, #4099	; 0x1003
4000297c:	e3120001 	tst	r2, #1
40002980:	1afffffa 	bne	40002970 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002984:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002988:	e3822001 	orr	r2, r2, #1
4000298c:	e5832934 	str	r2, [r3, #2356]	; 0x934
40002990:	e12fff1e 	bx	lr

40002994 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002994:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
40002998:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000299c:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400029a0:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029a4:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400029a8:	e3c22001 	bic	r2, r2, #1
400029ac:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400029b0:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400029b4:	e3c2200f 	bic	r2, r2, #15
400029b8:	e3822006 	orr	r2, r2, #6
400029bc:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400029c0:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400029c4:	e3822001 	orr	r2, r2, #1
400029c8:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400029cc:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400029d0:	e3c2200f 	bic	r2, r2, #15
400029d4:	e3822004 	orr	r2, r2, #4
400029d8:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400029dc:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
400029e0:	e3a02903 	mov	r2, #49152	; 0xc000
400029e4:	e3412003 	movt	r2, #4099	; 0x1003
400029e8:	e2133001 	ands	r3, r3, #1
400029ec:	1afffffa 	bne	400029dc <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400029f0:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400029f4:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400029f8:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400029fc:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a00:	e3a01545 	mov	r1, #289406976	; 0x11400000
40002a04:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a08:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a0c:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a10:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a14:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a18:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002a1c:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a20:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002a24:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a28:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002a2c:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a30:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002a34:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a38:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002a3c:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a40:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002a44:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002a48:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a4c:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002a50:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40002a54:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002a58:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002a5c:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002a60:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a64:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002a68:	e1a04824 	lsr	r4, r4, #16
40002a6c:	e1a04804 	lsl	r4, r4, #16
40002a70:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40002a74:	e3844022 	orr	r4, r4, #34	; 0x22
40002a78:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40002a7c:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40002a80:	e1a04824 	lsr	r4, r4, #16
40002a84:	e1a04804 	lsl	r4, r4, #16
40002a88:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40002a8c:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40002a90:	e1a04824 	lsr	r4, r4, #16
40002a94:	e1a04804 	lsl	r4, r4, #16
40002a98:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40002a9c:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40002aa0:	e1a04824 	lsr	r4, r4, #16
40002aa4:	e1a04804 	lsl	r4, r4, #16
40002aa8:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40002aac:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40002ab0:	e3c440ff 	bic	r4, r4, #255	; 0xff
40002ab4:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002ab8:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40002abc:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40002ac0:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40002ac4:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002ac8:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40002acc:	e3844080 	orr	r4, r4, #128	; 0x80
40002ad0:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002ad4:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
40002ad8:	e3c4400f 	bic	r4, r4, #15
40002adc:	e3844002 	orr	r4, r4, #2
40002ae0:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002ae4:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40002ae8:	e3844002 	orr	r4, r4, #2
40002aec:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002af0:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002af4:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40002af8:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40002afc:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002b00:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002b04:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002b08:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40002b0c:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002b10:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40002b14:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40002b18:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40002b1c:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002b20:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40002b24:	e3833080 	orr	r3, r3, #128	; 0x80
40002b28:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002b2c:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40002b30:	e3c3300f 	bic	r3, r3, #15
40002b34:	e3833002 	orr	r3, r3, #2
40002b38:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40002b3c:	e5923000 	ldr	r3, [r2]
40002b40:	e3833003 	orr	r3, r3, #3
40002b44:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40002b48:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40002b4c:	e383301f 	orr	r3, r3, #31
40002b50:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40002b54:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40002b58:	e12fff1e 	bx	lr

40002b5c <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40002b5c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b60:	e3072958 	movw	r2, #31064	; 0x7958
40002b64:	e1a04280 	lsl	r4, r0, #5
40002b68:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b6c:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b70:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b74:	e2877004 	add	r7, r7, #4
40002b78:	e593a004 	ldr	sl, [r3, #4]
40002b7c:	e1a07207 	lsl	r7, r7, #4
40002b80:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40002b84:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b88:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002b8c:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b90:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b94:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002b98:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b9c:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002ba0:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002ba4:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002ba8:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bac:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002bb0:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002bb4:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002bb8:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002bbc:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bc0:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002bc4:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40002bc8:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002bcc:	e5936004 	ldr	r6, [r3, #4]
40002bd0:	e086700a 	add	r7, r6, sl
40002bd4:	e5936010 	ldr	r6, [r3, #16]
40002bd8:	e2477001 	sub	r7, r7, #1
40002bdc:	e58d7000 	str	r7, [sp]
40002be0:	e5937008 	ldr	r7, [r3, #8]
40002be4:	e59d5000 	ldr	r5, [sp]
40002be8:	e087a006 	add	sl, r7, r6
40002bec:	e24aa001 	sub	sl, sl, #1
40002bf0:	e7ea7055 	ubfx	r7, r5, #0, #11
40002bf4:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002bf8:	e18a7587 	orr	r7, sl, r7, lsl #11
40002bfc:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40002c00:	1a000026 	bne	40002ca0 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40002c04:	e5923010 	ldr	r3, [r2, #16]
40002c08:	e592500c 	ldr	r5, [r2, #12]
40002c0c:	e0030395 	mul	r3, r5, r3
40002c10:	e1a030a3 	lsr	r3, r3, #1
40002c14:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c18:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c1c:	e1a08080 	lsl	r8, r0, #1
40002c20:	e3073050 	movw	r3, #28752	; 0x7050
40002c24:	e3443001 	movt	r3, #16385	; 0x4001
40002c28:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c2c:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c30:	e2877014 	add	r7, r7, #20
40002c34:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40002c38:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c3c:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40002c40:	e7ecc05c 	ubfx	ip, ip, #0, #13
40002c44:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c48:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c4c:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002c50:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40002c54:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c58:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002c5c:	e089c005 	add	ip, r9, r5
40002c60:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c64:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40002c68:	9a000013 	bls	40002cbc <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002c6c:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40002c70:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002c74:	e5923020 	ldr	r3, [r2, #32]
40002c78:	e1a03103 	lsl	r3, r3, #2
40002c7c:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002c80:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002c84:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002c88:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002c8c:	03c33001 	biceq	r3, r3, #1
40002c90:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002c94:	e28dd00c 	add	sp, sp, #12
40002c98:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002c9c:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002ca0:	e2405001 	sub	r5, r0, #1
40002ca4:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40002ca8:	95935010 	ldrls	r5, [r3, #16]
40002cac:	9593300c 	ldrls	r3, [r3, #12]
40002cb0:	90030593 	mulls	r3, r3, r5
40002cb4:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40002cb8:	eaffffd6 	b	40002c18 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002cbc:	e288c001 	add	ip, r8, #1
40002cc0:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40002cc4:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002cc8:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40002ccc:	e0899003 	add	r9, r9, r3
40002cd0:	e5879034 	str	r9, [r7, #52]	; 0x34
40002cd4:	eaffffe4 	b	40002c6c <Lcd_Win_Init+0x110>

40002cd8 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002cd8:	e3073958 	movw	r3, #31064	; 0x7958
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40002cdc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002ce0:	e3443001 	movt	r3, #16385	; 0x4001
40002ce4:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40002ce8:	e593c000 	ldr	ip, [r3]
40002cec:	e0833284 	add	r3, r3, r4, lsl #5
40002cf0:	e5933014 	ldr	r3, [r3, #20]
40002cf4:	e0210193 	mla	r1, r3, r1, r0
40002cf8:	e1a03081 	lsl	r3, r1, #1
40002cfc:	e18c20b3 	strh	r2, [ip, r3]
}
40002d00:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40002d04:	e12fff1e 	bx	lr

40002d08 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002d08:	e3073958 	movw	r3, #31064	; 0x7958
40002d0c:	e3443001 	movt	r3, #16385	; 0x4001
40002d10:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002d14:	e5932000 	ldr	r2, [r3]
40002d18:	e083328c 	add	r3, r3, ip, lsl #5
40002d1c:	e5933014 	ldr	r3, [r3, #20]
40002d20:	e0210193 	mla	r1, r3, r1, r0
40002d24:	e1a03081 	lsl	r3, r1, #1
40002d28:	e19200b3 	ldrh	r0, [r2, r3]
}
40002d2c:	e12fff1e 	bx	lr

40002d30 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002d30:	e3073958 	movw	r3, #31064	; 0x7958
40002d34:	e3443001 	movt	r3, #16385	; 0x4001
40002d38:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002d3c:	e5932000 	ldr	r2, [r3]
40002d40:	e083328c 	add	r3, r3, ip, lsl #5
40002d44:	e5933014 	ldr	r3, [r3, #20]
40002d48:	e0200193 	mla	r0, r3, r1, r0
}
40002d4c:	e0820080 	add	r0, r2, r0, lsl #1
40002d50:	e12fff1e 	bx	lr

40002d54 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002d54:	e3071958 	movw	r1, #31064	; 0x7958
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40002d58:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002d5c:	e3441001 	movt	r1, #16385	; 0x4001
40002d60:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002d64:	e0812282 	add	r2, r1, r2, lsl #5
40002d68:	e5923018 	ldr	r3, [r2, #24]
40002d6c:	e3530000 	cmp	r3, #0
40002d70:	0a000017 	beq	40002dd4 <Lcd_Clr_Screen+0x80>
40002d74:	e5922014 	ldr	r2, [r2, #20]
40002d78:	e3a04000 	mov	r4, #0
40002d7c:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002d80:	e1a05004 	mov	r5, r4
40002d84:	e3520000 	cmp	r2, #0
40002d88:	0a00000d 	beq	40002dc4 <Lcd_Clr_Screen+0x70>
40002d8c:	e3a00000 	mov	r0, #0
40002d90:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d94:	e0220294 	mla	r2, r4, r2, r0
40002d98:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002d9c:	e2833001 	add	r3, r3, #1
40002da0:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002da4:	e1a02082 	lsl	r2, r2, #1
40002da8:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002dac:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002db0:	e081c28c 	add	ip, r1, ip, lsl #5
40002db4:	e59c2014 	ldr	r2, [ip, #20]
40002db8:	e1530002 	cmp	r3, r2
40002dbc:	3afffff4 	bcc	40002d94 <Lcd_Clr_Screen+0x40>
40002dc0:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002dc4:	e2866001 	add	r6, r6, #1
40002dc8:	e1560003 	cmp	r6, r3
40002dcc:	e1a04006 	mov	r4, r6
40002dd0:	3affffeb 	bcc	40002d84 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40002dd4:	e8bd0070 	pop	{r4, r5, r6}
40002dd8:	e12fff1e 	bx	lr

40002ddc <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002ddc:	e3071958 	movw	r1, #31064	; 0x7958
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40002de0:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002de4:	e3441001 	movt	r1, #16385	; 0x4001
40002de8:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002dec:	e0812282 	add	r2, r1, r2, lsl #5
40002df0:	e5923018 	ldr	r3, [r2, #24]
40002df4:	e3530000 	cmp	r3, #0
40002df8:	0a000017 	beq	40002e5c <Lcd_Draw_Back_Color+0x80>
40002dfc:	e5922014 	ldr	r2, [r2, #20]
40002e00:	e3a04000 	mov	r4, #0
40002e04:	e6ff5070 	uxth	r5, r0
40002e08:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e0c:	e3520000 	cmp	r2, #0
40002e10:	0a00000d 	beq	40002e4c <Lcd_Draw_Back_Color+0x70>
40002e14:	e3a00000 	mov	r0, #0
40002e18:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e1c:	e0220294 	mla	r2, r4, r2, r0
40002e20:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e24:	e2833001 	add	r3, r3, #1
40002e28:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e2c:	e1a02082 	lsl	r2, r2, #1
40002e30:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e34:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002e38:	e081c28c 	add	ip, r1, ip, lsl #5
40002e3c:	e59c2014 	ldr	r2, [ip, #20]
40002e40:	e1530002 	cmp	r3, r2
40002e44:	3afffff4 	bcc	40002e1c <Lcd_Draw_Back_Color+0x40>
40002e48:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002e4c:	e2866001 	add	r6, r6, #1
40002e50:	e1560003 	cmp	r6, r3
40002e54:	e1a04006 	mov	r4, r6
40002e58:	3affffeb 	bcc	40002e0c <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40002e5c:	e8bd0070 	pop	{r4, r5, r6}
40002e60:	e12fff1e 	bx	lr

40002e64 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40002e64:	e1d230b0 	ldrh	r3, [r2]
40002e68:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40002e6c:	e1d230b2 	ldrh	r3, [r2, #2]
40002e70:	e5813000 	str	r3, [r1]
40002e74:	e12fff1e 	bx	lr

40002e78 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002e78:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002e7c:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40002e80:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002e84:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e88:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40002e8c:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e90:	0a00001e 	beq	40002f10 <Lcd_Draw_BMP+0x98>
40002e94:	e307c958 	movw	ip, #31064	; 0x7958
40002e98:	e1a03087 	lsl	r3, r7, #1
40002e9c:	e344c001 	movt	ip, #16385	; 0x4001
40002ea0:	e3a09000 	mov	r9, #0
40002ea4:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40002ea8:	e3570000 	cmp	r7, #0
40002eac:	0a000012 	beq	40002efc <Lcd_Draw_BMP+0x84>
40002eb0:	e59d400c 	ldr	r4, [sp, #12]
40002eb4:	e1a01002 	mov	r1, r2
40002eb8:	e3a03000 	mov	r3, #0
40002ebc:	e58d2004 	str	r2, [sp, #4]
40002ec0:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002ec4:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40002ec8:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40002ecc:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002ed0:	e2833001 	add	r3, r3, #1
40002ed4:	e1570003 	cmp	r7, r3
40002ed8:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002edc:	e08c6282 	add	r6, ip, r2, lsl #5
40002ee0:	e5966014 	ldr	r6, [r6, #20]
40002ee4:	e0255896 	mla	r5, r6, r8, r5
40002ee8:	e59c6000 	ldr	r6, [ip]
40002eec:	e1a05085 	lsl	r5, r5, #1
40002ef0:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002ef4:	cafffff2 	bgt	40002ec4 <Lcd_Draw_BMP+0x4c>
40002ef8:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002efc:	e2899001 	add	r9, r9, #1
40002f00:	e59d3008 	ldr	r3, [sp, #8]
40002f04:	e15a0009 	cmp	sl, r9
40002f08:	e0822003 	add	r2, r2, r3
40002f0c:	caffffe5 	bgt	40002ea8 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40002f10:	e28dd014 	add	sp, sp, #20
40002f14:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002f18:	e12fff1e 	bx	lr

40002f1c <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40002f1c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002f20:	e24dd00c 	sub	sp, sp, #12
40002f24:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002f28:	e35a0000 	cmp	sl, #0
40002f2c:	da00001a 	ble	40002f9c <Lcd_Draw_Image+0x80>
40002f30:	e307c958 	movw	ip, #31064	; 0x7958
40002f34:	e1a09083 	lsl	r9, r3, #1
40002f38:	e08aa001 	add	sl, sl, r1
40002f3c:	e2428002 	sub	r8, r2, #2
40002f40:	e344c001 	movt	ip, #16385	; 0x4001
40002f44:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40002f48:	e3530000 	cmp	r3, #0
40002f4c:	da00000e 	ble	40002f8c <Lcd_Draw_Image+0x70>
40002f50:	e1a02000 	mov	r2, r0
40002f54:	e1a04008 	mov	r4, r8
40002f58:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f5c:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40002f60:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f64:	e08c5283 	add	r5, ip, r3, lsl #5
40002f68:	e59c3000 	ldr	r3, [ip]
40002f6c:	e5955014 	ldr	r5, [r5, #20]
40002f70:	e0252195 	mla	r5, r5, r1, r2
40002f74:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f78:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f7c:	e1a05085 	lsl	r5, r5, #1
40002f80:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f84:	1afffff4 	bne	40002f5c <Lcd_Draw_Image+0x40>
40002f88:	e59d3004 	ldr	r3, [sp, #4]
40002f8c:	e2811001 	add	r1, r1, #1
40002f90:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002f94:	e151000a 	cmp	r1, sl
40002f98:	1affffea 	bne	40002f48 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40002f9c:	e28dd00c 	add	sp, sp, #12
40002fa0:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002fa4:	e12fff1e 	bx	lr

40002fa8 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002fa8:	e0812080 	add	r2, r1, r0, lsl #1
40002fac:	e3073050 	movw	r3, #28752	; 0x7050
40002fb0:	e3443001 	movt	r3, #16385	; 0x4001
40002fb4:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40002fb8:	e3073958 	movw	r3, #31064	; 0x7958
40002fbc:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40002fc0:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002fc4:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40002fc8:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40002fcc:	e12fff1e 	bx	lr

40002fd0 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002fd0:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40002fd4:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002fd8:	e2833008 	add	r3, r3, #8
40002fdc:	e1a03103 	lsl	r3, r3, #2
40002fe0:	e5932000 	ldr	r2, [r3]
40002fe4:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40002fe8:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40002fec:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40002ff0:	e3073958 	movw	r3, #31064	; 0x7958
40002ff4:	e3443001 	movt	r3, #16385	; 0x4001
40002ff8:	e0833100 	add	r3, r3, r0, lsl #2
40002ffc:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003000:	e12fff1e 	bx	lr

40003004 <absf>:
}

__inline double absf(double data)
{
40003004:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003008:	eef50bc0 	vcmpe.f64	d16, #0.0
4000300c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003010:	bef11b60 	vneglt.f64	d17, d16
40003014:	bc510b31 	vmovlt	r0, r1, d17
40003018:	ac510b30 	vmovge	r0, r1, d16
}
4000301c:	e12fff1e 	bx	lr

40003020 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40003020:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003024:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003028:	e3c2200f 	bic	r2, r2, #15
4000302c:	e3822001 	orr	r2, r2, #1
40003030:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003034:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003038:	e3822001 	orr	r2, r2, #1
4000303c:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40003040:	e12fff1e 	bx	lr

40003044 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003044:	e1a0c00d 	mov	ip, sp
40003048:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
4000304c:	e24cb004 	sub	fp, ip, #4
40003050:	e24dd01c 	sub	sp, sp, #28
40003054:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003058:	e3060cfc 	movw	r0, #27900	; 0x6cfc

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000305c:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003060:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003064:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003068:	e5d2600b 	ldrb	r6, [r2, #11]
4000306c:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003070:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003074:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003078:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000307c:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003080:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003084:	e0855406 	add	r5, r5, r6, lsl #8
40003088:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000308c:	e0877804 	add	r7, r7, r4, lsl #16
40003090:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003094:	e5d2e018 	ldrb	lr, [r2, #24]
40003098:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000309c:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030a0:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030a4:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030a8:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030ac:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030b0:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030b4:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400030b8:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030bc:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030c0:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400030c4:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
400030c8:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030cc:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400030d0:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030d4:	e1a02009 	mov	r2, r9
400030d8:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400030dc:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030e0:	eb0007ea 	bl	40005090 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
400030e4:	e25aa001 	subs	sl, sl, #1
400030e8:	4a000024 	bmi	40003180 <Lcd_Draw_BMP_File_24bpp+0x13c>
400030ec:	e3074958 	movw	r4, #31064	; 0x7958
400030f0:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
400030f4:	e3570000 	cmp	r7, #0
400030f8:	0a00001c 	beq	40003170 <Lcd_Draw_BMP_File_24bpp+0x12c>
400030fc:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40003100:	e1a03009 	mov	r3, r9
40003104:	e3a02000 	mov	r2, #0
40003108:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
4000310c:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003110:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003114:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003118:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
4000311c:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003120:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003124:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003128:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
4000312c:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003130:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003134:	e20110fc 	and	r1, r1, #252	; 0xfc
40003138:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000313c:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003140:	e08111a0 	add	r1, r1, r0, lsr #3
40003144:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003148:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000314c:	e20000f8 	and	r0, r0, #248	; 0xf8
40003150:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003154:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003158:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000315c:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003160:	1affffea 	bne	40003110 <Lcd_Draw_BMP_File_24bpp+0xcc>
40003164:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003168:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
4000316c:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003170:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003174:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003178:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
4000317c:	5affffdc 	bpl	400030f4 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003180:	e24bd028 	sub	sp, fp, #40	; 0x28
40003184:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003188 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003188:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
4000318c:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003190:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003194:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003198:	e30e45c0 	movw	r4, #58816	; 0xe5c0

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
4000319c:	e1a09001 	mov	r9, r1
400031a0:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031a4:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400031a8:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031ac:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400031b0:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400031b4:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031b8:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031bc:	e30275b0 	movw	r7, #9648	; 0x25b0
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400031c0:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400031c4:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400031c8:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031cc:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400031d0:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400031d4:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
400031d8:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031dc:	e28d5030 	add	r5, sp, #48	; 0x30
400031e0:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400031e4:	e0844082 	add	r4, r4, r2, lsl #1
400031e8:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
400031ec:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
400031f0:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400031f4:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031f8:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400031fc:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003200:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003204:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003208:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
4000320c:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003210:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003214:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003218:	e3580000 	cmp	r8, #0
4000321c:	1a000097 	bne	40003480 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003220:	e30625a0 	movw	r2, #26016	; 0x65a0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003224:	e3530001 	cmp	r3, #1
40003228:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
4000322c:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003230:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003234:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003238:	e0820001 	add	r0, r2, r1
4000323c:	e0841281 	add	r1, r4, r1, lsl #5
40003240:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003244:	e2872e57 	add	r2, r7, #1392	; 0x570
40003248:	e2822008 	add	r2, r2, #8
4000324c:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003250:	e0822001 	add	r2, r2, r1
40003254:	e1a0400a 	mov	r4, sl
40003258:	e0800100 	add	r0, r0, r0, lsl #2
4000325c:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003260:	e0875380 	add	r5, r7, r0, lsl #7
40003264:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003268:	e0855283 	add	r5, r5, r3, lsl #5
4000326c:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003270:	e5951004 	ldr	r1, [r5, #4]
40003274:	e5952008 	ldr	r2, [r5, #8]
40003278:	e595300c 	ldr	r3, [r5, #12]
4000327c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003280:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003284:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003288:	e5950010 	ldr	r0, [r5, #16]
4000328c:	e5951014 	ldr	r1, [r5, #20]
40003290:	e5952018 	ldr	r2, [r5, #24]
40003294:	e595301c 	ldr	r3, [r5, #28]
40003298:	f26221f6 	vorr	q9, q9, q11
4000329c:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400032a0:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400032a4:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400032a8:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400032ac:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400032b0:	f26001f4 	vorr	q8, q8, q10
400032b4:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400032b8:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400032bc:	e28d4037 	add	r4, sp, #55	; 0x37
400032c0:	e3073958 	movw	r3, #31064	; 0x7958
400032c4:	e1a0218c 	lsl	r2, ip, #3
400032c8:	e58d4000 	str	r4, [sp]
400032cc:	e3443001 	movt	r3, #16385	; 0x4001
400032d0:	e58da028 	str	sl, [sp, #40]	; 0x28
400032d4:	e1a0400a 	mov	r4, sl
400032d8:	e28d1058 	add	r1, sp, #88	; 0x58
400032dc:	e58d9010 	str	r9, [sp, #16]
400032e0:	e58d1004 	str	r1, [sp, #4]
400032e4:	e58d201c 	str	r2, [sp, #28]
400032e8:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
400032ec:	e28d102f 	add	r1, sp, #47	; 0x2f
400032f0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400032f4:	e5d44000 	ldrb	r4, [r4]
400032f8:	e5d22001 	ldrb	r2, [r2, #1]
400032fc:	e58d100c 	str	r1, [sp, #12]
40003300:	e58d4020 	str	r4, [sp, #32]
40003304:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003308:	e5f1a001 	ldrb	sl, [r1, #1]!
4000330c:	e59d2020 	ldr	r2, [sp, #32]
40003310:	e59d8018 	ldr	r8, [sp, #24]
40003314:	e59d4014 	ldr	r4, [sp, #20]
40003318:	e11a0002 	tst	sl, r2
4000331c:	e58d100c 	str	r1, [sp, #12]
40003320:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003324:	e3560000 	cmp	r6, #0
40003328:	da00001d 	ble	400033a4 <Lcd_Han_Putch+0x21c>
4000332c:	e58da008 	str	sl, [sp, #8]
40003330:	e3a07000 	mov	r7, #0
40003334:	e59da010 	ldr	sl, [sp, #16]
40003338:	e6ff8078 	uxth	r8, r8
4000333c:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003340:	e35c0000 	cmp	ip, #0
40003344:	da00000f 	ble	40003388 <Lcd_Han_Putch+0x200>
40003348:	e3a01000 	mov	r1, #0
4000334c:	e087700a 	add	r7, r7, sl
40003350:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003354:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003358:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000335c:	e2822001 	add	r2, r2, #1
40003360:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003364:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003368:	e152000c 	cmp	r2, ip
4000336c:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003370:	e5944014 	ldr	r4, [r4, #20]
40003374:	e0200794 	mla	r0, r4, r7, r0
40003378:	e5934000 	ldr	r4, [r3]
4000337c:	e1a00080 	lsl	r0, r0, #1
40003380:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003384:	bafffff2 	blt	40003354 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003388:	e2899001 	add	r9, r9, #1
4000338c:	e6ef9079 	uxtb	r9, r9
40003390:	e1590006 	cmp	r9, r6
40003394:	e1a07009 	mov	r7, r9
40003398:	baffffe8 	blt	40003340 <Lcd_Han_Putch+0x1b8>
4000339c:	e59da008 	ldr	sl, [sp, #8]
400033a0:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400033a4:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400033a8:	e59d9018 	ldr	r9, [sp, #24]
400033ac:	e11a0001 	tst	sl, r1
400033b0:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
400033b4:	e3560000 	cmp	r6, #0
400033b8:	da00001f 	ble	4000343c <Lcd_Han_Putch+0x2b4>
400033bc:	e59d101c 	ldr	r1, [sp, #28]
400033c0:	e3a07000 	mov	r7, #0
400033c4:	e1a0a007 	mov	sl, r7
400033c8:	e58d5008 	str	r5, [sp, #8]
400033cc:	e6ff9079 	uxth	r9, r9
400033d0:	e0858001 	add	r8, r5, r1
400033d4:	e1a05007 	mov	r5, r7
400033d8:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
400033dc:	e35c0000 	cmp	ip, #0
400033e0:	da00000f 	ble	40003424 <Lcd_Han_Putch+0x29c>
400033e4:	e3a01000 	mov	r1, #0
400033e8:	e0855007 	add	r5, r5, r7
400033ec:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033f0:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
400033f4:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033f8:	e2822001 	add	r2, r2, #1
400033fc:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003400:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003404:	e15c0002 	cmp	ip, r2
40003408:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000340c:	e5944014 	ldr	r4, [r4, #20]
40003410:	e0200594 	mla	r0, r4, r5, r0
40003414:	e5934000 	ldr	r4, [r3]
40003418:	e1a00080 	lsl	r0, r0, #1
4000341c:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003420:	cafffff2 	bgt	400033f0 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003424:	e28aa001 	add	sl, sl, #1
40003428:	e6efa07a 	uxtb	sl, sl
4000342c:	e156000a 	cmp	r6, sl
40003430:	e1a0500a 	mov	r5, sl
40003434:	caffffe8 	bgt	400033dc <Lcd_Han_Putch+0x254>
40003438:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000343c:	e59d100c 	ldr	r1, [sp, #12]
40003440:	e085500c 	add	r5, r5, ip
40003444:	e59d2000 	ldr	r2, [sp]
40003448:	e1510002 	cmp	r1, r2
4000344c:	1affffad 	bne	40003308 <Lcd_Han_Putch+0x180>
40003450:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40003454:	e59d2004 	ldr	r2, [sp, #4]
40003458:	e59d1010 	ldr	r1, [sp, #16]
4000345c:	e2844002 	add	r4, r4, #2
40003460:	e1540002 	cmp	r4, r2
40003464:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003468:	e0811006 	add	r1, r1, r6
4000346c:	e58d1010 	str	r1, [sp, #16]
40003470:	1affff9c 	bne	400032e8 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003474:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003478:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
4000347c:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003480:	e30605a0 	movw	r0, #26016	; 0x65a0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003484:	e3530001 	cmp	r3, #1
40003488:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
4000348c:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003490:	13a04d71 	movne	r4, #7232	; 0x1c40
40003494:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003498:	e0800001 	add	r0, r0, r1
4000349c:	e1a08288 	lsl	r8, r8, #5
400034a0:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
400034a4:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400034a8:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
400034ac:	e0841281 	add	r1, r4, r1, lsl #5
400034b0:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400034b4:	e0821001 	add	r1, r2, r1
400034b8:	e28da038 	add	sl, sp, #56	; 0x38
400034bc:	e0855105 	add	r5, r5, r5, lsl #2
400034c0:	e1a0400a 	mov	r4, sl
400034c4:	e0600180 	rsb	r0, r0, r0, lsl #3
400034c8:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
400034cc:	e0875385 	add	r5, r7, r5, lsl #7
400034d0:	e0880380 	add	r0, r8, r0, lsl #7
400034d4:	f4618a0f 	vld1.8	{d24-d25}, [r1]
400034d8:	e0855283 	add	r5, r5, r3, lsl #5
400034dc:	e0822000 	add	r2, r2, r0
400034e0:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400034e4:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
400034e8:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
400034ec:	e2877010 	add	r7, r7, #16
400034f0:	e5951004 	ldr	r1, [r5, #4]
400034f4:	e5952008 	ldr	r2, [r5, #8]
400034f8:	e595300c 	ldr	r3, [r5, #12]
400034fc:	f4674a0f 	vld1.8	{d20-d21}, [r7]
40003500:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003504:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003508:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
4000350c:	e5950010 	ldr	r0, [r5, #16]
40003510:	e5951014 	ldr	r1, [r5, #20]
40003514:	e5952018 	ldr	r2, [r5, #24]
40003518:	e595301c 	ldr	r3, [r5, #28]
4000351c:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003520:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40003524:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003528:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
4000352c:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003530:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003534:	f26221f6 	vorr	q9, q9, q11
40003538:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
4000353c:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003540:	f26001f4 	vorr	q8, q8, q10
40003544:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003548:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
4000354c:	eaffff5a 	b	400032bc <Lcd_Han_Putch+0x134>

40003550 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003550:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003554:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003558:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000355c:	e30e45c0 	movw	r4, #58816	; 0xe5c0
40003560:	e3444000 	movt	r4, #16384	; 0x4000
40003564:	e30655a0 	movw	r5, #26016	; 0x65a0
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003568:	e1a0c001 	mov	ip, r1
4000356c:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003570:	e5941004 	ldr	r1, [r4, #4]
40003574:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003578:	e58d001c 	str	r0, [sp, #28]
4000357c:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003580:	e5940000 	ldr	r0, [r4]
40003584:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003588:	e58d2010 	str	r2, [sp, #16]
4000358c:	e1a0900c 	mov	r9, ip
40003590:	e58d3014 	str	r3, [sp, #20]
40003594:	e307c958 	movw	ip, #31064	; 0x7958
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003598:	e8a50003 	stmia	r5!, {r0, r1}
4000359c:	e28d5028 	add	r5, sp, #40	; 0x28
400035a0:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
400035a4:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400035a8:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
400035ac:	e59da070 	ldr	sl, [sp, #112]	; 0x70
400035b0:	e5961004 	ldr	r1, [r6, #4]
400035b4:	e5962008 	ldr	r2, [r6, #8]
400035b8:	e596300c 	ldr	r3, [r6, #12]
400035bc:	e58d7000 	str	r7, [sp]
400035c0:	e58d7018 	str	r7, [sp, #24]
400035c4:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400035c8:	e5960010 	ldr	r0, [r6, #16]
400035cc:	e5961014 	ldr	r1, [r6, #20]
400035d0:	e5962018 	ldr	r2, [r6, #24]
400035d4:	e596301c 	ldr	r3, [r6, #28]
400035d8:	e28d6037 	add	r6, sp, #55	; 0x37
400035dc:	e58d6004 	str	r6, [sp, #4]
400035e0:	e1a06007 	mov	r6, r7
400035e4:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400035e8:	e28d701f 	add	r7, sp, #31
400035ec:	e5f60001 	ldrb	r0, [r6, #1]!
400035f0:	e58d7008 	str	r7, [sp, #8]
400035f4:	e58d6018 	str	r6, [sp, #24]
400035f8:	e59d601c 	ldr	r6, [sp, #28]
400035fc:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003600:	e59d7008 	ldr	r7, [sp, #8]
40003604:	e59d000c 	ldr	r0, [sp, #12]
40003608:	e59d2010 	ldr	r2, [sp, #16]
4000360c:	e5f73001 	ldrb	r3, [r7, #1]!
40003610:	e58d7008 	str	r7, [sp, #8]
40003614:	e1100003 	tst	r0, r3
40003618:	e59d7014 	ldr	r7, [sp, #20]
4000361c:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40003620:	e35a0000 	cmp	sl, #0
40003624:	da000019 	ble	40003690 <Lcd_Eng_Putch+0x140>
40003628:	e3a05000 	mov	r5, #0
4000362c:	e6ff7077 	uxth	r7, r7
40003630:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40003634:	e3540000 	cmp	r4, #0
40003638:	da00000f 	ble	4000367c <Lcd_Eng_Putch+0x12c>
4000363c:	e3a02000 	mov	r2, #0
40003640:	e0855009 	add	r5, r5, r9
40003644:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003648:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
4000364c:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003650:	e2833001 	add	r3, r3, #1
40003654:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003658:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000365c:	e1530004 	cmp	r3, r4
40003660:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003664:	e5900014 	ldr	r0, [r0, #20]
40003668:	e0211590 	mla	r1, r0, r5, r1
4000366c:	e59c0000 	ldr	r0, [ip]
40003670:	e1a01081 	lsl	r1, r1, #1
40003674:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003678:	bafffff2 	blt	40003648 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
4000367c:	e2888001 	add	r8, r8, #1
40003680:	e6ef8078 	uxtb	r8, r8
40003684:	e158000a 	cmp	r8, sl
40003688:	e1a05008 	mov	r5, r8
4000368c:	baffffe8 	blt	40003634 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003690:	e59d2008 	ldr	r2, [sp, #8]
40003694:	e0866004 	add	r6, r6, r4
40003698:	e59d7000 	ldr	r7, [sp]
4000369c:	e1520007 	cmp	r2, r7
400036a0:	1affffd6 	bne	40003600 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400036a4:	e59d6018 	ldr	r6, [sp, #24]
400036a8:	e089900a 	add	r9, r9, sl
400036ac:	e59d7004 	ldr	r7, [sp, #4]
400036b0:	e1560007 	cmp	r6, r7
400036b4:	1affffcb 	bne	400035e8 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400036b8:	e28dd04c 	add	sp, sp, #76	; 0x4c
400036bc:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400036c0:	e12fff1e 	bx	lr

400036c4 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400036c4:	e1a0c00d 	mov	ip, sp
400036c8:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400036cc:	e24cb004 	sub	fp, ip, #4
400036d0:	e24dd074 	sub	sp, sp, #116	; 0x74
400036d4:	e3074958 	movw	r4, #31064	; 0x7958
400036d8:	e3444001 	movt	r4, #16385	; 0x4001
400036dc:	e59ba008 	ldr	sl, [fp, #8]
400036e0:	e59b600c 	ldr	r6, [fp, #12]
400036e4:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
400036e8:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400036ec:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400036f0:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400036f4:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400036f8:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
400036fc:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003700:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003704:	e30ec5c0 	movw	ip, #58816	; 0xe5c0
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003708:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000370c:	e344c000 	movt	ip, #16384	; 0x4000
40003710:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40003714:	e306c5a0 	movw	ip, #26016	; 0x65a0
40003718:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
4000371c:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40003720:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40003724:	e5d53000 	ldrb	r3, [r5]
40003728:	e3530000 	cmp	r3, #0
4000372c:	0a000015 	beq	40003788 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
40003730:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003734:	e285c001 	add	ip, r5, #1
40003738:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
4000373c:	9a000013 	bls	40003790 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
40003740:	e5d5c001 	ldrb	ip, [r5, #1]
40003744:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003748:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
4000374c:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003750:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003754:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003758:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
4000375c:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003760:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
40003764:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003768:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000376c:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40003770:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
40003774:	e58dc000 	str	ip, [sp]
40003778:	ebfffe82 	bl	40003188 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
4000377c:	e5d53000 	ldrb	r3, [r5]
40003780:	e3530000 	cmp	r3, #0
40003784:	1affffe9 	bne	40003730 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
40003788:	e24bd028 	sub	sp, fp, #40	; 0x28
4000378c:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40003790:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
40003794:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003798:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
4000379c:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
400037a0:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
400037a4:	e5950000 	ldr	r0, [r5]
400037a8:	e08c5203 	add	r5, ip, r3, lsl #4
400037ac:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
400037b0:	e24b3054 	sub	r3, fp, #84	; 0x54
400037b4:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
400037b8:	e59c1004 	ldr	r1, [ip, #4]
400037bc:	e24bc04c 	sub	ip, fp, #76	; 0x4c
400037c0:	e8a30003 	stmia	r3!, {r0, r1}
400037c4:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400037c8:	e5951004 	ldr	r1, [r5, #4]
400037cc:	e5952008 	ldr	r2, [r5, #8]
400037d0:	e595300c 	ldr	r3, [r5, #12]
400037d4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400037d8:	e5950010 	ldr	r0, [r5, #16]
400037dc:	e5951014 	ldr	r1, [r5, #20]
400037e0:	e5952018 	ldr	r2, [r5, #24]
400037e4:	e595301c 	ldr	r3, [r5, #28]
400037e8:	e24b503d 	sub	r5, fp, #61	; 0x3d
400037ec:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
400037f0:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400037f4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400037f8:	e24bc055 	sub	ip, fp, #85	; 0x55
400037fc:	e5f50001 	ldrb	r0, [r5, #1]!
40003800:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003804:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
40003808:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
4000380c:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003810:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40003814:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
40003818:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
4000381c:	e5fc3001 	ldrb	r3, [ip, #1]!
40003820:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003824:	e1100003 	tst	r0, r3
40003828:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
4000382c:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003830:	e3590000 	cmp	r9, #0
40003834:	da000019 	ble	400038a0 <Lcd_Puts+0x1dc>
40003838:	e3a07000 	mov	r7, #0
4000383c:	e6ff6076 	uxth	r6, r6
40003840:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003844:	e35a0000 	cmp	sl, #0
40003848:	da00000f 	ble	4000388c <Lcd_Puts+0x1c8>
4000384c:	e3a03000 	mov	r3, #0
40003850:	e08cc008 	add	ip, ip, r8
40003854:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003858:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
4000385c:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003860:	e2833001 	add	r3, r3, #1
40003864:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003868:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000386c:	e15a0003 	cmp	sl, r3
40003870:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003874:	e5900014 	ldr	r0, [r0, #20]
40003878:	e0211c90 	mla	r1, r0, ip, r1
4000387c:	e5940000 	ldr	r0, [r4]
40003880:	e1a01081 	lsl	r1, r1, #1
40003884:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003888:	cafffff2 	bgt	40003858 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
4000388c:	e2877001 	add	r7, r7, #1
40003890:	e6ef7077 	uxtb	r7, r7
40003894:	e1590007 	cmp	r9, r7
40003898:	e1a0c007 	mov	ip, r7
4000389c:	caffffe8 	bgt	40003844 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400038a0:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
400038a4:	e085500a 	add	r5, r5, sl
400038a8:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
400038ac:	e152000c 	cmp	r2, ip
400038b0:	1affffd6 	bne	40003810 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400038b4:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400038b8:	e0888009 	add	r8, r8, r9
400038bc:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
400038c0:	e155000c 	cmp	r5, ip
400038c4:	1affffcb 	bne	400037f8 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400038c8:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400038cc:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
400038d0:	e085500c 	add	r5, r5, ip
400038d4:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400038d8:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
400038dc:	eaffff90 	b	40003724 <Lcd_Puts+0x60>

400038e0 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
400038e0:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400038e4:	e92d01f0 	push	{r4, r5, r6, r7, r8}
400038e8:	a1a0c000 	movge	ip, r0
400038ec:	a1a00002 	movge	r0, r2
400038f0:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400038f4:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400038f8:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400038fc:	a1a0c001 	movge	ip, r1
40003900:	a1a01003 	movge	r1, r3
40003904:	a1a0300c 	movge	r3, ip
40003908:	e3074958 	movw	r4, #31064	; 0x7958
4000390c:	e6ff8078 	uxth	r8, r8
40003910:	e3444001 	movt	r4, #16385	; 0x4001
40003914:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003918:	e1500002 	cmp	r0, r2
4000391c:	ca00000a 	bgt	4000394c <Lcd_Draw_Bar+0x6c>
40003920:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003924:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003928:	e5946000 	ldr	r6, [r4]
4000392c:	e0845285 	add	r5, r4, r5, lsl #5
40003930:	e5955014 	ldr	r5, [r5, #20]
40003934:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003938:	e28cc001 	add	ip, ip, #1
4000393c:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003940:	e1a05085 	lsl	r5, r5, #1
40003944:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003948:	1afffff5 	bne	40003924 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
4000394c:	e2811001 	add	r1, r1, #1
40003950:	e1510003 	cmp	r1, r3
40003954:	daffffef 	ble	40003918 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
40003958:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
4000395c:	e12fff1e 	bx	lr

40003960 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003960:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
40003964:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003968:	ee07ca90 	vmov	s15, ip
4000396c:	e060c002 	rsb	ip, r0, r2
40003970:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40003974:	ee071a90 	vmov	s15, r1
40003978:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
4000397c:	ee07ca90 	vmov	s15, ip
40003980:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003984:	eef54bc0 	vcmpe.f64	d20, #0.0
40003988:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000398c:	bef12b64 	vneglt.f64	d18, d20
40003990:	eef55bc0 	vcmpe.f64	d21, #0.0
40003994:	aef02b64 	vmovge.f64	d18, d20
40003998:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
4000399c:	ee070a90 	vmov	s15, r0
400039a0:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400039a4:	ba000004 	blt	400039bc <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400039a8:	eef45be2 	vcmpe.f64	d21, d18
400039ac:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039b0:	da000005 	ble	400039cc <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400039b4:	eef06b65 	vmov.f64	d22, d21
400039b8:	ea000032 	b	40003a88 <Lcd_Draw_Line+0x128>
400039bc:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400039c0:	eef42be3 	vcmpe.f64	d18, d19
400039c4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039c8:	4a00002a 	bmi	40003a78 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
400039cc:	eef54bc0 	vcmpe.f64	d20, #0.0
400039d0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039d4:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
400039d8:	da00004a 	ble	40003b08 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
400039dc:	ee073a90 	vmov	s15, r3
400039e0:	e3073958 	movw	r3, #31064	; 0x7958
400039e4:	eef82be7 	vcvt.f64.s32	d18, s15
400039e8:	e3443001 	movt	r3, #16385	; 0x4001
400039ec:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
400039f0:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
400039f4:	eef40b62 	vcmp.f64	d16, d18
400039f8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039fc:	e6ff4072 	uxth	r4, r2
40003a00:	0a00000f 	beq	40003a44 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a04:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a08:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003a0c:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a10:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a14:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a18:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a1c:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a20:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a24:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a28:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a2c:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40003a30:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a34:	e0222c90 	mla	r2, r0, ip, r2
40003a38:	e1a02082 	lsl	r2, r2, #1
40003a3c:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a40:	1affffef 	bne	40003a04 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a44:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a48:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a4c:	e5932000 	ldr	r2, [r3]
40003a50:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a54:	ee17ca90 	vmov	ip, s15
40003a58:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a5c:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a60:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a64:	e0230c91 	mla	r3, r1, ip, r0
40003a68:	e1a03083 	lsl	r3, r3, #1
40003a6c:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40003a70:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003a74:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003a78:	eef55bc0 	vcmpe.f64	d21, #0.0
40003a7c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a80:	bef06b63 	vmovlt.f64	d22, d19
40003a84:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003a88:	ee072a90 	vmov	s15, r2
40003a8c:	e3073958 	movw	r3, #31064	; 0x7958
40003a90:	eef82be7 	vcvt.f64.s32	d18, s15
40003a94:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003a98:	eef55bc0 	vcmpe.f64	d21, #0.0
40003a9c:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003aa0:	e59d2004 	ldr	r2, [sp, #4]
40003aa4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003aa8:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40003aac:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003ab0:	cef03b65 	vmovgt.f64	d19, d21
40003ab4:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
40003ab8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40003abc:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003ac0:	0affffdf 	beq	40003a44 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003ac4:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ac8:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40003acc:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003ad0:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003ad4:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ad8:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003adc:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40003ae0:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ae4:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003ae8:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003aec:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003af0:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003af4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003af8:	e1a02082 	lsl	r2, r2, #1
40003afc:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003b00:	1affffef 	bne	40003ac4 <Lcd_Draw_Line+0x164>
40003b04:	eaffffce 	b	40003a44 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003b08:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003b0c:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003b10:	eaffffb1 	b	400039dc <Lcd_Draw_Line+0x7c>

40003b14 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b14:	e1a0c00d 	mov	ip, sp
40003b18:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003b1c:	e24cb004 	sub	fp, ip, #4
40003b20:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003b24:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b28:	e30665a0 	movw	r6, #26016	; 0x65a0
40003b2c:	e59ba004 	ldr	sl, [fp, #4]
40003b30:	e3074958 	movw	r4, #31064	; 0x7958
40003b34:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b38:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003b3c:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003b40:	e30ec5c0 	movw	ip, #58816	; 0xe5c0
40003b44:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b48:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003b4c:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b50:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40003b54:	e59b100c 	ldr	r1, [fp, #12]
40003b58:	e3444001 	movt	r4, #16385	; 0x4001
40003b5c:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003b60:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003b64:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b68:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40003b6c:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b70:	eb0008c4 	bl	40005e88 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003b74:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003b78:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003b7c:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40003b80:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40003b84:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003b88:	e344c001 	movt	ip, #16385	; 0x4001
40003b8c:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003b90:	e5d65000 	ldrb	r5, [r6]
40003b94:	e3550000 	cmp	r5, #0
40003b98:	0a000014 	beq	40003bf0 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40003b9c:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003ba0:	e286c001 	add	ip, r6, #1
40003ba4:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40003ba8:	9a000012 	bls	40003bf8 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40003bac:	e5d63001 	ldrb	r3, [r6, #1]
40003bb0:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003bb4:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40003bb8:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003bbc:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003bc0:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003bc4:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003bc8:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003bcc:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40003bd0:	e58d5000 	str	r5, [sp]
40003bd4:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40003bd8:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40003bdc:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003be0:	ebfffd68 	bl	40003188 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003be4:	e5d65000 	ldrb	r5, [r6]
40003be8:	e3550000 	cmp	r5, #0
40003bec:	1affffea 	bne	40003b9c <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40003bf0:	e24bd028 	sub	sp, fp, #40	; 0x28
40003bf4:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003bf8:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40003bfc:	e24b3f55 	sub	r3, fp, #340	; 0x154
40003c00:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003c04:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40003c08:	e5960000 	ldr	r0, [r6]
40003c0c:	e5961004 	ldr	r1, [r6, #4]
40003c10:	e24b6f55 	sub	r6, fp, #340	; 0x154
40003c14:	e08c5205 	add	r5, ip, r5, lsl #4
40003c18:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40003c1c:	e2866007 	add	r6, r6, #7
40003c20:	e8a30003 	stmia	r3!, {r0, r1}
40003c24:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003c28:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40003c2c:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003c30:	e2866010 	add	r6, r6, #16
40003c34:	e5951004 	ldr	r1, [r5, #4]
40003c38:	e5952008 	ldr	r2, [r5, #8]
40003c3c:	e595300c 	ldr	r3, [r5, #12]
40003c40:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40003c44:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003c48:	e5950010 	ldr	r0, [r5, #16]
40003c4c:	e5951014 	ldr	r1, [r5, #20]
40003c50:	e5952018 	ldr	r2, [r5, #24]
40003c54:	e595301c 	ldr	r3, [r5, #28]
40003c58:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003c5c:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40003c60:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40003c64:	e5f6c001 	ldrb	ip, [r6, #1]!
40003c68:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40003c6c:	e24bcf55 	sub	ip, fp, #340	; 0x154
40003c70:	e24cc001 	sub	ip, ip, #1
40003c74:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003c78:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003c7c:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003c80:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40003c84:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40003c88:	e5fc3001 	ldrb	r3, [ip, #1]!
40003c8c:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40003c90:	e1100003 	tst	r0, r3
40003c94:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40003c98:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003c9c:	e3590000 	cmp	r9, #0
40003ca0:	da000019 	ble	40003d0c <Lcd_Printf+0x1f8>
40003ca4:	e3a07000 	mov	r7, #0
40003ca8:	e6ff6076 	uxth	r6, r6
40003cac:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003cb0:	e35a0000 	cmp	sl, #0
40003cb4:	da00000f 	ble	40003cf8 <Lcd_Printf+0x1e4>
40003cb8:	e3a03000 	mov	r3, #0
40003cbc:	e08cc008 	add	ip, ip, r8
40003cc0:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cc4:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003cc8:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ccc:	e2833001 	add	r3, r3, #1
40003cd0:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cd4:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003cd8:	e15a0003 	cmp	sl, r3
40003cdc:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ce0:	e5900014 	ldr	r0, [r0, #20]
40003ce4:	e0211c90 	mla	r1, r0, ip, r1
40003ce8:	e5940000 	ldr	r0, [r4]
40003cec:	e1a01081 	lsl	r1, r1, #1
40003cf0:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003cf4:	cafffff2 	bgt	40003cc4 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003cf8:	e2877001 	add	r7, r7, #1
40003cfc:	e6ef7077 	uxtb	r7, r7
40003d00:	e1590007 	cmp	r9, r7
40003d04:	e1a0c007 	mov	ip, r7
40003d08:	caffffe8 	bgt	40003cb0 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003d0c:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40003d10:	e085500a 	add	r5, r5, sl
40003d14:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40003d18:	e1520006 	cmp	r2, r6
40003d1c:	1affffd6 	bne	40003c7c <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003d20:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40003d24:	e0888009 	add	r8, r8, r9
40003d28:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40003d2c:	e15c0006 	cmp	ip, r6
40003d30:	1affffc9 	bne	40003c5c <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003d34:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40003d38:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40003d3c:	e086600c 	add	r6, r6, ip
40003d40:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003d44:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40003d48:	eaffff90 	b	40003b90 <Lcd_Printf+0x7c>

40003d4c <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d4c:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d50:	e3063cec 	movw	r3, #27884	; 0x6cec
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d54:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d58:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d5c:	e24dd010 	sub	sp, sp, #16
40003d60:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d64:	e3a02003 	mov	r2, #3
40003d68:	e3a0c001 	mov	ip, #1
40003d6c:	e3443001 	movt	r3, #16385	; 0x4001
40003d70:	e1a01000 	mov	r1, r0
40003d74:	e58d3008 	str	r3, [sp, #8]
40003d78:	e58d2000 	str	r2, [sp]
40003d7c:	e1a03000 	mov	r3, r0
40003d80:	e58d2004 	str	r2, [sp, #4]
40003d84:	e30f2fff 	movw	r2, #65535	; 0xffff
40003d88:	e58dc00c 	str	ip, [sp, #12]
40003d8c:	ebfff8f4 	bl	40002164 <Lcd_Printf.constprop.0>
}
40003d90:	e24bd00c 	sub	sp, fp, #12
40003d94:	e89da800 	ldm	sp, {fp, sp, pc}

40003d98 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40003d98:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003d9c:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003da0:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003da4:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40003da8:	e12fff1e 	bx	lr

40003dac <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40003dac:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003db0:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003db4:	e1e00000 	mvn	r0, r0
}
40003db8:	e7e101d0 	ubfx	r0, r0, #3, #2
40003dbc:	e12fff1e 	bx	lr

40003dc0 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40003dc0:	e3a02411 	mov	r2, #285212672	; 0x11000000
40003dc4:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40003dc8:	e1e03003 	mvn	r3, r3
40003dcc:	e3130018 	tst	r3, #24
40003dd0:	1afffffb 	bne	40003dc4 <Key_Wait_Key_Released+0x4>
}
40003dd4:	e12fff1e 	bx	lr

40003dd8 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40003dd8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003ddc:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003de0:	e1e00000 	mvn	r0, r0
40003de4:	e7e101d0 	ubfx	r0, r0, #3, #2
40003de8:	e3500000 	cmp	r0, #0
40003dec:	0afffffa 	beq	40003ddc <Key_Wait_Key_Pressed+0x4>
	return x;
}
40003df0:	e12fff1e 	bx	lr

40003df4 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40003df4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003df8:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003dfc:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40003e00:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40003e04:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40003e08:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40003e0c:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40003e10:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40003e14:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003e18:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40003e1c:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40003e20:	e12fff1e 	bx	lr

40003e24 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40003e24:	e1a0c00d 	mov	ip, sp
40003e28:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40003e2c:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40003e30:	e24cb004 	sub	fp, ip, #4
	if(en)
40003e34:	1a000006 	bne	40003e54 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40003e38:	e3a01033 	mov	r1, #51	; 0x33
40003e3c:	ebfff84c 	bl	40001f74 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40003e40:	e1a00004 	mov	r0, r4
40003e44:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40003e48:	e24bd014 	sub	sp, fp, #20
40003e4c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40003e50:	eafff847 	b	40001f74 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40003e54:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003e58:	e3a02018 	mov	r2, #24
40003e5c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40003e60:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003e64:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003e68:	e1a02000 	mov	r2, r0
40003e6c:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003e70:	e3ccc018 	bic	ip, ip, #24
40003e74:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003e78:	ebfff850 	bl	40001fc0 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40003e7c:	e3a00000 	mov	r0, #0
40003e80:	e3a01033 	mov	r1, #51	; 0x33
40003e84:	ebfff827 	bl	40001f28 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40003e88:	e3a00000 	mov	r0, #0
40003e8c:	e3a01033 	mov	r1, #51	; 0x33
40003e90:	e3a02001 	mov	r2, #1
40003e94:	ebfff86a 	bl	40002044 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40003e98:	e3a00000 	mov	r0, #0
40003e9c:	e3a01034 	mov	r1, #52	; 0x34
40003ea0:	e1a02000 	mov	r2, r0
40003ea4:	ebfff845 	bl	40001fc0 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40003ea8:	e3a00000 	mov	r0, #0
40003eac:	e3a01034 	mov	r1, #52	; 0x34
40003eb0:	ebfff81c 	bl	40001f28 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40003eb4:	e3a00000 	mov	r0, #0
40003eb8:	e3a01034 	mov	r1, #52	; 0x34
40003ebc:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40003ec0:	e24bd014 	sub	sp, fp, #20
40003ec4:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40003ec8:	eafff85d 	b	40002044 <GIC_Set_Processor_Target>

40003ecc <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40003ecc:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003ed0:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40003ed4:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40003ed8:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40003edc:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40003ee0:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003ee4:	e3c22030 	bic	r2, r2, #48	; 0x30
40003ee8:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40003eec:	e12fff1e 	bx	lr

40003ef0 <LED_Display>:
40003ef0:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003ef4:	e2000003 	and	r0, r0, #3
40003ef8:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003efc:	e3c22030 	bic	r2, r2, #48	; 0x30
40003f00:	e1820200 	orr	r0, r2, r0, lsl #4
40003f04:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40003f08:	e12fff1e 	bx	lr

40003f0c <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f0c:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003f10:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f14:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003f18:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f1c:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003f20:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f24:	e1a04000 	mov	r4, r0
40003f28:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003f2c:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f30:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003f34:	e3a01001 	mov	r1, #1
40003f38:	e1a00004 	mov	r0, r4
40003f3c:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f40:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003f44:	eb000310 	bl	40004b8c <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f48:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40003f4c:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f50:	8afffff7 	bhi	40003f34 <App_Read+0x28>
40003f54:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40003f58 <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40003f58:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003f5c:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40003f60:	e92dd800 	push	{fp, ip, lr, pc}
40003f64:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40003f68:	ebfff767 	bl	40001d0c <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40003f6c:	e3a00cc2 	mov	r0, #49664	; 0xc200
40003f70:	e3400001 	movt	r0, #1
40003f74:	eb0003e1 	bl	40004f00 <Uart1_Init>
	LED_Init();
40003f78:	ebffffd3 	bl	40003ecc <LED_Init>
	Key_ISR_Init();
40003f7c:	ebffff9c 	bl	40003df4 <Key_ISR_Init>
	Key_Poll_Init();
40003f80:	ebffff84 	bl	40003d98 <Key_Poll_Init>

	Uart_Printf("\nOS Template\n");
40003f84:	e3060d1c 	movw	r0, #27932	; 0x6d1c
40003f88:	e3440001 	movt	r0, #16385	; 0x4001
40003f8c:	eb00043f 	bl	40005090 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003f90:	e307395c 	movw	r3, #31068	; 0x795c
40003f94:	e3a0c005 	mov	ip, #5
40003f98:	e3443001 	movt	r3, #16385	; 0x4001
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003f9c:	e3a02f96 	mov	r2, #600	; 0x258

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40003fa0:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40003fa4:	e3a00002 	mov	r0, #2
40003fa8:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40003fac:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40003fb0:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003fb4:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40003fb8:	e5832014 	str	r2, [r3, #20]
	Key_ISR_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003fbc:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003fc0:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40003fc4:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
40003fc8:	ebfffa71 	bl	40002994 <Lcd_Init>
	Lcd_Win_Init(0, 1);
40003fcc:	e3a01001 	mov	r1, #1
40003fd0:	e1a00004 	mov	r0, r4
40003fd4:	ebfffae0 	bl	40002b5c <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
40003fd8:	e3a00008 	mov	r0, #8
40003fdc:	ebfffc0f 	bl	40003020 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40003fe0:	e1a00004 	mov	r0, r4
40003fe4:	e1a01004 	mov	r1, r4
40003fe8:	ebfffbf8 	bl	40002fd0 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40003fec:	e1a01004 	mov	r1, r4
40003ff0:	e1a00004 	mov	r0, r4
40003ff4:	ebfffbeb 	bl	40002fa8 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
40003ff8:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40003ffc:	ebfffb76 	bl	40002ddc <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004000:	e1a00004 	mov	r0, r4
40004004:	e3a01001 	mov	r1, #1
40004008:	ebfff7bb 	bl	40001efc <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
4000400c:	e3a010ff 	mov	r1, #255	; 0xff
40004010:	e1a00004 	mov	r0, r4
40004014:	ebfff7bd 	bl	40001f10 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004018:	e3a00001 	mov	r0, #1
4000401c:	ebfff7b0 	bl	40001ee4 <GIC_Distributor_Enable>

	Key_ISR_Enable(1);
40004020:	e3a00001 	mov	r0, #1
40004024:	ebffff7e 	bl	40003e24 <Key_ISR_Enable>

#if 1

	Uart1_ISR_Enable(1,0,0);
40004028:	e1a01004 	mov	r1, r4
4000402c:	e3a00001 	mov	r0, #1
40004030:	e1a02004 	mov	r2, r4
40004034:	eb00044c 	bl	4000516c <Uart1_ISR_Enable>
	Timer0_Int_Delay(1,2000);
40004038:	e3a00001 	mov	r0, #1
4000403c:	e3a01e7d 	mov	r1, #2000	; 0x7d0
40004040:	eb00037f 	bl	40004e44 <Timer0_Int_Delay>
	InitApp();
40004044:	ebfff141 	bl	40000550 <InitApp>
40004048:	eafffffe 	b	40004048 <Main+0xf0>

4000404c <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000404c:	e3073a10 	movw	r3, #31248	; 0x7a10

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40004050:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004054:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004058:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000405c:	e5932000 	ldr	r2, [r3]
40004060:	e3520000 	cmp	r2, #0
40004064:	059f0028 	ldreq	r0, [pc, #40]	; 40004094 <_sbrk+0x48>
40004068:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000406c:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40004070:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004074:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004078:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000407c:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004080:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004084:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40004088:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000408c:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40004090:	e12fff1e 	bx	lr
40004094:	40017a5f 	andmi	r7, r1, pc, asr sl

40004098 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40004098:	e3a00311 	mov	r0, #1140850688	; 0x44000000
4000409c:	e12fff1e 	bx	lr

400040a0 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
400040a0:	e3a00000 	mov	r0, #0
400040a4:	e3440380 	movt	r0, #17280	; 0x4380
400040a8:	e12fff1e 	bx	lr

400040ac <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
400040ac:	e59f0004 	ldr	r0, [pc, #4]	; 400040b8 <Get_Heap_Base+0xc>
}
400040b0:	e3c00007 	bic	r0, r0, #7
400040b4:	e12fff1e 	bx	lr
400040b8:	40017a5f 	andmi	r7, r1, pc, asr sl

400040bc <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
400040bc:	e30f0ff8 	movw	r0, #65528	; 0xfff8
400040c0:	e344037f 	movt	r0, #17279	; 0x437f
400040c4:	e12fff1e 	bx	lr

400040c8 <Delay>:

void Delay(unsigned int v)
{
400040c8:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
400040cc:	e3a03000 	mov	r3, #0
400040d0:	e58d3004 	str	r3, [sp, #4]
400040d4:	e59d3004 	ldr	r3, [sp, #4]
400040d8:	e1500003 	cmp	r0, r3
400040dc:	9a000005 	bls	400040f8 <Delay+0x30>
400040e0:	e59d3004 	ldr	r3, [sp, #4]
400040e4:	e2833001 	add	r3, r3, #1
400040e8:	e58d3004 	str	r3, [sp, #4]
400040ec:	e59d3004 	ldr	r3, [sp, #4]
400040f0:	e1530000 	cmp	r3, r0
400040f4:	3afffff9 	bcc	400040e0 <Delay+0x18>
}
400040f8:	e28dd008 	add	sp, sp, #8
400040fc:	e12fff1e 	bx	lr

40004100 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004100:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
40004104:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004108:	e5924080 	ldr	r4, [r2, #128]	; 0x80
4000410c:	e3020222 	movw	r0, #8738	; 0x2222
40004110:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004114:	e3a03903 	mov	r3, #49152	; 0xc000
40004118:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000411c:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004120:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004124:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004128:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000412c:	e307c940 	movw	ip, #31040	; 0x7940
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004130:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004134:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004138:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
4000413c:	e1e00720 	mvn	r0, r0, lsr #14
40004140:	e1e00700 	mvn	r0, r0, lsl #14
40004144:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004148:	e5920088 	ldr	r0, [r2, #136]	; 0x88
4000414c:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004150:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40004154:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004158:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
4000415c:	e3c2200f 	bic	r2, r2, #15
40004160:	e3822007 	orr	r2, r2, #7
40004164:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40004168:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
4000416c:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004170:	e3822c01 	orr	r2, r2, #256	; 0x100
40004174:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40004178:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
4000417c:	e3822080 	orr	r2, r2, #128	; 0x80
40004180:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004184:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40004188:	e1e03523 	mvn	r3, r3, lsr #10
4000418c:	e1e03503 	mvn	r3, r3, lsl #10
40004190:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004194:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
40004198:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000419c:	e7e03853 	ubfx	r3, r3, #16, #1
400041a0:	e58c3000 	str	r3, [ip]
}
400041a4:	e12fff1e 	bx	lr

400041a8 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400041a8:	e3a03000 	mov	r3, #0
400041ac:	e3a0200e 	mov	r2, #14
400041b0:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
400041b4:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400041b8:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400041bc:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400041c0:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400041c4:	e3822001 	orr	r2, r2, #1
400041c8:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400041cc:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400041d0:	e3a03000 	mov	r3, #0
400041d4:	e3413253 	movt	r3, #4691	; 0x1253
400041d8:	e3120002 	tst	r2, #2
400041dc:	0afffffa 	beq	400041cc <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400041e0:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400041e4:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400041e8:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400041ec:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400041f0:	e38cc004 	orr	ip, ip, #4
400041f4:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
400041f8:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
400041fc:	e38cc001 	orr	ip, ip, #1
40004200:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
40004204:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40004208:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000420c:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004210:	e3a02000 	mov	r2, #0
40004214:	e3412253 	movt	r2, #4691	; 0x1253
40004218:	e2131001 	ands	r1, r3, #1
4000421c:	1afffffa 	bne	4000420c <SDHC_Card_Init+0x64>
40004220:	e3073950 	movw	r3, #31056	; 0x7950
	rARGUMENT2 = 0x0;
40004224:	e5821008 	str	r1, [r2, #8]
40004228:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
4000422c:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004230:	e5932000 	ldr	r2, [r3]
40004234:	e307c950 	movw	ip, #31056	; 0x7950
40004238:	e344c001 	movt	ip, #16385	; 0x4001
4000423c:	e3520000 	cmp	r2, #0
40004240:	0afffffa 	beq	40004230 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004244:	e3a01000 	mov	r1, #0
40004248:	e3075a14 	movw	r5, #31252	; 0x7a14

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000424c:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004250:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004254:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004258:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000425c:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004260:	e1a02001 	mov	r2, r1
40004264:	e1a00001 	mov	r0, r1
40004268:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
4000426c:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004270:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004274:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004278:	e6ff9079 	uxth	r9, r9
4000427c:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004280:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004284:	e3110001 	tst	r1, #1
40004288:	1afffffc 	bne	40004280 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
4000428c:	e1d510b0 	ldrh	r1, [r5]
40004290:	e1a01801 	lsl	r1, r1, #16
40004294:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004298:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
4000429c:	e5931000 	ldr	r1, [r3]
400042a0:	e3510000 	cmp	r1, #0
400042a4:	0afffffc 	beq	4000429c <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
400042a8:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042ac:	e5921024 	ldr	r1, [r2, #36]	; 0x24
400042b0:	e3110001 	tst	r1, #1
400042b4:	1afffffc 	bne	400042ac <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
400042b8:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400042bc:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
400042c0:	e5931000 	ldr	r1, [r3]
400042c4:	e3510000 	cmp	r1, #0
400042c8:	0afffffc 	beq	400042c0 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
400042cc:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400042d0:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
400042d4:	e3510000 	cmp	r1, #0
400042d8:	aaffffe8 	bge	40004280 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042dc:	e3a00000 	mov	r0, #0
400042e0:	e3410253 	movt	r0, #4691	; 0x1253
400042e4:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400042e8:	e3a01000 	mov	r1, #0
400042ec:	e3411253 	movt	r1, #4691	; 0x1253
400042f0:	e2122001 	ands	r2, r2, #1
400042f4:	1afffffa 	bne	400042e4 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400042f8:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400042fc:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004300:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004304:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004308:	e5931000 	ldr	r1, [r3]
4000430c:	e3072950 	movw	r2, #31056	; 0x7950
40004310:	e3442001 	movt	r2, #16385	; 0x4001
40004314:	e3510000 	cmp	r1, #0
40004318:	0afffffa 	beq	40004308 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000431c:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004320:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004324:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004328:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000432c:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004330:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004334:	e6ff2072 	uxth	r2, r2
40004338:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000433c:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004340:	e3a01000 	mov	r1, #0
40004344:	e3411253 	movt	r1, #4691	; 0x1253
40004348:	e2122001 	ands	r2, r2, #1
4000434c:	1afffffa 	bne	4000433c <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004350:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004354:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004358:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000435c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004360:	e5931000 	ldr	r1, [r3]
40004364:	e3072950 	movw	r2, #31056	; 0x7950
40004368:	e3442001 	movt	r2, #16385	; 0x4001
4000436c:	e3510000 	cmp	r1, #0
40004370:	0afffffa 	beq	40004360 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004374:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004378:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000437c:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004380:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004384:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004388:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
4000438c:	e6ff2072 	uxth	r2, r2
40004390:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40004394:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
40004398:	e1a02822 	lsr	r2, r2, #16
4000439c:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400043a0:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400043a4:	e3a01000 	mov	r1, #0
400043a8:	e3411253 	movt	r1, #4691	; 0x1253
400043ac:	e2122003 	ands	r2, r2, #3
400043b0:	1afffffa 	bne	400043a0 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
400043b4:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400043b8:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400043bc:	e1d500b0 	ldrh	r0, [r5]
400043c0:	e1a00800 	lsl	r0, r0, #16
400043c4:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400043c8:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
400043cc:	e5931000 	ldr	r1, [r3]
400043d0:	e3072950 	movw	r2, #31056	; 0x7950
400043d4:	e3442001 	movt	r2, #16385	; 0x4001
400043d8:	e3510000 	cmp	r1, #0
400043dc:	0afffffa 	beq	400043cc <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400043e0:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400043e4:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400043e8:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400043ec:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043f0:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400043f4:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400043f8:	e6ff2072 	uxth	r2, r2
400043fc:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004400:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40004404:	e3a02000 	mov	r2, #0
40004408:	e3412253 	movt	r2, #4691	; 0x1253
4000440c:	e3110001 	tst	r1, #1
40004410:	1afffffa 	bne	40004400 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
40004414:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004418:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
4000441c:	e1a00800 	lsl	r0, r0, #16
40004420:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004424:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004428:	e5931000 	ldr	r1, [r3]
4000442c:	e3072950 	movw	r2, #31056	; 0x7950
40004430:	e3442001 	movt	r2, #16385	; 0x4001
40004434:	e3510000 	cmp	r1, #0
40004438:	0afffffa 	beq	40004428 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000443c:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004440:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004444:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004448:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000444c:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004450:	e3a01000 	mov	r1, #0
40004454:	e3411253 	movt	r1, #4691	; 0x1253
40004458:	e2122001 	ands	r2, r2, #1
4000445c:	1afffffa 	bne	4000444c <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004460:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004464:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004468:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
4000446c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004470:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004474:	e5931000 	ldr	r1, [r3]
40004478:	e3072950 	movw	r2, #31056	; 0x7950
4000447c:	e3442001 	movt	r2, #16385	; 0x4001
40004480:	e3510000 	cmp	r1, #0
40004484:	0afffffa 	beq	40004474 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004488:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000448c:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004490:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004494:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004498:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
4000449c:	e6ff2072 	uxth	r2, r2
400044a0:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
400044a4:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
400044a8:	e3822002 	orr	r2, r2, #2
400044ac:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
400044b0:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400044b4:	e12fff1e 	bx	lr

400044b8 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044b8:	e3a03411 	mov	r3, #285212672	; 0x11000000
400044bc:	e3022222 	movw	r2, #8738	; 0x2222
400044c0:	e5931080 	ldr	r1, [r3, #128]	; 0x80
400044c4:	e3402222 	movt	r2, #546	; 0x222
400044c8:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
400044cc:	e1812002 	orr	r2, r1, r2
400044d0:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400044d4:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
400044d8:	e1e02722 	mvn	r2, r2, lsr #14
400044dc:	e1e02702 	mvn	r2, r2, lsl #14
400044e0:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400044e4:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400044e8:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400044ec:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400044f0:	e5832088 	str	r2, [r3, #136]	; 0x88
400044f4:	e12fff1e 	bx	lr

400044f8 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400044f8:	e3a03000 	mov	r3, #0
400044fc:	e3a0200e 	mov	r2, #14
40004500:	e3413253 	movt	r3, #4691	; 0x1253
40004504:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004508:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
4000450c:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004510:	e3822001 	orr	r2, r2, #1
40004514:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004518:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
4000451c:	e3a03000 	mov	r3, #0
40004520:	e3413253 	movt	r3, #4691	; 0x1253
40004524:	e3120002 	tst	r2, #2
40004528:	0afffffa 	beq	40004518 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
4000452c:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004530:	e3822004 	orr	r2, r2, #4
40004534:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004538:	e12fff1e 	bx	lr

4000453c <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
4000453c:	e3a03000 	mov	r3, #0
40004540:	e3413253 	movt	r3, #4691	; 0x1253
40004544:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004548:	e3c22001 	bic	r2, r2, #1
4000454c:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004550:	e12fff1e 	bx	lr

40004554 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004554:	e3a01000 	mov	r1, #0
40004558:	e3411253 	movt	r1, #4691	; 0x1253
4000455c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004560:	e3a02000 	mov	r2, #0
40004564:	e3412253 	movt	r2, #4691	; 0x1253
40004568:	e2133001 	ands	r3, r3, #1
4000456c:	1afffffa 	bne	4000455c <SDHC_CMD0+0x8>
40004570:	e3071950 	movw	r1, #31056	; 0x7950
	rARGUMENT2 = 0x0;
40004574:	e5823008 	str	r3, [r2, #8]
40004578:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
4000457c:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004580:	e5912000 	ldr	r2, [r1]
40004584:	e3073950 	movw	r3, #31056	; 0x7950
40004588:	e3443001 	movt	r3, #16385	; 0x4001
4000458c:	e3520000 	cmp	r2, #0
40004590:	0afffffa 	beq	40004580 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004594:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004598:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000459c:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045a0:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400045a4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400045a8:	e6ff3073 	uxth	r3, r3
400045ac:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400045b0:	e12fff1e 	bx	lr

400045b4 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045b4:	e3a01000 	mov	r1, #0
400045b8:	e3411253 	movt	r1, #4691	; 0x1253
400045bc:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400045c0:	e3a02000 	mov	r2, #0
400045c4:	e3412253 	movt	r2, #4691	; 0x1253
400045c8:	e2133001 	ands	r3, r3, #1
400045cc:	1afffffa 	bne	400045bc <SDHC_CMD8+0x8>
400045d0:	e3071950 	movw	r1, #31056	; 0x7950

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400045d4:	e3a00b02 	mov	r0, #2048	; 0x800
400045d8:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400045dc:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400045e0:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400045e4:	e5912000 	ldr	r2, [r1]
400045e8:	e3073950 	movw	r3, #31056	; 0x7950
400045ec:	e3443001 	movt	r3, #16385	; 0x4001
400045f0:	e3520000 	cmp	r2, #0
400045f4:	0afffffa 	beq	400045e4 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045f8:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045fc:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004600:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004604:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004608:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000460c:	e6ff3073 	uxth	r3, r3
40004610:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004614:	e5920010 	ldr	r0, [r2, #16]
}
40004618:	e12fff1e 	bx	lr

4000461c <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000461c:	e3a01000 	mov	r1, #0
40004620:	e3411253 	movt	r1, #4691	; 0x1253
40004624:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004628:	e3a03000 	mov	r3, #0
4000462c:	e3413253 	movt	r3, #4691	; 0x1253
40004630:	e3120001 	tst	r2, #1
40004634:	1afffffa 	bne	40004624 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
40004638:	e3072a14 	movw	r2, #31252	; 0x7a14
4000463c:	e3071950 	movw	r1, #31056	; 0x7950
40004640:	e3442001 	movt	r2, #16385	; 0x4001
40004644:	e3441001 	movt	r1, #16385	; 0x4001
40004648:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000464c:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004650:	e1a00800 	lsl	r0, r0, #16
40004654:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004658:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
4000465c:	e5912000 	ldr	r2, [r1]
40004660:	e3073950 	movw	r3, #31056	; 0x7950
40004664:	e3443001 	movt	r3, #16385	; 0x4001
40004668:	e3520000 	cmp	r2, #0
4000466c:	0afffffa 	beq	4000465c <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004670:	e3a02000 	mov	r2, #0
40004674:	e5832000 	str	r2, [r3]
40004678:	e12fff1e 	bx	lr

4000467c <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000467c:	e3a01000 	mov	r1, #0
40004680:	e3411253 	movt	r1, #4691	; 0x1253
40004684:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004688:	e3a03000 	mov	r3, #0
4000468c:	e3413253 	movt	r3, #4691	; 0x1253
40004690:	e3120001 	tst	r2, #1
40004694:	1afffffa 	bne	40004684 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40004698:	e3071a14 	movw	r1, #31252	; 0x7a14
4000469c:	e3072950 	movw	r2, #31056	; 0x7950
400046a0:	e3441001 	movt	r1, #16385	; 0x4001
400046a4:	e3442001 	movt	r2, #16385	; 0x4001
400046a8:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400046ac:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400046b0:	e1a00800 	lsl	r0, r0, #16
400046b4:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400046b8:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400046bc:	e5921000 	ldr	r1, [r2]
400046c0:	e3073950 	movw	r3, #31056	; 0x7950
400046c4:	e3443001 	movt	r3, #16385	; 0x4001
400046c8:	e3510000 	cmp	r1, #0
400046cc:	0afffffa 	beq	400046bc <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046d0:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046d4:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046d8:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046dc:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046e0:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400046e4:	e3a03000 	mov	r3, #0
400046e8:	e3413253 	movt	r3, #4691	; 0x1253
400046ec:	e3110001 	tst	r1, #1
400046f0:	1afffffa 	bne	400046e0 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400046f4:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400046f8:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400046fc:	e34010ff 	movt	r1, #255	; 0xff
40004700:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004704:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40004708:	e5921000 	ldr	r1, [r2]
4000470c:	e3073950 	movw	r3, #31056	; 0x7950
40004710:	e3443001 	movt	r3, #16385	; 0x4001
40004714:	e3510000 	cmp	r1, #0
40004718:	0afffffa 	beq	40004708 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
4000471c:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004720:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004724:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004728:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
4000472c:	e5920010 	ldr	r0, [r2, #16]
}
40004730:	e1a00fa0 	lsr	r0, r0, #31
40004734:	e12fff1e 	bx	lr

40004738 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004738:	e3a01000 	mov	r1, #0
4000473c:	e3411253 	movt	r1, #4691	; 0x1253
40004740:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004744:	e3a02000 	mov	r2, #0
40004748:	e3412253 	movt	r2, #4691	; 0x1253
4000474c:	e2133001 	ands	r3, r3, #1
40004750:	1afffffa 	bne	40004740 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40004754:	e3071950 	movw	r1, #31056	; 0x7950
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004758:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
4000475c:	e3441001 	movt	r1, #16385	; 0x4001
40004760:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40004764:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004768:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
4000476c:	e5912000 	ldr	r2, [r1]
40004770:	e3073950 	movw	r3, #31056	; 0x7950
40004774:	e3443001 	movt	r3, #16385	; 0x4001
40004778:	e3520000 	cmp	r2, #0
4000477c:	0afffffa 	beq	4000476c <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004780:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004784:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004788:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000478c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004790:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004794:	e6ff3073 	uxth	r3, r3
40004798:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
4000479c:	e12fff1e 	bx	lr

400047a0 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047a0:	e3a01000 	mov	r1, #0
400047a4:	e3411253 	movt	r1, #4691	; 0x1253
400047a8:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400047ac:	e3a02000 	mov	r2, #0
400047b0:	e3412253 	movt	r2, #4691	; 0x1253
400047b4:	e2133001 	ands	r3, r3, #1
400047b8:	1afffffa 	bne	400047a8 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
400047bc:	e3071950 	movw	r1, #31056	; 0x7950
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400047c0:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400047c4:	e3441001 	movt	r1, #16385	; 0x4001
400047c8:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
400047cc:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400047d0:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400047d4:	e5912000 	ldr	r2, [r1]
400047d8:	e3073950 	movw	r3, #31056	; 0x7950
400047dc:	e3443001 	movt	r3, #16385	; 0x4001
400047e0:	e3520000 	cmp	r2, #0
400047e4:	0afffffa 	beq	400047d4 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047e8:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047ec:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047f0:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047f4:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047f8:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400047fc:	e6ff3073 	uxth	r3, r3
40004800:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004804:	e5920010 	ldr	r0, [r2, #16]
}
40004808:	e12fff1e 	bx	lr

4000480c <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
4000480c:	e3a01000 	mov	r1, #0
40004810:	e3411253 	movt	r1, #4691	; 0x1253
40004814:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004818:	e3a02000 	mov	r2, #0
4000481c:	e3412253 	movt	r2, #4691	; 0x1253
40004820:	e2133003 	ands	r3, r3, #3
40004824:	1afffffa 	bne	40004814 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40004828:	e3071950 	movw	r1, #31056	; 0x7950

	if (en)
4000482c:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004830:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004834:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004838:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
4000483c:	13073a14 	movwne	r3, #31252	; 0x7a14
40004840:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004844:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004848:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
4000484c:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004850:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004854:	11a03803 	lslne	r3, r3, #16
40004858:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
4000485c:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004860:	e5912000 	ldr	r2, [r1]
40004864:	e3073950 	movw	r3, #31056	; 0x7950
40004868:	e3443001 	movt	r3, #16385	; 0x4001
4000486c:	e3520000 	cmp	r2, #0
40004870:	0afffffa 	beq	40004860 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004874:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004878:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000487c:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004880:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004884:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004888:	e6ff3073 	uxth	r3, r3
4000488c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004890:	e12fff1e 	bx	lr

40004894 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004894:	e3a01000 	mov	r1, #0
40004898:	e3411253 	movt	r1, #4691	; 0x1253
4000489c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
400048a0:	e3a03000 	mov	r3, #0
400048a4:	e3413253 	movt	r3, #4691	; 0x1253
400048a8:	e3120001 	tst	r2, #1
400048ac:	1afffffa 	bne	4000489c <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
400048b0:	e3071a14 	movw	r1, #31252	; 0x7a14
400048b4:	e3072950 	movw	r2, #31056	; 0x7950
400048b8:	e3441001 	movt	r1, #16385	; 0x4001
400048bc:	e3442001 	movt	r2, #16385	; 0x4001
400048c0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400048c4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400048c8:	e1a00800 	lsl	r0, r0, #16
400048cc:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400048d0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400048d4:	e5921000 	ldr	r1, [r2]
400048d8:	e3073950 	movw	r3, #31056	; 0x7950
400048dc:	e3443001 	movt	r3, #16385	; 0x4001
400048e0:	e3510000 	cmp	r1, #0
400048e4:	0afffffa 	beq	400048d4 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048e8:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048ec:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048f0:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048f4:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048f8:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400048fc:	e3a01000 	mov	r1, #0
40004900:	e3411253 	movt	r1, #4691	; 0x1253
40004904:	e2133001 	ands	r3, r3, #1
40004908:	1afffffa 	bne	400048f8 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
4000490c:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004910:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004914:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004918:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000491c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004920:	e5921000 	ldr	r1, [r2]
40004924:	e3073950 	movw	r3, #31056	; 0x7950
40004928:	e3443001 	movt	r3, #16385	; 0x4001
4000492c:	e3510000 	cmp	r1, #0
40004930:	0afffffa 	beq	40004920 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004934:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004938:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000493c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004940:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004944:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004948:	e6ff3073 	uxth	r3, r3
4000494c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004950:	e12fff1e 	bx	lr

40004954 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004954:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40004958:	e1a0c00d 	mov	ip, sp
4000495c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004960:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004964:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004968:	1a000014 	bne	400049c0 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
4000496c:	e3413253 	movt	r3, #4691	; 0x1253
40004970:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40004974:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004978:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
4000497c:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004980:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004984:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004988:	e0065005 	and	r5, r6, r5
4000498c:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004990:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40004994:	e0054004 	and	r4, r5, r4
40004998:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
4000499c:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
400049a0:	e004c00c 	and	ip, r4, ip
400049a4:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
400049a8:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
400049ac:	e00c2002 	and	r2, ip, r2
400049b0:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
400049b4:	e24bd01c 	sub	sp, fp, #28
400049b8:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
400049bc:	eafff56c 	b	40001f74 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
400049c0:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
400049c4:	e3413253 	movt	r3, #4691	; 0x1253
400049c8:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
400049cc:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
400049d0:	e3822003 	orr	r2, r2, #3
400049d4:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
400049d8:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400049dc:	e3822003 	orr	r2, r2, #3
400049e0:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
400049e4:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
400049e8:	e38220f0 	orr	r2, r2, #240	; 0xf0
400049ec:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
400049f0:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400049f4:	e38220f0 	orr	r2, r2, #240	; 0xf0
400049f8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
400049fc:	ebfff5b3 	bl	400020d0 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40004a00:	e3a00000 	mov	r0, #0
40004a04:	e3a0106b 	mov	r1, #107	; 0x6b
40004a08:	e1a02000 	mov	r2, r0
40004a0c:	ebfff56b 	bl	40001fc0 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40004a10:	e3a00000 	mov	r0, #0
40004a14:	e3a0106b 	mov	r1, #107	; 0x6b
40004a18:	ebfff542 	bl	40001f28 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40004a1c:	e3a00000 	mov	r0, #0
40004a20:	e3a0106b 	mov	r1, #107	; 0x6b
40004a24:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40004a28:	e24bd01c 	sub	sp, fp, #28
40004a2c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40004a30:	eafff583 	b	40002044 <GIC_Set_Processor_Target>

40004a34 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40004a34:	e3a03000 	mov	r3, #0
40004a38:	e3413253 	movt	r3, #4691	; 0x1253
40004a3c:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40004a40:	e7e22c52 	ubfx	r2, r2, #24, #3
40004a44:	e2422001 	sub	r2, r2, #1
40004a48:	e3520006 	cmp	r2, #6
40004a4c:	8a000007 	bhi	40004a70 <SDHC_BusPower_Control+0x3c>
40004a50:	e3a01001 	mov	r1, #1
40004a54:	e1a02211 	lsl	r2, r1, r2
40004a58:	e3120055 	tst	r2, #85	; 0x55
40004a5c:	1a000009 	bne	40004a88 <SDHC_BusPower_Control+0x54>
40004a60:	e3120022 	tst	r2, #34	; 0x22
40004a64:	1a000010 	bne	40004aac <SDHC_BusPower_Control+0x78>
40004a68:	e3120008 	tst	r2, #8
40004a6c:	1a000009 	bne	40004a98 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40004a70:	e3a03000 	mov	r3, #0
40004a74:	e3413253 	movt	r3, #4691	; 0x1253
40004a78:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a7c:	e3822001 	orr	r2, r2, #1
40004a80:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40004a84:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40004a88:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a8c:	e382200e 	orr	r2, r2, #14
40004a90:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004a94:	eafffff5 	b	40004a70 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40004a98:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a9c:	e20220f1 	and	r2, r2, #241	; 0xf1
40004aa0:	e382200a 	orr	r2, r2, #10
40004aa4:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004aa8:	eafffff0 	b	40004a70 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40004aac:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004ab0:	e20220f1 	and	r2, r2, #241	; 0xf1
40004ab4:	e382200c 	orr	r2, r2, #12
40004ab8:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004abc:	eaffffeb 	b	40004a70 <SDHC_BusPower_Control+0x3c>

40004ac0 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ac0:	e3a01000 	mov	r1, #0
40004ac4:	e3411253 	movt	r1, #4691	; 0x1253
40004ac8:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004acc:	e3a03000 	mov	r3, #0
40004ad0:	e3413253 	movt	r3, #4691	; 0x1253
40004ad4:	e3120001 	tst	r2, #1
40004ad8:	1afffffa 	bne	40004ac8 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004adc:	e3071a14 	movw	r1, #31252	; 0x7a14
40004ae0:	e3072950 	movw	r2, #31056	; 0x7950
40004ae4:	e3441001 	movt	r1, #16385	; 0x4001
40004ae8:	e3442001 	movt	r2, #16385	; 0x4001
40004aec:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004af0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004af4:	e1a00800 	lsl	r0, r0, #16
40004af8:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004afc:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004b00:	e5921000 	ldr	r1, [r2]
40004b04:	e3073950 	movw	r3, #31056	; 0x7950
40004b08:	e3443001 	movt	r3, #16385	; 0x4001
40004b0c:	e3510000 	cmp	r1, #0
40004b10:	0afffffa 	beq	40004b00 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b14:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b18:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b1c:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b20:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b24:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004b28:	e3a01000 	mov	r1, #0
40004b2c:	e3411253 	movt	r1, #4691	; 0x1253
40004b30:	e2133001 	ands	r3, r3, #1
40004b34:	1afffffa 	bne	40004b24 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004b38:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b3c:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004b40:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004b44:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b48:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004b4c:	e5921000 	ldr	r1, [r2]
40004b50:	e3073950 	movw	r3, #31056	; 0x7950
40004b54:	e3443001 	movt	r3, #16385	; 0x4001
40004b58:	e3510000 	cmp	r1, #0
40004b5c:	0afffffa 	beq	40004b4c <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b60:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b64:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b68:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b6c:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b70:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004b74:	e6ff3073 	uxth	r3, r3
40004b78:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004b7c:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40004b80:	e3833002 	orr	r3, r3, #2
40004b84:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40004b88:	e12fff1e 	bx	lr

40004b8c <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b8c:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004b90:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b94:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004b98:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004b9c:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004ba0:	e6ff2071 	uxth	r2, r1
40004ba4:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004ba8:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004bac:	e3a02000 	mov	r2, #0
40004bb0:	e3412253 	movt	r2, #4691	; 0x1253
40004bb4:	e21cc002 	ands	ip, ip, #2
40004bb8:	1afffffa 	bne	40004ba8 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004bbc:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004bc0:	e3074950 	movw	r4, #31056	; 0x7950

	if (n == 1)
40004bc4:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004bc8:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004bcc:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004bd0:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004bd4:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40004bd8:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004bdc:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004be0:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004be4:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004be8:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004bec:	e5942000 	ldr	r2, [r4]
40004bf0:	e3070950 	movw	r0, #31056	; 0x7950
40004bf4:	e3440001 	movt	r0, #16385	; 0x4001
40004bf8:	e3520000 	cmp	r2, #0
40004bfc:	0afffffa 	beq	40004bec <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c00:	e3a02000 	mov	r2, #0

	while (n--)
40004c04:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c08:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c0c:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c10:	e5806000 	str	r6, [r0]
40004c14:	e3075944 	movw	r5, #31044	; 0x7944
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c18:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004c1c:	e1a00002 	mov	r0, r2
40004c20:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c24:	e6ffc07c 	uxth	ip, ip
40004c28:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004c2c:	3a00000f 	bcc	40004c70 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40004c30:	e5954000 	ldr	r4, [r5]
40004c34:	e307c944 	movw	ip, #31044	; 0x7944
40004c38:	e344c001 	movt	ip, #16385	; 0x4001
40004c3c:	e3540000 	cmp	r4, #0
40004c40:	0afffffa 	beq	40004c30 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40004c44:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004c48:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004c4c:	e31c0b02 	tst	ip, #2048	; 0x800
40004c50:	0afffffc 	beq	40004c48 <SD_Read_Sector+0xbc>
40004c54:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40004c58:	e5902020 	ldr	r2, [r0, #32]
40004c5c:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004c60:	e153000c 	cmp	r3, ip
40004c64:	1afffffb 	bne	40004c58 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004c68:	e2511001 	subs	r1, r1, #1
40004c6c:	2affffef 	bcs	40004c30 <SD_Read_Sector+0xa4>
40004c70:	e307194c 	movw	r1, #31052	; 0x794c
40004c74:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40004c78:	e5912000 	ldr	r2, [r1]
40004c7c:	e307394c 	movw	r3, #31052	; 0x794c
40004c80:	e3443001 	movt	r3, #16385	; 0x4001
40004c84:	e3520000 	cmp	r2, #0
40004c88:	0afffffa 	beq	40004c78 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40004c8c:	e3a02000 	mov	r2, #0
40004c90:	e5832000 	str	r2, [r3]
}
40004c94:	e8bd0070 	pop	{r4, r5, r6}
40004c98:	e12fff1e 	bx	lr

40004c9c <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004c9c:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004ca0:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004ca4:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004ca8:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004cac:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004cb0:	e6ff2071 	uxth	r2, r1
40004cb4:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004cb8:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004cbc:	e3a02000 	mov	r2, #0
40004cc0:	e3412253 	movt	r2, #4691	; 0x1253
40004cc4:	e21cc002 	ands	ip, ip, #2
40004cc8:	1afffffa 	bne	40004cb8 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004ccc:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004cd0:	e3074950 	movw	r4, #31056	; 0x7950

	if (n == 0)
40004cd4:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004cd8:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004cdc:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004ce0:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ce4:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004ce8:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004cec:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004cf0:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004cf4:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004cf8:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004cfc:	e5942000 	ldr	r2, [r4]
40004d00:	e3070950 	movw	r0, #31056	; 0x7950
40004d04:	e3440001 	movt	r0, #16385	; 0x4001
40004d08:	e3520000 	cmp	r2, #0
40004d0c:	0afffffa 	beq	40004cfc <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d10:	e3a02000 	mov	r2, #0

	while (n--)
40004d14:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d18:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d1c:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d20:	e5806000 	str	r6, [r0]
40004d24:	e3075948 	movw	r5, #31048	; 0x7948
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d28:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004d2c:	e1a00002 	mov	r0, r2
40004d30:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d34:	e6ffc07c 	uxth	ip, ip
40004d38:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004d3c:	3a00000f 	bcc	40004d80 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40004d40:	e5954000 	ldr	r4, [r5]
40004d44:	e307c948 	movw	ip, #31048	; 0x7948
40004d48:	e344c001 	movt	ip, #16385	; 0x4001
40004d4c:	e3540000 	cmp	r4, #0
40004d50:	0afffffa 	beq	40004d40 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40004d54:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004d58:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004d5c:	e31c0b01 	tst	ip, #1024	; 0x400
40004d60:	0afffffc 	beq	40004d58 <SD_Write_Sector+0xbc>
40004d64:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40004d68:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004d6c:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40004d70:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004d74:	1afffffb 	bne	40004d68 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004d78:	e2511001 	subs	r1, r1, #1
40004d7c:	2affffef 	bcs	40004d40 <SD_Write_Sector+0xa4>
40004d80:	e307194c 	movw	r1, #31052	; 0x794c
40004d84:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40004d88:	e5912000 	ldr	r2, [r1]
40004d8c:	e307394c 	movw	r3, #31052	; 0x794c
40004d90:	e3443001 	movt	r3, #16385	; 0x4001
40004d94:	e3520000 	cmp	r2, #0
40004d98:	0afffffa 	beq	40004d88 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d9c:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004da0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004da4:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004da8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004dac:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004db0:	e6ff3073 	uxth	r3, r3
40004db4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40004db8:	e8bd0070 	pop	{r4, r5, r6}
40004dbc:	e12fff1e 	bx	lr

40004dc0 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dc0:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004dc4:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dc8:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004dcc:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dd0:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004dd4:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dd8:	e3c000ff 	bic	r0, r0, #255	; 0xff
40004ddc:	e380007c 	orr	r0, r0, #124	; 0x7c
40004de0:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40004de4:	e5930004 	ldr	r0, [r3, #4]
40004de8:	e3c0000f 	bic	r0, r0, #15
40004dec:	e3800004 	orr	r0, r0, #4
40004df0:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004df4:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40004df8:	e5932008 	ldr	r2, [r3, #8]
40004dfc:	e3c2201f 	bic	r2, r2, #31
40004e00:	e3822002 	orr	r2, r2, #2
40004e04:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40004e08:	e5932008 	ldr	r2, [r3, #8]
40004e0c:	e3c2201f 	bic	r2, r2, #31
40004e10:	e3822001 	orr	r2, r2, #1
40004e14:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004e18:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40004e1c:	e3a03000 	mov	r3, #0
40004e20:	e341339d 	movt	r3, #5021	; 0x139d
40004e24:	e3120020 	tst	r2, #32
40004e28:	0afffffa 	beq	40004e18 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40004e2c:	e3a02020 	mov	r2, #32
40004e30:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
40004e34:	e5932008 	ldr	r2, [r3, #8]
40004e38:	e3c2201f 	bic	r2, r2, #31
40004e3c:	e5832008 	str	r2, [r3, #8]
40004e40:	e12fff1e 	bx	lr

40004e44 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
40004e44:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
40004e48:	e1a0c00d 	mov	ip, sp
40004e4c:	e92dd800 	push	{fp, ip, lr, pc}
40004e50:	e24cb004 	sub	fp, ip, #4
	if(en)
40004e54:	1a000003 	bne	40004e68 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004e58:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40004e5c:	e24bd00c 	sub	sp, fp, #12
40004e60:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004e64:	eafff442 	b	40001f74 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e68:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004e6c:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e70:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004e74:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e78:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40004e7c:	e3a00000 	mov	r0, #0
40004e80:	e1a02000 	mov	r2, r0
40004e84:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e88:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40004e8c:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40004e90:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40004e94:	e593e004 	ldr	lr, [r3, #4]
40004e98:	e3cee00f 	bic	lr, lr, #15
40004e9c:	e38ee004 	orr	lr, lr, #4
40004ea0:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40004ea4:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
40004ea8:	e593c044 	ldr	ip, [r3, #68]	; 0x44
40004eac:	e38cc001 	orr	ip, ip, #1
40004eb0:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
40004eb4:	e593c008 	ldr	ip, [r3, #8]
40004eb8:	e3ccc01f 	bic	ip, ip, #31
40004ebc:	e38cc00a 	orr	ip, ip, #10
40004ec0:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
40004ec4:	e593c008 	ldr	ip, [r3, #8]
40004ec8:	e3ccc01f 	bic	ip, ip, #31
40004ecc:	e38cc009 	orr	ip, ip, #9
40004ed0:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
40004ed4:	ebfff439 	bl	40001fc0 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
40004ed8:	e3a00000 	mov	r0, #0
40004edc:	e3a01045 	mov	r1, #69	; 0x45
40004ee0:	ebfff410 	bl	40001f28 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
40004ee4:	e3a00000 	mov	r0, #0
40004ee8:	e3a01045 	mov	r1, #69	; 0x45
40004eec:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
40004ef0:	e24bd00c 	sub	sp, fp, #12
40004ef4:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40004ef8:	eafff451 	b	40002044 <GIC_Set_Processor_Target>
40004efc:	00000000 	andeq	r0, r0, r0

40004f00 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f00:	e1a00200 	lsl	r0, r0, #4
40004f04:	eddf3b2f 	vldr	d19, [pc, #188]	; 40004fc8 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f08:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f0c:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f10:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004f14:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f18:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004f1c:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f20:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004f24:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f28:	eef82be6 	vcvt.f64.s32	d18, s13
40004f2c:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f30:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
40004f34:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004f38:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004f3c:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004f40:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f44:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f48:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40004f4c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40004f50:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40004f54:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004f58:	e3855060 	orr	r5, r5, #96	; 0x60
40004f5c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40004f60:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40004f64:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004f68:	e3855070 	orr	r5, r5, #112	; 0x70
40004f6c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004f70:	e59c2000 	ldr	r2, [ip]
40004f74:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004f78:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40004f7c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f80:	ee377b61 	vsub.f64	d7, d7, d17
40004f84:	eefc6bc7 	vcvt.u32.f64	s13, d7
40004f88:	edcd6a01 	vstr	s13, [sp, #4]
40004f8c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004f90:	e59d2004 	ldr	r2, [sp, #4]
40004f94:	ee062a90 	vmov	s13, r2
40004f98:	eef81b66 	vcvt.f64.u32	d17, s13
40004f9c:	ee377b61 	vsub.f64	d7, d7, d17
40004fa0:	ee277b20 	vmul.f64	d7, d7, d16
40004fa4:	eebc7bc7 	vcvt.u32.f64	s14, d7
40004fa8:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004fac:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004fb0:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
40004fb4:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40004fb8:	e583100c 	str	r1, [r3, #12]
}
40004fbc:	e28dd008 	add	sp, sp, #8
40004fc0:	e8bd0030 	pop	{r4, r5}
40004fc4:	e12fff1e 	bx	lr
40004fc8:	00000000 	andeq	r0, r0, r0
40004fcc:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40004fd0 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40004fd0:	e350000a 	cmp	r0, #10
40004fd4:	0a000008 	beq	40004ffc <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004fd8:	e3a01000 	mov	r1, #0
40004fdc:	e3411381 	movt	r1, #4993	; 0x1381
40004fe0:	e5912010 	ldr	r2, [r1, #16]
40004fe4:	e3a03000 	mov	r3, #0
40004fe8:	e3413381 	movt	r3, #4993	; 0x1381
40004fec:	e3120002 	tst	r2, #2
40004ff0:	0afffffa 	beq	40004fe0 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
40004ff4:	e5830020 	str	r0, [r3, #32]
40004ff8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004ffc:	e3a01000 	mov	r1, #0
40005000:	e3411381 	movt	r1, #4993	; 0x1381
40005004:	e5912010 	ldr	r2, [r1, #16]
40005008:	e3a03000 	mov	r3, #0
4000500c:	e3413381 	movt	r3, #4993	; 0x1381
40005010:	e3120002 	tst	r2, #2
40005014:	0afffffa 	beq	40005004 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40005018:	e3a0200d 	mov	r2, #13
4000501c:	e5832020 	str	r2, [r3, #32]
40005020:	eaffffec 	b	40004fd8 <Uart1_Send_Byte+0x8>

40005024 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005024:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40005028:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
4000502c:	e35c0000 	cmp	ip, #0
40005030:	0a00000d 	beq	4000506c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005034:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40005038:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000503c:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005040:	e35c000a 	cmp	ip, #10
40005044:	0a00000a 	beq	40005074 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005048:	e5912010 	ldr	r2, [r1, #16]
4000504c:	e3a03000 	mov	r3, #0
40005050:	e3413381 	movt	r3, #4993	; 0x1381
40005054:	e3120002 	tst	r2, #2
40005058:	0afffffa 	beq	40005048 <Uart1_Send_String+0x24>
	rUTXH1 = data;
4000505c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005060:	e5f0c001 	ldrb	ip, [r0, #1]!
40005064:	e35c0000 	cmp	ip, #0
40005068:	1afffff4 	bne	40005040 <Uart1_Send_String+0x1c>
}
4000506c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005070:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005074:	e5912010 	ldr	r2, [r1, #16]
40005078:	e3a03000 	mov	r3, #0
4000507c:	e3413381 	movt	r3, #4993	; 0x1381
40005080:	e3120002 	tst	r2, #2
40005084:	0afffffa 	beq	40005074 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40005088:	e5834020 	str	r4, [r3, #32]
4000508c:	eaffffed 	b	40005048 <Uart1_Send_String+0x24>

40005090 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40005090:	e1a0c00d 	mov	ip, sp
40005094:	e92d000f 	push	{r0, r1, r2, r3}
40005098:	e92dd810 	push	{r4, fp, ip, lr, pc}
4000509c:	e24cb014 	sub	fp, ip, #20
400050a0:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400050a4:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
400050a8:	e1a02003 	mov	r2, r3
400050ac:	e24b0f45 	sub	r0, fp, #276	; 0x114
400050b0:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400050b4:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400050b8:	eb000372 	bl	40005e88 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400050bc:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400050c0:	e3500000 	cmp	r0, #0
400050c4:	0a00000e 	beq	40005104 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400050c8:	e3a01000 	mov	r1, #0
400050cc:	e24bcf45 	sub	ip, fp, #276	; 0x114
400050d0:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400050d4:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400050d8:	e350000a 	cmp	r0, #10
400050dc:	0a00000a 	beq	4000510c <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400050e0:	e5912010 	ldr	r2, [r1, #16]
400050e4:	e3a03000 	mov	r3, #0
400050e8:	e3413381 	movt	r3, #4993	; 0x1381
400050ec:	e3120002 	tst	r2, #2
400050f0:	0afffffa 	beq	400050e0 <Uart1_Printf+0x50>
	rUTXH1 = data;
400050f4:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400050f8:	e5fc0001 	ldrb	r0, [ip, #1]!
400050fc:	e3500000 	cmp	r0, #0
40005100:	1afffff4 	bne	400050d8 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
40005104:	e24bd010 	sub	sp, fp, #16
40005108:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000510c:	e5912010 	ldr	r2, [r1, #16]
40005110:	e3a03000 	mov	r3, #0
40005114:	e3413381 	movt	r3, #4993	; 0x1381
40005118:	e3120002 	tst	r2, #2
4000511c:	0afffffa 	beq	4000510c <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005120:	e5834020 	str	r4, [r3, #32]
40005124:	eaffffed 	b	400050e0 <Uart1_Printf+0x50>

40005128 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005128:	e3a01000 	mov	r1, #0
4000512c:	e3411381 	movt	r1, #4993	; 0x1381
40005130:	e5912010 	ldr	r2, [r1, #16]
40005134:	e3a03000 	mov	r3, #0
40005138:	e3413381 	movt	r3, #4993	; 0x1381
4000513c:	e3120001 	tst	r2, #1
40005140:	0afffffa 	beq	40005130 <Uart1_Get_Char+0x8>
	return rURXH1;
40005144:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005148:	e6ef0070 	uxtb	r0, r0
4000514c:	e12fff1e 	bx	lr

40005150 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005150:	e3a03000 	mov	r3, #0
40005154:	e3413381 	movt	r3, #4993	; 0x1381
40005158:	e5930010 	ldr	r0, [r3, #16]
4000515c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005160:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005164:	16ef0070 	uxtbne	r0, r0
}
40005168:	e12fff1e 	bx	lr

4000516c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000516c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005170:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005174:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005178:	e3a04000 	mov	r4, #0
4000517c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005180:	e24cb004 	sub	fp, ip, #4
40005184:	e1a06000 	mov	r6, r0
40005188:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000518c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005190:	e3a00000 	mov	r0, #0
40005194:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005198:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000519c:	e18cc003 	orr	ip, ip, r3
400051a0:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
400051a4:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
400051a8:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
400051ac:	ebfff3c7 	bl	400020d0 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051b0:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400051b4:	e3550000 	cmp	r5, #0
400051b8:	13a03008 	movne	r3, #8
400051bc:	03a0300c 	moveq	r3, #12
400051c0:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400051c4:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051c8:	e3c2200f 	bic	r2, r2, #15
400051cc:	03a07002 	moveq	r7, #2
400051d0:	13a07000 	movne	r7, #0
400051d4:	e3560000 	cmp	r6, #0
400051d8:	11a06002 	movne	r6, r2
400051dc:	03826001 	orreq	r6, r2, #1
400051e0:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400051e4:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051e8:	e1867007 	orr	r7, r6, r7
400051ec:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400051f0:	1a000003 	bne	40005204 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400051f4:	e3a01055 	mov	r1, #85	; 0x55
	}
}
400051f8:	e24bd01c 	sub	sp, fp, #28
400051fc:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005200:	eafff35b 	b	40001f74 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
40005204:	e3a00000 	mov	r0, #0
40005208:	e3a01055 	mov	r1, #85	; 0x55
4000520c:	e1a02000 	mov	r2, r0
40005210:	ebfff36a 	bl	40001fc0 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40005214:	e3a00000 	mov	r0, #0
40005218:	e3a01055 	mov	r1, #85	; 0x55
4000521c:	ebfff341 	bl	40001f28 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005220:	e3a00000 	mov	r0, #0
40005224:	e3a01055 	mov	r1, #85	; 0x55
40005228:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
4000522c:	e24bd01c 	sub	sp, fp, #28
40005230:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40005234:	eafff382 	b	40002044 <GIC_Set_Processor_Target>

40005238 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005238:	e1a0c00d 	mov	ip, sp
4000523c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005240:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005244:	e24cb004 	sub	fp, ip, #4
40005248:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000524c:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005250:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005254:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005258:	e5942010 	ldr	r2, [r4, #16]
4000525c:	e3a03000 	mov	r3, #0
40005260:	e3413381 	movt	r3, #4993	; 0x1381
40005264:	e3120001 	tst	r2, #1
40005268:	0afffffa 	beq	40005258 <Uart1_GetString+0x20>
	return rURXH1;
4000526c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005270:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005274:	e351000d 	cmp	r1, #13
40005278:	0a00001a 	beq	400052e8 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
4000527c:	e3510008 	cmp	r1, #8
40005280:	0a000011 	beq	400052cc <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005284:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005288:	e5c51000 	strb	r1, [r5]
4000528c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005290:	0a000006 	beq	400052b0 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005294:	e5942010 	ldr	r2, [r4, #16]
40005298:	e3a03000 	mov	r3, #0
4000529c:	e3413381 	movt	r3, #4993	; 0x1381
400052a0:	e3120002 	tst	r2, #2
400052a4:	0afffffa 	beq	40005294 <Uart1_GetString+0x5c>
	rUTXH1 = data;
400052a8:	e5831020 	str	r1, [r3, #32]
400052ac:	eaffffe9 	b	40005258 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052b0:	e5942010 	ldr	r2, [r4, #16]
400052b4:	e3a03000 	mov	r3, #0
400052b8:	e3413381 	movt	r3, #4993	; 0x1381
400052bc:	e3120002 	tst	r2, #2
400052c0:	0afffffa 	beq	400052b0 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400052c4:	e5837020 	str	r7, [r3, #32]
400052c8:	eafffff1 	b	40005294 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400052cc:	e1560005 	cmp	r6, r5
400052d0:	aaffffe0 	bge	40005258 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400052d4:	e3060d2c 	movw	r0, #27948	; 0x6d2c
                string--;
400052d8:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400052dc:	e3440001 	movt	r0, #16385	; 0x4001
400052e0:	ebffff6a 	bl	40005090 <Uart1_Printf>
400052e4:	eaffffdb 	b	40005258 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400052e8:	e3a02000 	mov	r2, #0
400052ec:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052f0:	e5931010 	ldr	r1, [r3, #16]
400052f4:	e3a02000 	mov	r2, #0
400052f8:	e3412381 	movt	r2, #4993	; 0x1381
400052fc:	e3110002 	tst	r1, #2
40005300:	0afffffa 	beq	400052f0 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005304:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005308:	e3a0300d 	mov	r3, #13
4000530c:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005310:	e5912010 	ldr	r2, [r1, #16]
40005314:	e3a03000 	mov	r3, #0
40005318:	e3413381 	movt	r3, #4993	; 0x1381
4000531c:	e3120002 	tst	r2, #2
40005320:	0afffffa 	beq	40005310 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40005324:	e3a0200a 	mov	r2, #10
40005328:	e5832020 	str	r2, [r3, #32]
4000532c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005330 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005330:	e1a0c00d 	mov	ip, sp
40005334:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005338:	e24cb004 	sub	fp, ip, #4
4000533c:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005340:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005344:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005348:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000534c:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005350:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005354:	e5942010 	ldr	r2, [r4, #16]
40005358:	e3a03000 	mov	r3, #0
4000535c:	e3413381 	movt	r3, #4993	; 0x1381
40005360:	e3120001 	tst	r2, #1
40005364:	0afffffa 	beq	40005354 <Uart1_GetIntNum+0x24>
	return rURXH1;
40005368:	e5931024 	ldr	r1, [r3, #36]	; 0x24
4000536c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005370:	e351000d 	cmp	r1, #13
40005374:	0a00001a 	beq	400053e4 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005378:	e3510008 	cmp	r1, #8
4000537c:	0a000011 	beq	400053c8 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005380:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005384:	e5c51000 	strb	r1, [r5]
40005388:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000538c:	0a000006 	beq	400053ac <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005390:	e5942010 	ldr	r2, [r4, #16]
40005394:	e3a03000 	mov	r3, #0
40005398:	e3413381 	movt	r3, #4993	; 0x1381
4000539c:	e3120002 	tst	r2, #2
400053a0:	0afffffa 	beq	40005390 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
400053a4:	e5831020 	str	r1, [r3, #32]
400053a8:	eaffffe9 	b	40005354 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053ac:	e5942010 	ldr	r2, [r4, #16]
400053b0:	e3a03000 	mov	r3, #0
400053b4:	e3413381 	movt	r3, #4993	; 0x1381
400053b8:	e3120002 	tst	r2, #2
400053bc:	0afffffa 	beq	400053ac <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400053c0:	e5837020 	str	r7, [r3, #32]
400053c4:	eafffff1 	b	40005390 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400053c8:	e1550006 	cmp	r5, r6
400053cc:	daffffe0 	ble	40005354 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400053d0:	e3060d2c 	movw	r0, #27948	; 0x6d2c
                string--;
400053d4:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400053d8:	e3440001 	movt	r0, #16385	; 0x4001
400053dc:	ebffff2b 	bl	40005090 <Uart1_Printf>
400053e0:	eaffffdb 	b	40005354 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400053e4:	e3a02000 	mov	r2, #0
400053e8:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053ec:	e5931010 	ldr	r1, [r3, #16]
400053f0:	e3a02000 	mov	r2, #0
400053f4:	e3412381 	movt	r2, #4993	; 0x1381
400053f8:	e3110002 	tst	r1, #2
400053fc:	0afffffa 	beq	400053ec <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005400:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005404:	e3a0300d 	mov	r3, #13
40005408:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000540c:	e5912010 	ldr	r2, [r1, #16]
40005410:	e3a03000 	mov	r3, #0
40005414:	e3413381 	movt	r3, #4993	; 0x1381
40005418:	e3120002 	tst	r2, #2
4000541c:	0afffffa 	beq	4000540c <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005420:	e3a0200a 	mov	r2, #10
40005424:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005428:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
4000542c:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005430:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40005434:	03a04001 	moveq	r4, #1
        string++;
40005438:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
4000543c:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005440:	e3530030 	cmp	r3, #48	; 0x30
40005444:	0a00002f 	beq	40005508 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005448:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000544c:	e1a00006 	mov	r0, r6
40005450:	eb0001e2 	bl	40005be0 <strlen>
40005454:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005458:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000545c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005460:	ba00002f 	blt	40005524 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005464:	e7d63000 	ldrb	r3, [r6, r0]
40005468:	e20330df 	and	r3, r3, #223	; 0xdf
4000546c:	e3530048 	cmp	r3, #72	; 0x48
40005470:	1a00001c 	bne	400054e8 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005474:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005478:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000547c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005480:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005484:	0a000012 	beq	400054d4 <Uart1_GetIntNum+0x1a4>
40005488:	e3072078 	movw	r2, #28792	; 0x7078
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
4000548c:	e3a03000 	mov	r3, #0
40005490:	e3442001 	movt	r2, #16385	; 0x4001
40005494:	e1a0c003 	mov	ip, r3
40005498:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000549c:	e7d62003 	ldrb	r2, [r6, r3]
400054a0:	e0871002 	add	r1, r7, r2
400054a4:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400054a8:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400054ac:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400054b0:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400054b4:	0a000003 	beq	400054c8 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400054b8:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400054bc:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400054c0:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400054c4:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400054c8:	e2833001 	add	r3, r3, #1
400054cc:	e1550003 	cmp	r5, r3
400054d0:	aafffff1 	bge	4000549c <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400054d4:	e3540000 	cmp	r4, #0
400054d8:	126c0000 	rsbne	r0, ip, #0
400054dc:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400054e0:	e24bd01c 	sub	sp, fp, #28
400054e4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400054e8:	e357000a 	cmp	r7, #10
400054ec:	1affffe5 	bne	40005488 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400054f0:	e1a00006 	mov	r0, r6
400054f4:	eb0001ad 	bl	40005bb0 <atoi>
        result = minus ? (-1*result):result;
400054f8:	e3540000 	cmp	r4, #0
400054fc:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40005500:	e24bd01c 	sub	sp, fp, #28
40005504:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005508:	e5d63001 	ldrb	r3, [r6, #1]
4000550c:	e20330df 	and	r3, r3, #223	; 0xdf
40005510:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40005514:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005518:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
4000551c:	0affffca 	beq	4000544c <Uart1_GetIntNum+0x11c>
40005520:	eaffffc8 	b	40005448 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40005524:	e3e00000 	mvn	r0, #0
40005528:	eaffffec 	b	400054e0 <Uart1_GetIntNum+0x1b0>
4000552c:	e320f000 	nop	{0}

40005530 <Init_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Init_App
Init_App:

	push	{r4-r8, lr}
40005530:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}

	ldr 	r3, =0
40005534:	e3a03000 	mov	r3, #0
	ldr		r4, =PCB_BASE_APP0
40005538:	e59f4120 	ldr	r4, [pc, #288]	; 40005660 <TLB_Type+0x8>
	ldr 	r5, =20
4000553c:	e3a05014 	mov	r5, #20
1:
	subs	r5, r5, #1
40005540:	e2555001 	subs	r5, r5, #1
	str		r3, [r4, #4]
40005544:	e5843004 	str	r3, [r4, #4]
	bgt 	1b
40005548:	cafffffc 	bgt	40005540 <Init_App+0x10>


	ldr 	r3, =0
4000554c:	e3a03000 	mov	r3, #0
	ldr		r4, =PCB_BASE_APP1
40005550:	e59f410c 	ldr	r4, [pc, #268]	; 40005664 <TLB_Type+0xc>
	ldr 	r5, =20
40005554:	e3a05014 	mov	r5, #20
2:
	subs	r5, r5, #1
40005558:	e2555001 	subs	r5, r5, #1
	str		r3, [r4, #4]
4000555c:	e5843004 	str	r3, [r4, #4]
	bgt 	2b
40005560:	cafffffc 	bgt	40005558 <Init_App+0x28>

	ldr		r4, =PCB_BASE_APP0
40005564:	e59f40f4 	ldr	r4, [pc, #244]	; 40005660 <TLB_Type+0x8>
	add		r4, r4, #0x34
40005568:	e2844034 	add	r4, r4, #52	; 0x34
	add		r5, r4, #0x08
4000556c:	e2845008 	add	r5, r4, #8

	ldr		r6, =PCB_BASE_APP1
40005570:	e59f60ec 	ldr	r6, [pc, #236]	; 40005664 <TLB_Type+0xc>
	add		r6, r6, #0x34
40005574:	e2866034 	add	r6, r6, #52	; 0x34
	add		r7, r6, #0x08
40005578:	e2867008 	add	r7, r6, #8

	str		r1,	[r4]
4000557c:	e5841000 	str	r1, [r4]
	str		r0,	[r5]
40005580:	e5850000 	str	r0, [r5]
	str		r2,	[r6]
40005584:	e5862000 	str	r2, [r6]
	str		r0,	[r7]
40005588:	e5870000 	str	r0, [r7]

	@ APP0 RUN

	mrs		r4, cpsr
4000558c:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40005590:	f102001f 	cps	#31
	mov 	sp, r1
40005594:	e1a0d001 	mov	sp, r1
	blx		r0
40005598:	e12fff30 	blx	r0

	msr		cpsr_cxsf, r4
4000559c:	e12ff004 	msr	CPSR_fsxc, r4

	pop		{r4-r8, pc}
400055a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

400055a4 <Run_App>:
	.extern curAppNum

	.global Run_App
Run_App:

	push	{r4, lr}
400055a4:	e92d4010 	push	{r4, lr}

	ldr 	r14, =curAppNum
400055a8:	e59fe0b8 	ldr	lr, [pc, #184]	; 40005668 <TLB_Type+0x10>
	ldr 	r14, [r14]
400055ac:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #1
400055b0:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP0
400055b4:	059fe0a4 	ldreq	lr, [pc, #164]	; 40005660 <TLB_Type+0x8>
	cmp 	r14, #0
400055b8:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP1
400055bc:	059fe0a0 	ldreq	lr, [pc, #160]	; 40005664 <TLB_Type+0xc>

	@@@@@ 저장

	stmia	r14!, {r0-r14}^
400055c0:	e8ee7fff 	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	mov 	r1, r14
400055c4:	e1a0100e 	mov	r1, lr
	pop		{r4,lr}
400055c8:	e8bd4010 	pop	{r4, lr}
	sub 	lr, lr, #4
400055cc:	e24ee004 	sub	lr, lr, #4
	stmia	r1!, {lr}
400055d0:	e8a14000 	stmia	r1!, {lr}
	mrs		r0, spsr
400055d4:	e14f0000 	mrs	r0, SPSR
	str		r0, [r1]
400055d8:	e5810000 	str	r0, [r1]

	@@@@@@

	ldr 	r14, =curAppNum
400055dc:	e59fe084 	ldr	lr, [pc, #132]	; 40005668 <TLB_Type+0x10>
	ldr 	r14, [r14]
400055e0:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #0
400055e4:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP0
400055e8:	059fe070 	ldreq	lr, [pc, #112]	; 40005660 <TLB_Type+0x8>
	cmp 	r14, #1
400055ec:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP1
400055f0:	059fe06c 	ldreq	lr, [pc, #108]	; 40005664 <TLB_Type+0xc>

	@@@@@@ 불러오기

	ldmia	r14, {r0-r14}^
400055f4:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	add 	r14, r14, #60
400055f8:	e28ee03c 	add	lr, lr, #60	; 0x3c
	blx 	r14
400055fc:	e12fff3e 	blx	lr

	@@@@@@

	pop		{r4, pc}
40005600:	e8bd8010 	pop	{r4, pc}

40005604 <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40005604:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005608:	f102001f 	cps	#31
	mov 	r0, sp
4000560c:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005610:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40005614:	e12fff1e 	bx	lr

40005618 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005618:	e59f004c 	ldr	r0, [pc, #76]	; 4000566c <TLB_Type+0x14>
	bx 		lr
4000561c:	e12fff1e 	bx	lr

40005620 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005620:	e59f0048 	ldr	r0, [pc, #72]	; 40005670 <TLB_Type+0x18>
	bx 		lr
40005624:	e12fff1e 	bx	lr

40005628 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40005628:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
4000562c:	e12fff1e 	bx	lr

40005630 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40005630:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40005634:	e12fff1e 	bx	lr

40005638 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40005638:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
4000563c:	e12fff1e 	bx	lr

40005640 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40005640:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40005644:	e12fff1e 	bx	lr

40005648 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40005648:	e1a0000d 	mov	r0, sp
	bx 		lr
4000564c:	e12fff1e 	bx	lr

40005650 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40005650:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
40005654:	e12fff1e 	bx	lr

40005658 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40005658:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
4000565c:	e12fff1e 	bx	lr
Init_App:

	push	{r4-r8, lr}

	ldr 	r3, =0
	ldr		r4, =PCB_BASE_APP0
40005660:	44b00000 	ldrtmi	r0, [r0], #0
	str		r3, [r4, #4]
	bgt 	1b


	ldr 	r3, =0
	ldr		r4, =PCB_BASE_APP1
40005664:	44b00200 	ldrtmi	r0, [r0], #512	; 0x200
	.global Run_App
Run_App:

	push	{r4, lr}

	ldr 	r14, =curAppNum
40005668:	40017954 	andmi	r7, r1, r4, asr r9
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
4000566c:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005670:	43800000 	orrmi	r0, r0, #0

40005674 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
40005674:	f57ff04f 	dsb	sy
		        smc     #0
40005678:	e1600070 	smc	0
		        isb
4000567c:	f57ff06f 	isb	sy
		        bx		lr
40005680:	e12fff1e 	bx	lr

40005684 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
40005684:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40005688:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
4000568c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005690:	e12fff1e 	bx	lr

40005694 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
40005694:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40005698:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
4000569c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056a0:	e12fff1e 	bx	lr

400056a4 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
400056a4:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
400056a8:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400056ac:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056b0:	e12fff1e 	bx	lr

400056b4 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
400056b4:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
400056b8:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400056bc:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056c0:	e12fff1e 	bx	lr

400056c4 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400056c4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
400056c8:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400056cc:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400056d0:	e12fff1e 	bx	lr

400056d4 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400056d4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
400056d8:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400056dc:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400056e0:	e12fff1e 	bx	lr

400056e4 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
400056e4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
400056e8:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
400056ec:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
400056f0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
400056f4:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
400056f8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400056fc:	e12fff1e 	bx	lr

40005700 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40005700:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40005704:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005708:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
4000570c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40005710:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005714:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005718:	e12fff1e 	bx	lr

4000571c <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
4000571c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40005720:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005724:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005728:	e12fff1e 	bx	lr

4000572c <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
4000572c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40005730:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005734:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005738:	e12fff1e 	bx	lr

4000573c <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
4000573c:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40005740:	e12fff1e 	bx	lr

40005744 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40005744:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40005748:	e12fff1e 	bx	lr

4000574c <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
4000574c:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40005750:	e12fff1e 	bx	lr

40005754 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40005754:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40005758:	e12fff1e 	bx	lr

4000575c <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
4000575c:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
40005760:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40005764:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005768:	e12fff1e 	bx	lr

4000576c <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
4000576c:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
40005770:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40005774:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005778:	e12fff1e 	bx	lr

4000577c <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
4000577c:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40005780:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40005784:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005788:	e12fff1e 	bx	lr

4000578c <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
4000578c:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40005790:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40005794:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005798:	e12fff1e 	bx	lr

4000579c <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
4000579c:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
400057a0:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
400057a4:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
400057a8:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
400057ac:	e12fff1e 	bx	lr

400057b0 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400057b0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057b4:	e12fff1e 	bx	lr

400057b8 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
400057b8:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
400057bc:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
400057c0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057c4:	e12fff1e 	bx	lr

400057c8 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400057c8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
400057cc:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400057d0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400057d4:	e12fff1e 	bx	lr

400057d8 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400057d8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
400057dc:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400057e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400057e4:	e12fff1e 	bx	lr

400057e8 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400057e8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
400057ec:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
400057f0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400057f4:	e12fff1e 	bx	lr

400057f8 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400057f8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
400057fc:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005800:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005804:	e12fff1e 	bx	lr

40005808 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005808:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
4000580c:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005810:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005814:	e12fff1e 	bx	lr

40005818 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005818:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
4000581c:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005820:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005824:	e12fff1e 	bx	lr

40005828 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40005828:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
4000582c:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005830:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005834:	e12fff1e 	bx	lr

40005838 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40005838:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
4000583c:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005840:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005844:	e12fff1e 	bx	lr

40005848 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40005848:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
4000584c:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005850:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005854:	e12fff1e 	bx	lr

40005858 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40005858:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
4000585c:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005860:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005864:	e12fff1e 	bx	lr

40005868 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40005868:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
4000586c:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40005870:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005874:	e12fff1e 	bx	lr

40005878 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40005878:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
4000587c:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40005880:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005884:	e12fff1e 	bx	lr

40005888 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40005888:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
4000588c:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40005890:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40005894:	e12fff1e 	bx	lr

40005898 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40005898:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
4000589c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
400058a0:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400058a4:	e12fff1e 	bx	lr

400058a8 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
400058a8:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
400058ac:	e12fff1e 	bx	lr

400058b0 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
400058b0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
400058b4:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
400058b8:	e12fff1e 	bx	lr

400058bc <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
400058bc:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
400058c0:	e12fff1e 	bx	lr

400058c4 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
400058c4:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
400058c8:	e12fff1e 	bx	lr

400058cc <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
400058cc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
400058d0:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
400058d4:	e12fff1e 	bx	lr

400058d8 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
400058d8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
400058dc:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
400058e0:	f57ff04f 	dsb	sy
                BX     lr
400058e4:	e12fff1e 	bx	lr

400058e8 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
400058e8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
400058ec:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
400058f0:	f57ff04f 	dsb	sy
                BX     lr
400058f4:	e12fff1e 	bx	lr

400058f8 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
400058f8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
400058fc:	f57ff04f 	dsb	sy
                BX     lr
40005900:	e12fff1e 	bx	lr

40005904 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40005904:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40005908:	f57ff04f 	dsb	sy
                BX     lr
4000590c:	e12fff1e 	bx	lr

40005910 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40005910:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40005914:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40005918:	f57ff04f 	dsb	sy
                BX     lr
4000591c:	e12fff1e 	bx	lr

40005920 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40005920:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40005924:	f57ff04f 	dsb	sy
                BX     lr
40005928:	e12fff1e 	bx	lr

4000592c <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
4000592c:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40005930:	f57ff04f 	dsb	sy
                BX     lr
40005934:	e12fff1e 	bx	lr

40005938 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40005938:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
4000593c:	e12fff1e 	bx	lr

40005940 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40005940:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40005944:	e12fff1e 	bx	lr

40005948 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40005948:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
4000594c:	f57ff04f 	dsb	sy
                BX     lr
40005950:	e12fff1e 	bx	lr

40005954 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40005954:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40005958:	f57ff04f 	dsb	sy
                BX     lr
4000595c:	e12fff1e 	bx	lr

40005960 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40005960:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40005964:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40005968:	e12fff1e 	bx	lr

4000596c <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
4000596c:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40005970:	e12fff1e 	bx	lr

40005974 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40005974:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40005978:	e12fff1e 	bx	lr

4000597c <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
4000597c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40005980:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40005984:	e12fff1e 	bx	lr

40005988 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40005988:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
4000598c:	e12fff1e 	bx	lr

40005990 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40005990:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40005994:	e12fff1e 	bx	lr

40005998 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40005998:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
4000599c:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
400059a0:	e12fff1e 	bx	lr

400059a4 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
400059a4:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
400059a8:	e12fff1e 	bx	lr

400059ac <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
400059ac:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
400059b0:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
400059b4:	e12fff1e 	bx	lr

400059b8 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
400059b8:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
400059bc:	e12fff1e 	bx	lr

400059c0 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
400059c0:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
400059c4:	e12fff1e 	bx	lr

400059c8 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
400059c8:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
400059cc:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
400059d0:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
400059d4:	e12fff1e 	bx	lr

400059d8 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
400059d8:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
400059dc:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
400059e0:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
400059e4:	e12fff1e 	bx	lr

400059e8 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
400059e8:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
400059ec:	e12fff1e 	bx	lr

400059f0 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
400059f0:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
400059f4:	e12fff1e 	bx	lr

400059f8 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
400059f8:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
400059fc:	e12fff1e 	bx	lr

40005a00 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40005a00:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40005a04:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40005a08:	e12fff1e 	bx	lr

40005a0c <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005a0c:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005a10:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005a14:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40005a18:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40005a1c:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40005a20:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40005a24:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40005a28:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40005a2c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40005a30:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a34:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005a38:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40005a3c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005a40:	e3500003 	cmp	r0, #3
                BNE     1b
40005a44:	1afffffc 	bne	40005a3c <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a48:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005a4c:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005a50:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005a54:	e3500000 	cmp	r0, #0
                BNE     2b
40005a58:	1afffffc 	bne	40005a50 <CoCopyToL2Cache+0x44>

                BX     lr
40005a5c:	e12fff1e 	bx	lr

40005a60 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005a60:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005a64:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005a68:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40005a6c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40005a70:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40005a74:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40005a78:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40005a7c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a80:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005a84:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005a88:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005a8c:	e3500003 	cmp	r0, #3
                BNE     1b
40005a90:	1afffffc 	bne	40005a88 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a94:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005a98:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005a9c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005aa0:	e3500000 	cmp	r0, #0
                BNE     2b
40005aa4:	1afffffc 	bne	40005a9c <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40005aa8:	e12fff1e 	bx	lr

40005aac <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005aac:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005ab0:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40005ab4:	e12fff1e 	bx	lr

40005ab8 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40005ab8:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40005abc:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40005ac0:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40005ac4:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40005ac8:	e12fff1e 	bx	lr

40005acc <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40005acc:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40005ad0:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40005ad4:	e12fff1e 	bx	lr

40005ad8 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40005ad8:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40005adc:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40005ae0:	e12fff1e 	bx	lr

40005ae4 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40005ae4:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40005ae8:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40005aec:	e12fff1e 	bx	lr

40005af0 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40005af0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40005af4:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40005af8:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40005afc:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40005b00:	0a00001b 	beq	40005b74 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40005b04:	e3a0a000 	mov	sl, #0

40005b08 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40005b08:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40005b0c:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40005b10:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40005b14:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40005b18:	ba000012 	blt	40005b68 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40005b1c:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40005b20:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40005b24:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40005b28:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40005b2c:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40005b30:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40005b34:	e59f403c 	ldr	r4, [pc, #60]	; 40005b78 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40005b38:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40005b3c:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40005b40:	e59f7034 	ldr	r7, [pc, #52]	; 40005b7c <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40005b44:	e01776a1 	ands	r7, r7, r1, lsr #13

40005b48 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40005b48:	e1a09004 	mov	r9, r4

40005b4c <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40005b4c:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40005b50:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40005b54:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40005b58:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40005b5c:	aafffffa 	bge	40005b4c <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40005b60:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40005b64:	aafffff7 	bge	40005b48 <Loop2>

40005b68 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40005b68:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40005b6c:	e153000a 	cmp	r3, sl
                BGT     Loop1
40005b70:	caffffe4 	bgt	40005b08 <Loop1>

40005b74 <Finished>:
Finished:
                POP     {r4-r10,pc}
40005b74:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40005b78:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40005b7c:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40005b80 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40005b80:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40005b84:	e12fff1e 	bx	lr

40005b88 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40005b88:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40005b8c:	e12fff1e 	bx	lr

40005b90 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40005b90:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40005b94:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40005b98:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40005b9c:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40005ba0:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40005ba4:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40005ba8:	0afffffc 	beq	40005ba0 <CoSetMpll+0x10>
                BX     lr
40005bac:	e12fff1e 	bx	lr

40005bb0 <atoi>:
40005bb0:	e92d4008 	push	{r3, lr}
40005bb4:	e3a01000 	mov	r1, #0
40005bb8:	e3a0200a 	mov	r2, #10
40005bbc:	eb000093 	bl	40005e10 <strtol>
40005bc0:	e8bd4008 	pop	{r3, lr}
40005bc4:	e12fff1e 	bx	lr

40005bc8 <_atoi_r>:
40005bc8:	e92d4008 	push	{r3, lr}
40005bcc:	e3a02000 	mov	r2, #0
40005bd0:	e3a0300a 	mov	r3, #10
40005bd4:	eb000019 	bl	40005c40 <_strtol_r>
40005bd8:	e8bd4008 	pop	{r3, lr}
40005bdc:	e12fff1e 	bx	lr

40005be0 <strlen>:
40005be0:	e3c01003 	bic	r1, r0, #3
40005be4:	e2100003 	ands	r0, r0, #3
40005be8:	e2600000 	rsb	r0, r0, #0
40005bec:	e4913004 	ldr	r3, [r1], #4
40005bf0:	e280c004 	add	ip, r0, #4
40005bf4:	e1a0c18c 	lsl	ip, ip, #3
40005bf8:	e3e02000 	mvn	r2, #0
40005bfc:	11833c32 	orrne	r3, r3, r2, lsr ip
40005c00:	e3a0c001 	mov	ip, #1
40005c04:	e18cc40c 	orr	ip, ip, ip, lsl #8
40005c08:	e18cc80c 	orr	ip, ip, ip, lsl #16
40005c0c:	e043200c 	sub	r2, r3, ip
40005c10:	e1c22003 	bic	r2, r2, r3
40005c14:	e012238c 	ands	r2, r2, ip, lsl #7
40005c18:	04913004 	ldreq	r3, [r1], #4
40005c1c:	02800004 	addeq	r0, r0, #4
40005c20:	0afffff9 	beq	40005c0c <strlen+0x2c>
40005c24:	e31300ff 	tst	r3, #255	; 0xff
40005c28:	12800001 	addne	r0, r0, #1
40005c2c:	13130cff 	tstne	r3, #65280	; 0xff00
40005c30:	12800001 	addne	r0, r0, #1
40005c34:	131308ff 	tstne	r3, #16711680	; 0xff0000
40005c38:	12800001 	addne	r0, r0, #1
40005c3c:	e12fff1e 	bx	lr

40005c40 <_strtol_r>:
40005c40:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005c44:	e59fc1c0 	ldr	ip, [pc, #448]	; 40005e0c <_strtol_r+0x1cc>
40005c48:	e24dd014 	sub	sp, sp, #20
40005c4c:	e1a0b001 	mov	fp, r1
40005c50:	e59c7000 	ldr	r7, [ip]
40005c54:	e58d000c 	str	r0, [sp, #12]
40005c58:	e1a08003 	mov	r8, r3
40005c5c:	ea000000 	b	40005c64 <_strtol_r+0x24>
40005c60:	e1a01004 	mov	r1, r4
40005c64:	e1a04001 	mov	r4, r1
40005c68:	e4d45001 	ldrb	r5, [r4], #1
40005c6c:	e0873005 	add	r3, r7, r5
40005c70:	e5d33001 	ldrb	r3, [r3, #1]
40005c74:	e2133008 	ands	r3, r3, #8
40005c78:	1afffff8 	bne	40005c60 <_strtol_r+0x20>
40005c7c:	e355002d 	cmp	r5, #45	; 0x2d
40005c80:	0a000051 	beq	40005dcc <_strtol_r+0x18c>
40005c84:	e355002b 	cmp	r5, #43	; 0x2b
40005c88:	05d15001 	ldrbeq	r5, [r1, #1]
40005c8c:	02814002 	addeq	r4, r1, #2
40005c90:	e3d81010 	bics	r1, r8, #16
40005c94:	1a000007 	bne	40005cb8 <_strtol_r+0x78>
40005c98:	e2781001 	rsbs	r1, r8, #1
40005c9c:	33a01000 	movcc	r1, #0
40005ca0:	e3550030 	cmp	r5, #48	; 0x30
40005ca4:	0a00004c 	beq	40005ddc <_strtol_r+0x19c>
40005ca8:	e3510000 	cmp	r1, #0
40005cac:	13a0800a 	movne	r8, #10
40005cb0:	11a0a008 	movne	sl, r8
40005cb4:	1a000000 	bne	40005cbc <_strtol_r+0x7c>
40005cb8:	e1a0a008 	mov	sl, r8
40005cbc:	e3530000 	cmp	r3, #0
40005cc0:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40005cc4:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40005cc8:	e1a00006 	mov	r0, r6
40005ccc:	e1a0100a 	mov	r1, sl
40005cd0:	e98d000c 	stmib	sp, {r2, r3}
40005cd4:	eb001d08 	bl	4000d0fc <__aeabi_uidivmod>
40005cd8:	e1a00006 	mov	r0, r6
40005cdc:	e1a09001 	mov	r9, r1
40005ce0:	e3a06000 	mov	r6, #0
40005ce4:	e1a0100a 	mov	r1, sl
40005ce8:	eb001cc6 	bl	4000d008 <__aeabi_uidiv>
40005cec:	e1a01006 	mov	r1, r6
40005cf0:	e99d000c 	ldmib	sp, {r2, r3}
40005cf4:	ea000009 	b	40005d20 <_strtol_r+0xe0>
40005cf8:	e1550009 	cmp	r5, r9
40005cfc:	d3a0c000 	movle	ip, #0
40005d00:	c3a0c001 	movgt	ip, #1
40005d04:	e1510000 	cmp	r1, r0
40005d08:	13a0c000 	movne	ip, #0
40005d0c:	e35c0000 	cmp	ip, #0
40005d10:	1a000014 	bne	40005d68 <_strtol_r+0x128>
40005d14:	e021519a 	mla	r1, sl, r1, r5
40005d18:	e3a06001 	mov	r6, #1
40005d1c:	e4d45001 	ldrb	r5, [r4], #1
40005d20:	e087c005 	add	ip, r7, r5
40005d24:	e5dcc001 	ldrb	ip, [ip, #1]
40005d28:	e31c0004 	tst	ip, #4
40005d2c:	12455030 	subne	r5, r5, #48	; 0x30
40005d30:	1a000005 	bne	40005d4c <_strtol_r+0x10c>
40005d34:	e21cc003 	ands	ip, ip, #3
40005d38:	0a00000c 	beq	40005d70 <_strtol_r+0x130>
40005d3c:	e35c0001 	cmp	ip, #1
40005d40:	13a0c057 	movne	ip, #87	; 0x57
40005d44:	03a0c037 	moveq	ip, #55	; 0x37
40005d48:	e06c5005 	rsb	r5, ip, r5
40005d4c:	e1580005 	cmp	r8, r5
40005d50:	da000006 	ble	40005d70 <_strtol_r+0x130>
40005d54:	e1510000 	cmp	r1, r0
40005d58:	93a0c000 	movls	ip, #0
40005d5c:	83a0c001 	movhi	ip, #1
40005d60:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40005d64:	0affffe3 	beq	40005cf8 <_strtol_r+0xb8>
40005d68:	e3e06000 	mvn	r6, #0
40005d6c:	eaffffea 	b	40005d1c <_strtol_r+0xdc>
40005d70:	e3760001 	cmn	r6, #1
40005d74:	0a00000a 	beq	40005da4 <_strtol_r+0x164>
40005d78:	e3530000 	cmp	r3, #0
40005d7c:	12611000 	rsbne	r1, r1, #0
40005d80:	e3520000 	cmp	r2, #0
40005d84:	e1a00001 	mov	r0, r1
40005d88:	0a000002 	beq	40005d98 <_strtol_r+0x158>
40005d8c:	e3560000 	cmp	r6, #0
40005d90:	1a00000b 	bne	40005dc4 <_strtol_r+0x184>
40005d94:	e582b000 	str	fp, [r2]
40005d98:	e28dd014 	add	sp, sp, #20
40005d9c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005da0:	e12fff1e 	bx	lr
40005da4:	e3530000 	cmp	r3, #0
40005da8:	e59d100c 	ldr	r1, [sp, #12]
40005dac:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40005db0:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40005db4:	e3a03022 	mov	r3, #34	; 0x22
40005db8:	e3520000 	cmp	r2, #0
40005dbc:	e5813000 	str	r3, [r1]
40005dc0:	0afffff4 	beq	40005d98 <_strtol_r+0x158>
40005dc4:	e244b001 	sub	fp, r4, #1
40005dc8:	eafffff1 	b	40005d94 <_strtol_r+0x154>
40005dcc:	e2814002 	add	r4, r1, #2
40005dd0:	e5d15001 	ldrb	r5, [r1, #1]
40005dd4:	e3a03001 	mov	r3, #1
40005dd8:	eaffffac 	b	40005c90 <_strtol_r+0x50>
40005ddc:	e5d40000 	ldrb	r0, [r4]
40005de0:	e20000df 	and	r0, r0, #223	; 0xdf
40005de4:	e3500058 	cmp	r0, #88	; 0x58
40005de8:	0a000002 	beq	40005df8 <_strtol_r+0x1b8>
40005dec:	e3510000 	cmp	r1, #0
40005df0:	13a08008 	movne	r8, #8
40005df4:	eaffffaf 	b	40005cb8 <_strtol_r+0x78>
40005df8:	e3a08010 	mov	r8, #16
40005dfc:	e5d45001 	ldrb	r5, [r4, #1]
40005e00:	e1a0a008 	mov	sl, r8
40005e04:	e2844002 	add	r4, r4, #2
40005e08:	eaffffab 	b	40005cbc <_strtol_r+0x7c>
40005e0c:	40017078 	andmi	r7, r1, r8, ror r0

40005e10 <strtol>:
40005e10:	e59fc01c 	ldr	ip, [pc, #28]	; 40005e34 <strtol+0x24>
40005e14:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005e18:	e1a04001 	mov	r4, r1
40005e1c:	e1a03002 	mov	r3, r2
40005e20:	e1a01000 	mov	r1, r0
40005e24:	e1a02004 	mov	r2, r4
40005e28:	e59c0000 	ldr	r0, [ip]
40005e2c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005e30:	eaffff82 	b	40005c40 <_strtol_r>
40005e34:	40017080 	andmi	r7, r1, r0, lsl #1

40005e38 <_vsprintf_r>:
40005e38:	e92d4030 	push	{r4, r5, lr}
40005e3c:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40005e40:	e1a0e001 	mov	lr, r1
40005e44:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40005e48:	e3a05f82 	mov	r5, #520	; 0x208
40005e4c:	e3e04000 	mvn	r4, #0
40005e50:	e1a0100d 	mov	r1, sp
40005e54:	e58de000 	str	lr, [sp]
40005e58:	e58de010 	str	lr, [sp, #16]
40005e5c:	e1cd50bc 	strh	r5, [sp, #12]
40005e60:	e58dc008 	str	ip, [sp, #8]
40005e64:	e58dc014 	str	ip, [sp, #20]
40005e68:	e1cd40be 	strh	r4, [sp, #14]
40005e6c:	eb00000f 	bl	40005eb0 <_svfprintf_r>
40005e70:	e59d3000 	ldr	r3, [sp]
40005e74:	e3a02000 	mov	r2, #0
40005e78:	e5c32000 	strb	r2, [r3]
40005e7c:	e28dd06c 	add	sp, sp, #108	; 0x6c
40005e80:	e8bd4030 	pop	{r4, r5, lr}
40005e84:	e12fff1e 	bx	lr

40005e88 <vsprintf>:
40005e88:	e59fc01c 	ldr	ip, [pc, #28]	; 40005eac <vsprintf+0x24>
40005e8c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005e90:	e1a04001 	mov	r4, r1
40005e94:	e1a03002 	mov	r3, r2
40005e98:	e1a01000 	mov	r1, r0
40005e9c:	e1a02004 	mov	r2, r4
40005ea0:	e59c0000 	ldr	r0, [ip]
40005ea4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005ea8:	eaffffe2 	b	40005e38 <_vsprintf_r>
40005eac:	40017080 	andmi	r7, r1, r0, lsl #1

40005eb0 <_svfprintf_r>:
40005eb0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005eb4:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40005eb8:	e58d3048 	str	r3, [sp, #72]	; 0x48
40005ebc:	e58d1030 	str	r1, [sp, #48]	; 0x30
40005ec0:	e58d2024 	str	r2, [sp, #36]	; 0x24
40005ec4:	e58d0038 	str	r0, [sp, #56]	; 0x38
40005ec8:	eb000e1a 	bl	40009738 <_localeconv_r>
40005ecc:	e5900000 	ldr	r0, [r0]
40005ed0:	e58d0054 	str	r0, [sp, #84]	; 0x54
40005ed4:	ebffff41 	bl	40005be0 <strlen>
40005ed8:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40005edc:	e1d430bc 	ldrh	r3, [r4, #12]
40005ee0:	e3130080 	tst	r3, #128	; 0x80
40005ee4:	e58d0060 	str	r0, [sp, #96]	; 0x60
40005ee8:	0a000002 	beq	40005ef8 <_svfprintf_r+0x48>
40005eec:	e5943010 	ldr	r3, [r4, #16]
40005ef0:	e3530000 	cmp	r3, #0
40005ef4:	0a000651 	beq	40007840 <_svfprintf_r+0x1990>
40005ef8:	e3a03000 	mov	r3, #0
40005efc:	e28d40c8 	add	r4, sp, #200	; 0xc8
40005f00:	e59fcf94 	ldr	ip, [pc, #3988]	; 40006e9c <_svfprintf_r+0xfec>
40005f04:	e58d401c 	str	r4, [sp, #28]
40005f08:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40005f0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005f10:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40005f14:	e58d4094 	str	r4, [sp, #148]	; 0x94
40005f18:	e58d3058 	str	r3, [sp, #88]	; 0x58
40005f1c:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40005f20:	e58d3068 	str	r3, [sp, #104]	; 0x68
40005f24:	e58d3064 	str	r3, [sp, #100]	; 0x64
40005f28:	e58d3040 	str	r3, [sp, #64]	; 0x40
40005f2c:	e1a07004 	mov	r7, r4
40005f30:	e28c9010 	add	r9, ip, #16
40005f34:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40005f38:	e5d43000 	ldrb	r3, [r4]
40005f3c:	e3530025 	cmp	r3, #37	; 0x25
40005f40:	13530000 	cmpne	r3, #0
40005f44:	0a0000a2 	beq	400061d4 <_svfprintf_r+0x324>
40005f48:	e2843001 	add	r3, r4, #1
40005f4c:	e1a04003 	mov	r4, r3
40005f50:	e5d33000 	ldrb	r3, [r3]
40005f54:	e3530025 	cmp	r3, #37	; 0x25
40005f58:	13530000 	cmpne	r3, #0
40005f5c:	e2843001 	add	r3, r4, #1
40005f60:	1afffff9 	bne	40005f4c <_svfprintf_r+0x9c>
40005f64:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40005f68:	e054500c 	subs	r5, r4, ip
40005f6c:	0a00000d 	beq	40005fa8 <_svfprintf_r+0xf8>
40005f70:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40005f74:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40005f78:	e2833001 	add	r3, r3, #1
40005f7c:	e3530007 	cmp	r3, #7
40005f80:	e0822005 	add	r2, r2, r5
40005f84:	e587c000 	str	ip, [r7]
40005f88:	e5875004 	str	r5, [r7, #4]
40005f8c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005f90:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40005f94:	d2877008 	addle	r7, r7, #8
40005f98:	ca000077 	bgt	4000617c <_svfprintf_r+0x2cc>
40005f9c:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40005fa0:	e08cc005 	add	ip, ip, r5
40005fa4:	e58dc040 	str	ip, [sp, #64]	; 0x40
40005fa8:	e5d43000 	ldrb	r3, [r4]
40005fac:	e3530000 	cmp	r3, #0
40005fb0:	0a000079 	beq	4000619c <_svfprintf_r+0x2ec>
40005fb4:	e2845001 	add	r5, r4, #1
40005fb8:	e3e0c000 	mvn	ip, #0
40005fbc:	e3a03000 	mov	r3, #0
40005fc0:	e58d5024 	str	r5, [sp, #36]	; 0x24
40005fc4:	e5d48001 	ldrb	r8, [r4, #1]
40005fc8:	e58dc028 	str	ip, [sp, #40]	; 0x28
40005fcc:	e1a02003 	mov	r2, r3
40005fd0:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40005fd4:	e58d3044 	str	r3, [sp, #68]	; 0x44
40005fd8:	e58d3020 	str	r3, [sp, #32]
40005fdc:	e1a03005 	mov	r3, r5
40005fe0:	e2833001 	add	r3, r3, #1
40005fe4:	e2481020 	sub	r1, r8, #32
40005fe8:	e3510058 	cmp	r1, #88	; 0x58
40005fec:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40005ff0:	ea000262 	b	40006980 <_svfprintf_r+0xad0>
40005ff4:	40006820 	andmi	r6, r0, r0, lsr #16
40005ff8:	40006980 	andmi	r6, r0, r0, lsl #19
40005ffc:	40006980 	andmi	r6, r0, r0, lsl #19
40006000:	40006830 	andmi	r6, r0, r0, lsr r8
40006004:	40006980 	andmi	r6, r0, r0, lsl #19
40006008:	40006980 	andmi	r6, r0, r0, lsl #19
4000600c:	40006980 	andmi	r6, r0, r0, lsl #19
40006010:	40006980 	andmi	r6, r0, r0, lsl #19
40006014:	40006980 	andmi	r6, r0, r0, lsl #19
40006018:	40006980 	andmi	r6, r0, r0, lsl #19
4000601c:	40006844 	andmi	r6, r0, r4, asr #16
40006020:	40006748 	andmi	r6, r0, r8, asr #14
40006024:	40006980 	andmi	r6, r0, r0, lsl #19
40006028:	40006168 	andmi	r6, r0, r8, ror #2
4000602c:	40006464 	andmi	r6, r0, r4, ror #8
40006030:	40006980 	andmi	r6, r0, r0, lsl #19
40006034:	4000693c 	andmi	r6, r0, ip, lsr r9
40006038:	40006950 	andmi	r6, r0, r0, asr r9
4000603c:	40006950 	andmi	r6, r0, r0, asr r9
40006040:	40006950 	andmi	r6, r0, r0, asr r9
40006044:	40006950 	andmi	r6, r0, r0, asr r9
40006048:	40006950 	andmi	r6, r0, r0, asr r9
4000604c:	40006950 	andmi	r6, r0, r0, asr r9
40006050:	40006950 	andmi	r6, r0, r0, asr r9
40006054:	40006950 	andmi	r6, r0, r0, asr r9
40006058:	40006950 	andmi	r6, r0, r0, asr r9
4000605c:	40006980 	andmi	r6, r0, r0, lsl #19
40006060:	40006980 	andmi	r6, r0, r0, lsl #19
40006064:	40006980 	andmi	r6, r0, r0, lsl #19
40006068:	40006980 	andmi	r6, r0, r0, lsl #19
4000606c:	40006980 	andmi	r6, r0, r0, lsl #19
40006070:	40006980 	andmi	r6, r0, r0, lsl #19
40006074:	40006980 	andmi	r6, r0, r0, lsl #19
40006078:	40006980 	andmi	r6, r0, r0, lsl #19
4000607c:	40006980 	andmi	r6, r0, r0, lsl #19
40006080:	40006980 	andmi	r6, r0, r0, lsl #19
40006084:	40006508 	andmi	r6, r0, r8, lsl #10
40006088:	40006560 	andmi	r6, r0, r0, ror #10
4000608c:	40006980 	andmi	r6, r0, r0, lsl #19
40006090:	40006560 	andmi	r6, r0, r0, ror #10
40006094:	40006980 	andmi	r6, r0, r0, lsl #19
40006098:	40006980 	andmi	r6, r0, r0, lsl #19
4000609c:	40006980 	andmi	r6, r0, r0, lsl #19
400060a0:	40006980 	andmi	r6, r0, r0, lsl #19
400060a4:	40006608 	andmi	r6, r0, r8, lsl #12
400060a8:	40006980 	andmi	r6, r0, r0, lsl #19
400060ac:	40006980 	andmi	r6, r0, r0, lsl #19
400060b0:	4000661c 	andmi	r6, r0, ip, lsl r6
400060b4:	40006980 	andmi	r6, r0, r0, lsl #19
400060b8:	40006980 	andmi	r6, r0, r0, lsl #19
400060bc:	40006980 	andmi	r6, r0, r0, lsl #19
400060c0:	40006980 	andmi	r6, r0, r0, lsl #19
400060c4:	40006980 	andmi	r6, r0, r0, lsl #19
400060c8:	400064b8 			; <UNDEFINED> instruction: 0x400064b8
400060cc:	40006980 	andmi	r6, r0, r0, lsl #19
400060d0:	40006980 	andmi	r6, r0, r0, lsl #19
400060d4:	400068b0 			; <UNDEFINED> instruction: 0x400068b0
400060d8:	40006980 	andmi	r6, r0, r0, lsl #19
400060dc:	40006980 	andmi	r6, r0, r0, lsl #19
400060e0:	40006980 	andmi	r6, r0, r0, lsl #19
400060e4:	40006980 	andmi	r6, r0, r0, lsl #19
400060e8:	40006980 	andmi	r6, r0, r0, lsl #19
400060ec:	40006980 	andmi	r6, r0, r0, lsl #19
400060f0:	40006980 	andmi	r6, r0, r0, lsl #19
400060f4:	40006980 	andmi	r6, r0, r0, lsl #19
400060f8:	40006980 	andmi	r6, r0, r0, lsl #19
400060fc:	40006980 	andmi	r6, r0, r0, lsl #19
40006100:	4000686c 	andmi	r6, r0, ip, ror #16
40006104:	400068fc 	strdmi	r6, [r0], -ip
40006108:	40006560 	andmi	r6, r0, r0, ror #10
4000610c:	40006560 	andmi	r6, r0, r0, ror #10
40006110:	40006560 	andmi	r6, r0, r0, ror #10
40006114:	4000680c 	andmi	r6, r0, ip, lsl #16
40006118:	400068fc 	strdmi	r6, [r0], -ip
4000611c:	40006980 	andmi	r6, r0, r0, lsl #19
40006120:	40006980 	andmi	r6, r0, r0, lsl #19
40006124:	40006754 	andmi	r6, r0, r4, asr r7
40006128:	40006980 	andmi	r6, r0, r0, lsl #19
4000612c:	40006784 	andmi	r6, r0, r4, lsl #15
40006130:	40006434 	andmi	r6, r0, r4, lsr r4
40006134:	400067c4 	andmi	r6, r0, r4, asr #15
40006138:	4000665c 	andmi	r6, r0, ip, asr r6
4000613c:	40006980 	andmi	r6, r0, r0, lsl #19
40006140:	40006670 	andmi	r6, r0, r0, ror r6
40006144:	40006980 	andmi	r6, r0, r0, lsl #19
40006148:	400061dc 	ldrdmi	r6, [r0], -ip
4000614c:	40006980 	andmi	r6, r0, r0, lsl #19
40006150:	40006980 	andmi	r6, r0, r0, lsl #19
40006154:	400066e4 	andmi	r6, r0, r4, ror #13
40006158:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
4000615c:	e2655000 	rsb	r5, r5, #0
40006160:	e58d5044 	str	r5, [sp, #68]	; 0x44
40006164:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006168:	e59dc020 	ldr	ip, [sp, #32]
4000616c:	e38cc004 	orr	ip, ip, #4
40006170:	e58dc020 	str	ip, [sp, #32]
40006174:	e5d38000 	ldrb	r8, [r3]
40006178:	eaffff98 	b	40005fe0 <_svfprintf_r+0x130>
4000617c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006180:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006184:	e28d2094 	add	r2, sp, #148	; 0x94
40006188:	eb0013c7 	bl	4000b0ac <__ssprint_r>
4000618c:	e3500000 	cmp	r0, #0
40006190:	1a000007 	bne	400061b4 <_svfprintf_r+0x304>
40006194:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006198:	eaffff7f 	b	40005f9c <_svfprintf_r+0xec>
4000619c:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
400061a0:	e3530000 	cmp	r3, #0
400061a4:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
400061a8:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
400061ac:	128d2094 	addne	r2, sp, #148	; 0x94
400061b0:	1b0013bd 	blne	4000b0ac <__ssprint_r>
400061b4:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400061b8:	e1d430bc 	ldrh	r3, [r4, #12]
400061bc:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
400061c0:	e3130040 	tst	r3, #64	; 0x40
400061c4:	13e00000 	mvnne	r0, #0
400061c8:	e28ddf43 	add	sp, sp, #268	; 0x10c
400061cc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400061d0:	e12fff1e 	bx	lr
400061d4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
400061d8:	eaffff72 	b	40005fa8 <_svfprintf_r+0xf8>
400061dc:	e59d5020 	ldr	r5, [sp, #32]
400061e0:	e3150020 	tst	r5, #32
400061e4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400061e8:	0a0000b9 	beq	400064d4 <_svfprintf_r+0x624>
400061ec:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400061f0:	e28c3007 	add	r3, ip, #7
400061f4:	e3c33007 	bic	r3, r3, #7
400061f8:	e2834008 	add	r4, r3, #8
400061fc:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006200:	e8930030 	ldm	r3, {r4, r5}
40006204:	e3a03001 	mov	r3, #1
40006208:	e3a0a000 	mov	sl, #0
4000620c:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40006210:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006214:	e35c0000 	cmp	ip, #0
40006218:	a59dc020 	ldrge	ip, [sp, #32]
4000621c:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40006220:	a58dc020 	strge	ip, [sp, #32]
40006224:	e1940005 	orrs	r0, r4, r5
40006228:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000622c:	03a02000 	moveq	r2, #0
40006230:	13a02001 	movne	r2, #1
40006234:	e35c0000 	cmp	ip, #0
40006238:	13822001 	orrne	r2, r2, #1
4000623c:	e3520000 	cmp	r2, #0
40006240:	0a0002cb 	beq	40006d74 <_svfprintf_r+0xec4>
40006244:	e3530001 	cmp	r3, #1
40006248:	0a0003b1 	beq	40007114 <_svfprintf_r+0x1264>
4000624c:	e3530002 	cmp	r3, #2
40006250:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006254:	1a00005b 	bne	400063c8 <_svfprintf_r+0x518>
40006258:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
4000625c:	e1a03224 	lsr	r3, r4, #4
40006260:	e204000f 	and	r0, r4, #15
40006264:	e1833e05 	orr	r3, r3, r5, lsl #28
40006268:	e1a01225 	lsr	r1, r5, #4
4000626c:	e1a04003 	mov	r4, r3
40006270:	e1a05001 	mov	r5, r1
40006274:	e7dc3000 	ldrb	r3, [ip, r0]
40006278:	e1940005 	orrs	r0, r4, r5
4000627c:	e1a06002 	mov	r6, r2
40006280:	e5c23000 	strb	r3, [r2]
40006284:	e2422001 	sub	r2, r2, #1
40006288:	1afffff3 	bne	4000625c <_svfprintf_r+0x3ac>
4000628c:	e59d301c 	ldr	r3, [sp, #28]
40006290:	e0663003 	rsb	r3, r6, r3
40006294:	e58d3034 	str	r3, [sp, #52]	; 0x34
40006298:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000629c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400062a0:	e3a05000 	mov	r5, #0
400062a4:	e15c0004 	cmp	ip, r4
400062a8:	b1a0c004 	movlt	ip, r4
400062ac:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400062b0:	e58d5050 	str	r5, [sp, #80]	; 0x50
400062b4:	e35a0000 	cmp	sl, #0
400062b8:	0a000002 	beq	400062c8 <_svfprintf_r+0x418>
400062bc:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
400062c0:	e2844001 	add	r4, r4, #1
400062c4:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400062c8:	e59d5020 	ldr	r5, [sp, #32]
400062cc:	e215b002 	ands	fp, r5, #2
400062d0:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
400062d4:	e59d3020 	ldr	r3, [sp, #32]
400062d8:	128cc002 	addne	ip, ip, #2
400062dc:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
400062e0:	e2133084 	ands	r3, r3, #132	; 0x84
400062e4:	e58d304c 	str	r3, [sp, #76]	; 0x4c
400062e8:	1a0001ae 	bne	400069a8 <_svfprintf_r+0xaf8>
400062ec:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
400062f0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400062f4:	e06c5004 	rsb	r5, ip, r4
400062f8:	e3550000 	cmp	r5, #0
400062fc:	da0001a9 	ble	400069a8 <_svfprintf_r+0xaf8>
40006300:	e3550010 	cmp	r5, #16
40006304:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006308:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
4000630c:	e59fab88 	ldr	sl, [pc, #2952]	; 40006e9c <_svfprintf_r+0xfec>
40006310:	da000021 	ble	4000639c <_svfprintf_r+0x4ec>
40006314:	e58d606c 	str	r6, [sp, #108]	; 0x6c
40006318:	e1a00007 	mov	r0, r7
4000631c:	e3a04010 	mov	r4, #16
40006320:	e1a07005 	mov	r7, r5
40006324:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40006328:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
4000632c:	ea000002 	b	4000633c <_svfprintf_r+0x48c>
40006330:	e2477010 	sub	r7, r7, #16
40006334:	e3570010 	cmp	r7, #16
40006338:	da000014 	ble	40006390 <_svfprintf_r+0x4e0>
4000633c:	e2822001 	add	r2, r2, #1
40006340:	e59f3b54 	ldr	r3, [pc, #2900]	; 40006e9c <_svfprintf_r+0xfec>
40006344:	e3520007 	cmp	r2, #7
40006348:	e2811010 	add	r1, r1, #16
4000634c:	e8800018 	stm	r0, {r3, r4}
40006350:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006354:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006358:	d2800008 	addle	r0, r0, #8
4000635c:	dafffff3 	ble	40006330 <_svfprintf_r+0x480>
40006360:	e1a00005 	mov	r0, r5
40006364:	e1a01006 	mov	r1, r6
40006368:	e28d2094 	add	r2, sp, #148	; 0x94
4000636c:	eb00134e 	bl	4000b0ac <__ssprint_r>
40006370:	e3500000 	cmp	r0, #0
40006374:	1affff8e 	bne	400061b4 <_svfprintf_r+0x304>
40006378:	e2477010 	sub	r7, r7, #16
4000637c:	e3570010 	cmp	r7, #16
40006380:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006384:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006388:	e28d00c8 	add	r0, sp, #200	; 0xc8
4000638c:	caffffea 	bgt	4000633c <_svfprintf_r+0x48c>
40006390:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
40006394:	e1a05007 	mov	r5, r7
40006398:	e1a07000 	mov	r7, r0
4000639c:	e2822001 	add	r2, r2, #1
400063a0:	e0854001 	add	r4, r5, r1
400063a4:	e3520007 	cmp	r2, #7
400063a8:	e58d2098 	str	r2, [sp, #152]	; 0x98
400063ac:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400063b0:	e587a000 	str	sl, [r7]
400063b4:	e5875004 	str	r5, [r7, #4]
400063b8:	ca00035f 	bgt	4000713c <_svfprintf_r+0x128c>
400063bc:	e2877008 	add	r7, r7, #8
400063c0:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400063c4:	ea000178 	b	400069ac <_svfprintf_r+0xafc>
400063c8:	e1a031a4 	lsr	r3, r4, #3
400063cc:	e1833e85 	orr	r3, r3, r5, lsl #29
400063d0:	e1a001a5 	lsr	r0, r5, #3
400063d4:	e2041007 	and	r1, r4, #7
400063d8:	e1a05000 	mov	r5, r0
400063dc:	e1a04003 	mov	r4, r3
400063e0:	e1940005 	orrs	r0, r4, r5
400063e4:	e2813030 	add	r3, r1, #48	; 0x30
400063e8:	e1a06002 	mov	r6, r2
400063ec:	e5c23000 	strb	r3, [r2]
400063f0:	e2422001 	sub	r2, r2, #1
400063f4:	1afffff3 	bne	400063c8 <_svfprintf_r+0x518>
400063f8:	e59d4020 	ldr	r4, [sp, #32]
400063fc:	e3140001 	tst	r4, #1
40006400:	e1a01006 	mov	r1, r6
40006404:	0a000348 	beq	4000712c <_svfprintf_r+0x127c>
40006408:	e3530030 	cmp	r3, #48	; 0x30
4000640c:	059dc01c 	ldreq	ip, [sp, #28]
40006410:	159d401c 	ldrne	r4, [sp, #28]
40006414:	11a06002 	movne	r6, r2
40006418:	0066c00c 	rsbeq	ip, r6, ip
4000641c:	13a03030 	movne	r3, #48	; 0x30
40006420:	10664004 	rsbne	r4, r6, r4
40006424:	058dc034 	streq	ip, [sp, #52]	; 0x34
40006428:	158d4034 	strne	r4, [sp, #52]	; 0x34
4000642c:	15413001 	strbne	r3, [r1, #-1]
40006430:	eaffff98 	b	40006298 <_svfprintf_r+0x3e8>
40006434:	e59dc020 	ldr	ip, [sp, #32]
40006438:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000643c:	e21c3020 	ands	r3, ip, #32
40006440:	0a00007c 	beq	40006638 <_svfprintf_r+0x788>
40006444:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006448:	e2843007 	add	r3, r4, #7
4000644c:	e3c33007 	bic	r3, r3, #7
40006450:	e2835008 	add	r5, r3, #8
40006454:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006458:	e8930030 	ldm	r3, {r4, r5}
4000645c:	e3a03000 	mov	r3, #0
40006460:	eaffff68 	b	40006208 <_svfprintf_r+0x358>
40006464:	e5d38000 	ldrb	r8, [r3]
40006468:	e358002a 	cmp	r8, #42	; 0x2a
4000646c:	e2830001 	add	r0, r3, #1
40006470:	0a00063c 	beq	40007d68 <_svfprintf_r+0x1eb8>
40006474:	e2481030 	sub	r1, r8, #48	; 0x30
40006478:	e3510009 	cmp	r1, #9
4000647c:	83a04000 	movhi	r4, #0
40006480:	81a03000 	movhi	r3, r0
40006484:	858d4028 	strhi	r4, [sp, #40]	; 0x28
40006488:	8afffed5 	bhi	40005fe4 <_svfprintf_r+0x134>
4000648c:	e3a03000 	mov	r3, #0
40006490:	e4d08001 	ldrb	r8, [r0], #1
40006494:	e0833103 	add	r3, r3, r3, lsl #2
40006498:	e0813083 	add	r3, r1, r3, lsl #1
4000649c:	e2481030 	sub	r1, r8, #48	; 0x30
400064a0:	e3510009 	cmp	r1, #9
400064a4:	9afffff9 	bls	40006490 <_svfprintf_r+0x5e0>
400064a8:	e1833fc3 	orr	r3, r3, r3, asr #31
400064ac:	e58d3028 	str	r3, [sp, #40]	; 0x28
400064b0:	e1a03000 	mov	r3, r0
400064b4:	eafffeca 	b	40005fe4 <_svfprintf_r+0x134>
400064b8:	e59d4020 	ldr	r4, [sp, #32]
400064bc:	e3844010 	orr	r4, r4, #16
400064c0:	e58d4020 	str	r4, [sp, #32]
400064c4:	e59d5020 	ldr	r5, [sp, #32]
400064c8:	e3150020 	tst	r5, #32
400064cc:	e58d3024 	str	r3, [sp, #36]	; 0x24
400064d0:	1affff45 	bne	400061ec <_svfprintf_r+0x33c>
400064d4:	e59d5020 	ldr	r5, [sp, #32]
400064d8:	e3150010 	tst	r5, #16
400064dc:	1a00035d 	bne	40007258 <_svfprintf_r+0x13a8>
400064e0:	e59d4020 	ldr	r4, [sp, #32]
400064e4:	e3140040 	tst	r4, #64	; 0x40
400064e8:	0a00035a 	beq	40007258 <_svfprintf_r+0x13a8>
400064ec:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400064f0:	e1d540b0 	ldrh	r4, [r5]
400064f4:	e2855004 	add	r5, r5, #4
400064f8:	e58d5048 	str	r5, [sp, #72]	; 0x48
400064fc:	e3a03001 	mov	r3, #1
40006500:	e3a05000 	mov	r5, #0
40006504:	eaffff3f 	b	40006208 <_svfprintf_r+0x358>
40006508:	e59d5020 	ldr	r5, [sp, #32]
4000650c:	e3855010 	orr	r5, r5, #16
40006510:	e58d5020 	str	r5, [sp, #32]
40006514:	e59dc020 	ldr	ip, [sp, #32]
40006518:	e31c0020 	tst	ip, #32
4000651c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006520:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006524:	0a0000f9 	beq	40006910 <_svfprintf_r+0xa60>
40006528:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000652c:	e2841007 	add	r1, r4, #7
40006530:	e3c11007 	bic	r1, r1, #7
40006534:	e891000c 	ldm	r1, {r2, r3}
40006538:	e2811008 	add	r1, r1, #8
4000653c:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006540:	e1a04002 	mov	r4, r2
40006544:	e1a05003 	mov	r5, r3
40006548:	e3520000 	cmp	r2, #0
4000654c:	e2d30000 	sbcs	r0, r3, #0
40006550:	ba0003e4 	blt	400074e8 <_svfprintf_r+0x1638>
40006554:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006558:	e3a03001 	mov	r3, #1
4000655c:	eaffff2b 	b	40006210 <_svfprintf_r+0x360>
40006560:	e59d4020 	ldr	r4, [sp, #32]
40006564:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006568:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000656c:	e3140008 	tst	r4, #8
40006570:	e2853007 	add	r3, r5, #7
40006574:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006578:	e3c33007 	bic	r3, r3, #7
4000657c:	0a0003f0 	beq	40007544 <_svfprintf_r+0x1694>
40006580:	e283c008 	add	ip, r3, #8
40006584:	e5934000 	ldr	r4, [r3]
40006588:	e5933004 	ldr	r3, [r3, #4]
4000658c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006590:	e58d4058 	str	r4, [sp, #88]	; 0x58
40006594:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40006598:	e28d0058 	add	r0, sp, #88	; 0x58
4000659c:	e8900003 	ldm	r0, {r0, r1}
400065a0:	eb001209 	bl	4000adcc <__fpclassifyd>
400065a4:	e3500001 	cmp	r0, #1
400065a8:	e28d0058 	add	r0, sp, #88	; 0x58
400065ac:	e8900003 	ldm	r0, {r0, r1}
400065b0:	1a0003d2 	bne	40007500 <_svfprintf_r+0x1650>
400065b4:	e3a03000 	mov	r3, #0
400065b8:	e3a02000 	mov	r2, #0
400065bc:	eb001d3e 	bl	4000dabc <__aeabi_dcmplt>
400065c0:	e59d4020 	ldr	r4, [sp, #32]
400065c4:	e3500000 	cmp	r0, #0
400065c8:	13a0a02d 	movne	sl, #45	; 0x2d
400065cc:	e59f38cc 	ldr	r3, [pc, #2252]	; 40006ea0 <_svfprintf_r+0xff0>
400065d0:	e3a05003 	mov	r5, #3
400065d4:	e3a0c000 	mov	ip, #0
400065d8:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
400065dc:	15cda077 	strbne	sl, [sp, #119]	; 0x77
400065e0:	e3c44080 	bic	r4, r4, #128	; 0x80
400065e4:	e3580047 	cmp	r8, #71	; 0x47
400065e8:	e59f68b4 	ldr	r6, [pc, #2228]	; 40006ea4 <_svfprintf_r+0xff4>
400065ec:	e58d502c 	str	r5, [sp, #44]	; 0x2c
400065f0:	e58dc028 	str	ip, [sp, #40]	; 0x28
400065f4:	e58d4020 	str	r4, [sp, #32]
400065f8:	d1a06003 	movle	r6, r3
400065fc:	e58d5034 	str	r5, [sp, #52]	; 0x34
40006600:	e58dc050 	str	ip, [sp, #80]	; 0x50
40006604:	eaffff2a 	b	400062b4 <_svfprintf_r+0x404>
40006608:	e59d4020 	ldr	r4, [sp, #32]
4000660c:	e3844008 	orr	r4, r4, #8
40006610:	e58d4020 	str	r4, [sp, #32]
40006614:	e5d38000 	ldrb	r8, [r3]
40006618:	eafffe70 	b	40005fe0 <_svfprintf_r+0x130>
4000661c:	e59d5020 	ldr	r5, [sp, #32]
40006620:	e3855010 	orr	r5, r5, #16
40006624:	e58d5020 	str	r5, [sp, #32]
40006628:	e59dc020 	ldr	ip, [sp, #32]
4000662c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006630:	e21c3020 	ands	r3, ip, #32
40006634:	1affff82 	bne	40006444 <_svfprintf_r+0x594>
40006638:	e59dc020 	ldr	ip, [sp, #32]
4000663c:	e21c2010 	ands	r2, ip, #16
40006640:	0a0003d0 	beq	40007588 <_svfprintf_r+0x16d8>
40006644:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006648:	e5954000 	ldr	r4, [r5]
4000664c:	e2855004 	add	r5, r5, #4
40006650:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006654:	e3a05000 	mov	r5, #0
40006658:	eafffeea 	b	40006208 <_svfprintf_r+0x358>
4000665c:	e59d5020 	ldr	r5, [sp, #32]
40006660:	e3855020 	orr	r5, r5, #32
40006664:	e58d5020 	str	r5, [sp, #32]
40006668:	e5d38000 	ldrb	r8, [r3]
4000666c:	eafffe5b 	b	40005fe0 <_svfprintf_r+0x130>
40006670:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006674:	e5946000 	ldr	r6, [r4]
40006678:	e3a05000 	mov	r5, #0
4000667c:	e1560005 	cmp	r6, r5
40006680:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006684:	e2844004 	add	r4, r4, #4
40006688:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
4000668c:	0a000505 	beq	40007aa8 <_svfprintf_r+0x1bf8>
40006690:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006694:	e35c0000 	cmp	ip, #0
40006698:	e1a00006 	mov	r0, r6
4000669c:	ba0004e2 	blt	40007a2c <_svfprintf_r+0x1b7c>
400066a0:	e1a01005 	mov	r1, r5
400066a4:	e1a0200c 	mov	r2, ip
400066a8:	eb000df9 	bl	40009e94 <memchr>
400066ac:	e3500000 	cmp	r0, #0
400066b0:	0a00051b 	beq	40007b24 <_svfprintf_r+0x1c74>
400066b4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400066b8:	e0660000 	rsb	r0, r6, r0
400066bc:	e15c0000 	cmp	ip, r0
400066c0:	a1a0c000 	movge	ip, r0
400066c4:	e58d4048 	str	r4, [sp, #72]	; 0x48
400066c8:	e1cc4fcc 	bic	r4, ip, ip, asr #31
400066cc:	e58dc034 	str	ip, [sp, #52]	; 0x34
400066d0:	e58d5028 	str	r5, [sp, #40]	; 0x28
400066d4:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400066d8:	e58d5050 	str	r5, [sp, #80]	; 0x50
400066dc:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400066e0:	eafffef3 	b	400062b4 <_svfprintf_r+0x404>
400066e4:	e59d5020 	ldr	r5, [sp, #32]
400066e8:	e59f47b8 	ldr	r4, [pc, #1976]	; 40006ea8 <_svfprintf_r+0xff8>
400066ec:	e3150020 	tst	r5, #32
400066f0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400066f4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400066f8:	e58d4068 	str	r4, [sp, #104]	; 0x68
400066fc:	0a000072 	beq	400068cc <_svfprintf_r+0xa1c>
40006700:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006704:	e28c3007 	add	r3, ip, #7
40006708:	e3c33007 	bic	r3, r3, #7
4000670c:	e2834008 	add	r4, r3, #8
40006710:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006714:	e8930030 	ldm	r3, {r4, r5}
40006718:	e59dc020 	ldr	ip, [sp, #32]
4000671c:	e31c0001 	tst	ip, #1
40006720:	0a00023f 	beq	40007024 <_svfprintf_r+0x1174>
40006724:	e1940005 	orrs	r0, r4, r5
40006728:	0a00023d 	beq	40007024 <_svfprintf_r+0x1174>
4000672c:	e3a03030 	mov	r3, #48	; 0x30
40006730:	e38cc002 	orr	ip, ip, #2
40006734:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40006738:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
4000673c:	e58dc020 	str	ip, [sp, #32]
40006740:	e3a03002 	mov	r3, #2
40006744:	eafffeaf 	b	40006208 <_svfprintf_r+0x358>
40006748:	e5d38000 	ldrb	r8, [r3]
4000674c:	e3a0202b 	mov	r2, #43	; 0x2b
40006750:	eafffe22 	b	40005fe0 <_svfprintf_r+0x130>
40006754:	e5d38000 	ldrb	r8, [r3]
40006758:	e358006c 	cmp	r8, #108	; 0x6c
4000675c:	059dc020 	ldreq	ip, [sp, #32]
40006760:	159d4020 	ldrne	r4, [sp, #32]
40006764:	e1a01003 	mov	r1, r3
40006768:	038cc020 	orreq	ip, ip, #32
4000676c:	13844010 	orrne	r4, r4, #16
40006770:	02833001 	addeq	r3, r3, #1
40006774:	058dc020 	streq	ip, [sp, #32]
40006778:	05d18001 	ldrbeq	r8, [r1, #1]
4000677c:	158d4020 	strne	r4, [sp, #32]
40006780:	eafffe16 	b	40005fe0 <_svfprintf_r+0x130>
40006784:	e59dc020 	ldr	ip, [sp, #32]
40006788:	e31c0020 	tst	ip, #32
4000678c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006790:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006794:	0a000371 	beq	40007560 <_svfprintf_r+0x16b0>
40006798:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000679c:	e5941000 	ldr	r1, [r4]
400067a0:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400067a4:	e1a05fc4 	asr	r5, r4, #31
400067a8:	e1a03005 	mov	r3, r5
400067ac:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400067b0:	e1a02004 	mov	r2, r4
400067b4:	e2855004 	add	r5, r5, #4
400067b8:	e58d5048 	str	r5, [sp, #72]	; 0x48
400067bc:	e881000c 	stm	r1, {r2, r3}
400067c0:	eafffddb 	b	40005f34 <_svfprintf_r+0x84>
400067c4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400067c8:	e59d5020 	ldr	r5, [sp, #32]
400067cc:	e28cc004 	add	ip, ip, #4
400067d0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400067d4:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400067d8:	e58dc048 	str	ip, [sp, #72]	; 0x48
400067dc:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40006ea8 <_svfprintf_r+0xff8>
400067e0:	e3855002 	orr	r5, r5, #2
400067e4:	e5934000 	ldr	r4, [r3]
400067e8:	e3a08078 	mov	r8, #120	; 0x78
400067ec:	e3a03030 	mov	r3, #48	; 0x30
400067f0:	e58d5020 	str	r5, [sp, #32]
400067f4:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
400067f8:	e3a05000 	mov	r5, #0
400067fc:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006800:	e58dc068 	str	ip, [sp, #104]	; 0x68
40006804:	e3a03002 	mov	r3, #2
40006808:	eafffe7e 	b	40006208 <_svfprintf_r+0x358>
4000680c:	e59d5020 	ldr	r5, [sp, #32]
40006810:	e3855040 	orr	r5, r5, #64	; 0x40
40006814:	e58d5020 	str	r5, [sp, #32]
40006818:	e5d38000 	ldrb	r8, [r3]
4000681c:	eafffdef 	b	40005fe0 <_svfprintf_r+0x130>
40006820:	e3520000 	cmp	r2, #0
40006824:	e5d38000 	ldrb	r8, [r3]
40006828:	03a02020 	moveq	r2, #32
4000682c:	eafffdeb 	b	40005fe0 <_svfprintf_r+0x130>
40006830:	e59d5020 	ldr	r5, [sp, #32]
40006834:	e3855001 	orr	r5, r5, #1
40006838:	e58d5020 	str	r5, [sp, #32]
4000683c:	e5d38000 	ldrb	r8, [r3]
40006840:	eafffde6 	b	40005fe0 <_svfprintf_r+0x130>
40006844:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006848:	e59cc000 	ldr	ip, [ip]
4000684c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006850:	e35c0000 	cmp	ip, #0
40006854:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006858:	e2841004 	add	r1, r4, #4
4000685c:	bafffe3d 	blt	40006158 <_svfprintf_r+0x2a8>
40006860:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006864:	e5d38000 	ldrb	r8, [r3]
40006868:	eafffddc 	b	40005fe0 <_svfprintf_r+0x130>
4000686c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006870:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40006874:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006878:	e5932000 	ldr	r2, [r3]
4000687c:	e3a0c001 	mov	ip, #1
40006880:	e2844004 	add	r4, r4, #4
40006884:	e3a03000 	mov	r3, #0
40006888:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000688c:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
40006890:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006894:	e1a0a003 	mov	sl, r3
40006898:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
4000689c:	e58da028 	str	sl, [sp, #40]	; 0x28
400068a0:	e58da050 	str	sl, [sp, #80]	; 0x50
400068a4:	e58dc034 	str	ip, [sp, #52]	; 0x34
400068a8:	e28d60a0 	add	r6, sp, #160	; 0xa0
400068ac:	eafffe85 	b	400062c8 <_svfprintf_r+0x418>
400068b0:	e59d5020 	ldr	r5, [sp, #32]
400068b4:	e59f45f0 	ldr	r4, [pc, #1520]	; 40006eac <_svfprintf_r+0xffc>
400068b8:	e3150020 	tst	r5, #32
400068bc:	e58d3024 	str	r3, [sp, #36]	; 0x24
400068c0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400068c4:	e58d4068 	str	r4, [sp, #104]	; 0x68
400068c8:	1affff8c 	bne	40006700 <_svfprintf_r+0x850>
400068cc:	e59d5020 	ldr	r5, [sp, #32]
400068d0:	e3150010 	tst	r5, #16
400068d4:	1a000266 	bne	40007274 <_svfprintf_r+0x13c4>
400068d8:	e59d4020 	ldr	r4, [sp, #32]
400068dc:	e3140040 	tst	r4, #64	; 0x40
400068e0:	0a000263 	beq	40007274 <_svfprintf_r+0x13c4>
400068e4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400068e8:	e1d540b0 	ldrh	r4, [r5]
400068ec:	e2855004 	add	r5, r5, #4
400068f0:	e58d5048 	str	r5, [sp, #72]	; 0x48
400068f4:	e3a05000 	mov	r5, #0
400068f8:	eaffff86 	b	40006718 <_svfprintf_r+0x868>
400068fc:	e59dc020 	ldr	ip, [sp, #32]
40006900:	e31c0020 	tst	ip, #32
40006904:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006908:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000690c:	1affff05 	bne	40006528 <_svfprintf_r+0x678>
40006910:	e59d5020 	ldr	r5, [sp, #32]
40006914:	e3150010 	tst	r5, #16
40006918:	0a000327 	beq	400075bc <_svfprintf_r+0x170c>
4000691c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006920:	e59c4000 	ldr	r4, [ip]
40006924:	e28cc004 	add	ip, ip, #4
40006928:	e1a05fc4 	asr	r5, r4, #31
4000692c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006930:	e1a02004 	mov	r2, r4
40006934:	e1a03005 	mov	r3, r5
40006938:	eaffff02 	b	40006548 <_svfprintf_r+0x698>
4000693c:	e59d5020 	ldr	r5, [sp, #32]
40006940:	e3855080 	orr	r5, r5, #128	; 0x80
40006944:	e58d5020 	str	r5, [sp, #32]
40006948:	e5d38000 	ldrb	r8, [r3]
4000694c:	eafffda3 	b	40005fe0 <_svfprintf_r+0x130>
40006950:	e3a0c000 	mov	ip, #0
40006954:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006958:	e2481030 	sub	r1, r8, #48	; 0x30
4000695c:	e1a0000c 	mov	r0, ip
40006960:	e4d38001 	ldrb	r8, [r3], #1
40006964:	e0800100 	add	r0, r0, r0, lsl #2
40006968:	e0810080 	add	r0, r1, r0, lsl #1
4000696c:	e2481030 	sub	r1, r8, #48	; 0x30
40006970:	e3510009 	cmp	r1, #9
40006974:	9afffff9 	bls	40006960 <_svfprintf_r+0xab0>
40006978:	e58d0044 	str	r0, [sp, #68]	; 0x44
4000697c:	eafffd98 	b	40005fe4 <_svfprintf_r+0x134>
40006980:	e3580000 	cmp	r8, #0
40006984:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006988:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000698c:	0afffe02 	beq	4000619c <_svfprintf_r+0x2ec>
40006990:	e3a03000 	mov	r3, #0
40006994:	e3a0c001 	mov	ip, #1
40006998:	e1a0a003 	mov	sl, r3
4000699c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400069a0:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400069a4:	eaffffbb 	b	40006898 <_svfprintf_r+0x9e8>
400069a8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400069ac:	e35a0000 	cmp	sl, #0
400069b0:	0a00000a 	beq	400069e0 <_svfprintf_r+0xb30>
400069b4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400069b8:	e2833001 	add	r3, r3, #1
400069bc:	e3530007 	cmp	r3, #7
400069c0:	e2844001 	add	r4, r4, #1
400069c4:	e28d2077 	add	r2, sp, #119	; 0x77
400069c8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400069cc:	e3a03001 	mov	r3, #1
400069d0:	e887000c 	stm	r7, {r2, r3}
400069d4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400069d8:	d2877008 	addle	r7, r7, #8
400069dc:	ca00017e 	bgt	40006fdc <_svfprintf_r+0x112c>
400069e0:	e35b0000 	cmp	fp, #0
400069e4:	0a00000a 	beq	40006a14 <_svfprintf_r+0xb64>
400069e8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400069ec:	e2833001 	add	r3, r3, #1
400069f0:	e3530007 	cmp	r3, #7
400069f4:	e2844002 	add	r4, r4, #2
400069f8:	e28d2078 	add	r2, sp, #120	; 0x78
400069fc:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a00:	e3a03002 	mov	r3, #2
40006a04:	e887000c 	stm	r7, {r2, r3}
40006a08:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006a0c:	d2877008 	addle	r7, r7, #8
40006a10:	ca00017a 	bgt	40007000 <_svfprintf_r+0x1150>
40006a14:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40006a18:	e3550080 	cmp	r5, #128	; 0x80
40006a1c:	0a0000e3 	beq	40006db0 <_svfprintf_r+0xf00>
40006a20:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006a24:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40006a28:	e063a00c 	rsb	sl, r3, ip
40006a2c:	e35a0000 	cmp	sl, #0
40006a30:	da000034 	ble	40006b08 <_svfprintf_r+0xc58>
40006a34:	e35a0010 	cmp	sl, #16
40006a38:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006a3c:	e59f5478 	ldr	r5, [pc, #1144]	; 40006ebc <_svfprintf_r+0x100c>
40006a40:	da000020 	ble	40006ac8 <_svfprintf_r+0xc18>
40006a44:	e1a02007 	mov	r2, r7
40006a48:	e1a01004 	mov	r1, r4
40006a4c:	e1a07005 	mov	r7, r5
40006a50:	e3a0b010 	mov	fp, #16
40006a54:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006a58:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006a5c:	ea000002 	b	40006a6c <_svfprintf_r+0xbbc>
40006a60:	e24aa010 	sub	sl, sl, #16
40006a64:	e35a0010 	cmp	sl, #16
40006a68:	da000013 	ble	40006abc <_svfprintf_r+0xc0c>
40006a6c:	e2833001 	add	r3, r3, #1
40006a70:	e3530007 	cmp	r3, #7
40006a74:	e2811010 	add	r1, r1, #16
40006a78:	e8820a00 	stm	r2, {r9, fp}
40006a7c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a80:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006a84:	d2822008 	addle	r2, r2, #8
40006a88:	dafffff4 	ble	40006a60 <_svfprintf_r+0xbb0>
40006a8c:	e1a00004 	mov	r0, r4
40006a90:	e1a01005 	mov	r1, r5
40006a94:	e28d2094 	add	r2, sp, #148	; 0x94
40006a98:	eb001183 	bl	4000b0ac <__ssprint_r>
40006a9c:	e3500000 	cmp	r0, #0
40006aa0:	1afffdc3 	bne	400061b4 <_svfprintf_r+0x304>
40006aa4:	e24aa010 	sub	sl, sl, #16
40006aa8:	e35a0010 	cmp	sl, #16
40006aac:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006ab0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006ab4:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006ab8:	caffffeb 	bgt	40006a6c <_svfprintf_r+0xbbc>
40006abc:	e1a05007 	mov	r5, r7
40006ac0:	e1a04001 	mov	r4, r1
40006ac4:	e1a07002 	mov	r7, r2
40006ac8:	e2833001 	add	r3, r3, #1
40006acc:	e3530007 	cmp	r3, #7
40006ad0:	e084400a 	add	r4, r4, sl
40006ad4:	e8870420 	stm	r7, {r5, sl}
40006ad8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006adc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ae0:	d2877008 	addle	r7, r7, #8
40006ae4:	da000007 	ble	40006b08 <_svfprintf_r+0xc58>
40006ae8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006aec:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006af0:	e28d2094 	add	r2, sp, #148	; 0x94
40006af4:	eb00116c 	bl	4000b0ac <__ssprint_r>
40006af8:	e3500000 	cmp	r0, #0
40006afc:	1afffdac 	bne	400061b4 <_svfprintf_r+0x304>
40006b00:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006b04:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006b08:	e59d5020 	ldr	r5, [sp, #32]
40006b0c:	e3150c01 	tst	r5, #256	; 0x100
40006b10:	1a00004d 	bne	40006c4c <_svfprintf_r+0xd9c>
40006b14:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b18:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006b1c:	e2833001 	add	r3, r3, #1
40006b20:	e084400c 	add	r4, r4, ip
40006b24:	e3530007 	cmp	r3, #7
40006b28:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b2c:	e8871040 	stm	r7, {r6, ip}
40006b30:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b34:	ca000118 	bgt	40006f9c <_svfprintf_r+0x10ec>
40006b38:	e2877008 	add	r7, r7, #8
40006b3c:	e59dc020 	ldr	ip, [sp, #32]
40006b40:	e31c0004 	tst	ip, #4
40006b44:	0a000033 	beq	40006c18 <_svfprintf_r+0xd68>
40006b48:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006b4c:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40006b50:	e060500c 	rsb	r5, r0, ip
40006b54:	e3550000 	cmp	r5, #0
40006b58:	da00002e 	ble	40006c18 <_svfprintf_r+0xd68>
40006b5c:	e3550010 	cmp	r5, #16
40006b60:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b64:	e59fa330 	ldr	sl, [pc, #816]	; 40006e9c <_svfprintf_r+0xfec>
40006b68:	da00001b 	ble	40006bdc <_svfprintf_r+0xd2c>
40006b6c:	e3a06010 	mov	r6, #16
40006b70:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40006b74:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006b78:	ea000002 	b	40006b88 <_svfprintf_r+0xcd8>
40006b7c:	e2455010 	sub	r5, r5, #16
40006b80:	e3550010 	cmp	r5, #16
40006b84:	da000014 	ble	40006bdc <_svfprintf_r+0xd2c>
40006b88:	e2833001 	add	r3, r3, #1
40006b8c:	e59f1308 	ldr	r1, [pc, #776]	; 40006e9c <_svfprintf_r+0xfec>
40006b90:	e3530007 	cmp	r3, #7
40006b94:	e2844010 	add	r4, r4, #16
40006b98:	e8870042 	stm	r7, {r1, r6}
40006b9c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ba0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ba4:	d2877008 	addle	r7, r7, #8
40006ba8:	dafffff3 	ble	40006b7c <_svfprintf_r+0xccc>
40006bac:	e1a00008 	mov	r0, r8
40006bb0:	e1a0100b 	mov	r1, fp
40006bb4:	e28d2094 	add	r2, sp, #148	; 0x94
40006bb8:	eb00113b 	bl	4000b0ac <__ssprint_r>
40006bbc:	e3500000 	cmp	r0, #0
40006bc0:	1afffd7b 	bne	400061b4 <_svfprintf_r+0x304>
40006bc4:	e2455010 	sub	r5, r5, #16
40006bc8:	e28d3098 	add	r3, sp, #152	; 0x98
40006bcc:	e3550010 	cmp	r5, #16
40006bd0:	e8930018 	ldm	r3, {r3, r4}
40006bd4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006bd8:	caffffea 	bgt	40006b88 <_svfprintf_r+0xcd8>
40006bdc:	e2833001 	add	r3, r3, #1
40006be0:	e0844005 	add	r4, r4, r5
40006be4:	e3530007 	cmp	r3, #7
40006be8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006bec:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006bf0:	e587a000 	str	sl, [r7]
40006bf4:	e5875004 	str	r5, [r7, #4]
40006bf8:	da000006 	ble	40006c18 <_svfprintf_r+0xd68>
40006bfc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006c00:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006c04:	e28d2094 	add	r2, sp, #148	; 0x94
40006c08:	eb001127 	bl	4000b0ac <__ssprint_r>
40006c0c:	e3500000 	cmp	r0, #0
40006c10:	1afffd67 	bne	400061b4 <_svfprintf_r+0x304>
40006c14:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006c18:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40006c1c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006c20:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40006c24:	e15c0000 	cmp	ip, r0
40006c28:	a085500c 	addge	r5, r5, ip
40006c2c:	b0855000 	addlt	r5, r5, r0
40006c30:	e3540000 	cmp	r4, #0
40006c34:	e58d5040 	str	r5, [sp, #64]	; 0x40
40006c38:	1a0000e0 	bne	40006fc0 <_svfprintf_r+0x1110>
40006c3c:	e3a03000 	mov	r3, #0
40006c40:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c44:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006c48:	eafffcb9 	b	40005f34 <_svfprintf_r+0x84>
40006c4c:	e3580065 	cmp	r8, #101	; 0x65
40006c50:	da00009c 	ble	40006ec8 <_svfprintf_r+0x1018>
40006c54:	e28d0058 	add	r0, sp, #88	; 0x58
40006c58:	e8900003 	ldm	r0, {r0, r1}
40006c5c:	e3a02000 	mov	r2, #0
40006c60:	e3a03000 	mov	r3, #0
40006c64:	eb001b8e 	bl	4000daa4 <__aeabi_dcmpeq>
40006c68:	e3500000 	cmp	r0, #0
40006c6c:	0a0000ee 	beq	4000702c <_svfprintf_r+0x117c>
40006c70:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006c74:	e59f023c 	ldr	r0, [pc, #572]	; 40006eb8 <_svfprintf_r+0x1008>
40006c78:	e2833001 	add	r3, r3, #1
40006c7c:	e2844001 	add	r4, r4, #1
40006c80:	e3530007 	cmp	r3, #7
40006c84:	e3a02001 	mov	r2, #1
40006c88:	e5870000 	str	r0, [r7]
40006c8c:	e5872004 	str	r2, [r7, #4]
40006c90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006c94:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c98:	d2877008 	addle	r7, r7, #8
40006c9c:	ca000252 	bgt	400075ec <_svfprintf_r+0x173c>
40006ca0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40006ca4:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006ca8:	e1530005 	cmp	r3, r5
40006cac:	ba000002 	blt	40006cbc <_svfprintf_r+0xe0c>
40006cb0:	e59dc020 	ldr	ip, [sp, #32]
40006cb4:	e31c0001 	tst	ip, #1
40006cb8:	0affff9f 	beq	40006b3c <_svfprintf_r+0xc8c>
40006cbc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006cc0:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006cc4:	e2833001 	add	r3, r3, #1
40006cc8:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006ccc:	e0844005 	add	r4, r4, r5
40006cd0:	e3530007 	cmp	r3, #7
40006cd4:	e587c000 	str	ip, [r7]
40006cd8:	e5875004 	str	r5, [r7, #4]
40006cdc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ce0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ce4:	d2877008 	addle	r7, r7, #8
40006ce8:	ca000289 	bgt	40007714 <_svfprintf_r+0x1864>
40006cec:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006cf0:	e2456001 	sub	r6, r5, #1
40006cf4:	e3560000 	cmp	r6, #0
40006cf8:	daffff8f 	ble	40006b3c <_svfprintf_r+0xc8c>
40006cfc:	e3560010 	cmp	r6, #16
40006d00:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006d04:	e59f51b0 	ldr	r5, [pc, #432]	; 40006ebc <_svfprintf_r+0x100c>
40006d08:	da00014a 	ble	40007238 <_svfprintf_r+0x1388>
40006d0c:	e3a08010 	mov	r8, #16
40006d10:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40006d14:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006d18:	ea000002 	b	40006d28 <_svfprintf_r+0xe78>
40006d1c:	e2466010 	sub	r6, r6, #16
40006d20:	e3560010 	cmp	r6, #16
40006d24:	da000143 	ble	40007238 <_svfprintf_r+0x1388>
40006d28:	e2833001 	add	r3, r3, #1
40006d2c:	e3530007 	cmp	r3, #7
40006d30:	e2844010 	add	r4, r4, #16
40006d34:	e5879000 	str	r9, [r7]
40006d38:	e5878004 	str	r8, [r7, #4]
40006d3c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d40:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d44:	d2877008 	addle	r7, r7, #8
40006d48:	dafffff3 	ble	40006d1c <_svfprintf_r+0xe6c>
40006d4c:	e1a0000a 	mov	r0, sl
40006d50:	e1a0100b 	mov	r1, fp
40006d54:	e28d2094 	add	r2, sp, #148	; 0x94
40006d58:	eb0010d3 	bl	4000b0ac <__ssprint_r>
40006d5c:	e3500000 	cmp	r0, #0
40006d60:	1afffd13 	bne	400061b4 <_svfprintf_r+0x304>
40006d64:	e28d3098 	add	r3, sp, #152	; 0x98
40006d68:	e8930018 	ldm	r3, {r3, r4}
40006d6c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006d70:	eaffffe9 	b	40006d1c <_svfprintf_r+0xe6c>
40006d74:	e3530000 	cmp	r3, #0
40006d78:	158d2034 	strne	r2, [sp, #52]	; 0x34
40006d7c:	128d60c8 	addne	r6, sp, #200	; 0xc8
40006d80:	1afffd44 	bne	40006298 <_svfprintf_r+0x3e8>
40006d84:	e59d4020 	ldr	r4, [sp, #32]
40006d88:	e3140001 	tst	r4, #1
40006d8c:	128d6f42 	addne	r6, sp, #264	; 0x108
40006d90:	13a03030 	movne	r3, #48	; 0x30
40006d94:	159d501c 	ldrne	r5, [sp, #28]
40006d98:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40006d9c:	10665005 	rsbne	r5, r6, r5
40006da0:	158d5034 	strne	r5, [sp, #52]	; 0x34
40006da4:	058d3034 	streq	r3, [sp, #52]	; 0x34
40006da8:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40006dac:	eafffd39 	b	40006298 <_svfprintf_r+0x3e8>
40006db0:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006db4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40006db8:	e065a00c 	rsb	sl, r5, ip
40006dbc:	e35a0000 	cmp	sl, #0
40006dc0:	daffff16 	ble	40006a20 <_svfprintf_r+0xb70>
40006dc4:	e35a0010 	cmp	sl, #16
40006dc8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006dcc:	e59f50e8 	ldr	r5, [pc, #232]	; 40006ebc <_svfprintf_r+0x100c>
40006dd0:	da000020 	ble	40006e58 <_svfprintf_r+0xfa8>
40006dd4:	e1a02007 	mov	r2, r7
40006dd8:	e1a01004 	mov	r1, r4
40006ddc:	e1a07005 	mov	r7, r5
40006de0:	e3a0b010 	mov	fp, #16
40006de4:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006de8:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006dec:	ea000002 	b	40006dfc <_svfprintf_r+0xf4c>
40006df0:	e24aa010 	sub	sl, sl, #16
40006df4:	e35a0010 	cmp	sl, #16
40006df8:	da000013 	ble	40006e4c <_svfprintf_r+0xf9c>
40006dfc:	e2833001 	add	r3, r3, #1
40006e00:	e3530007 	cmp	r3, #7
40006e04:	e2811010 	add	r1, r1, #16
40006e08:	e8820a00 	stm	r2, {r9, fp}
40006e0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e10:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006e14:	d2822008 	addle	r2, r2, #8
40006e18:	dafffff4 	ble	40006df0 <_svfprintf_r+0xf40>
40006e1c:	e1a00004 	mov	r0, r4
40006e20:	e1a01005 	mov	r1, r5
40006e24:	e28d2094 	add	r2, sp, #148	; 0x94
40006e28:	eb00109f 	bl	4000b0ac <__ssprint_r>
40006e2c:	e3500000 	cmp	r0, #0
40006e30:	1afffcdf 	bne	400061b4 <_svfprintf_r+0x304>
40006e34:	e24aa010 	sub	sl, sl, #16
40006e38:	e35a0010 	cmp	sl, #16
40006e3c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006e40:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e44:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006e48:	caffffeb 	bgt	40006dfc <_svfprintf_r+0xf4c>
40006e4c:	e1a05007 	mov	r5, r7
40006e50:	e1a04001 	mov	r4, r1
40006e54:	e1a07002 	mov	r7, r2
40006e58:	e2833001 	add	r3, r3, #1
40006e5c:	e3530007 	cmp	r3, #7
40006e60:	e084400a 	add	r4, r4, sl
40006e64:	e8870420 	stm	r7, {r5, sl}
40006e68:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e6c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006e70:	d2877008 	addle	r7, r7, #8
40006e74:	dafffee9 	ble	40006a20 <_svfprintf_r+0xb70>
40006e78:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006e7c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006e80:	e28d2094 	add	r2, sp, #148	; 0x94
40006e84:	eb001088 	bl	4000b0ac <__ssprint_r>
40006e88:	e3500000 	cmp	r0, #0
40006e8c:	1afffcc8 	bne	400061b4 <_svfprintf_r+0x304>
40006e90:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006e94:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006e98:	eafffee0 	b	40006a20 <_svfprintf_r+0xb70>
40006e9c:	40016980 	andmi	r6, r1, r0, lsl #19
40006ea0:	40016d34 	andmi	r6, r1, r4, lsr sp
40006ea4:	40016d38 	andmi	r6, r1, r8, lsr sp
40006ea8:	40016d58 	andmi	r6, r1, r8, asr sp
40006eac:	40016d44 	andmi	r6, r1, r4, asr #26
40006eb0:	40016d3c 	andmi	r6, r1, ip, lsr sp
40006eb4:	40016d40 	andmi	r6, r1, r0, asr #26
40006eb8:	40016d74 	andmi	r6, r1, r4, ror sp
40006ebc:	40016990 	mulmi	r1, r0, r9
40006ec0:	40016d6c 	andmi	r6, r1, ip, ror #26
40006ec4:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40006ec8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006ecc:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40006ed0:	e3550001 	cmp	r5, #1
40006ed4:	e2888001 	add	r8, r8, #1
40006ed8:	e2844001 	add	r4, r4, #1
40006edc:	da00014e 	ble	4000741c <_svfprintf_r+0x156c>
40006ee0:	e3580007 	cmp	r8, #7
40006ee4:	e3a03001 	mov	r3, #1
40006ee8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006eec:	e5876000 	str	r6, [r7]
40006ef0:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006ef4:	e5873004 	str	r3, [r7, #4]
40006ef8:	d2877008 	addle	r7, r7, #8
40006efc:	ca000151 	bgt	40007448 <_svfprintf_r+0x1598>
40006f00:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006f04:	e2888001 	add	r8, r8, #1
40006f08:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006f0c:	e3580007 	cmp	r8, #7
40006f10:	e0844005 	add	r4, r4, r5
40006f14:	e587c000 	str	ip, [r7]
40006f18:	e5875004 	str	r5, [r7, #4]
40006f1c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006f20:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f24:	d2877008 	addle	r7, r7, #8
40006f28:	ca000150 	bgt	40007470 <_svfprintf_r+0x15c0>
40006f2c:	e28d0058 	add	r0, sp, #88	; 0x58
40006f30:	e8900003 	ldm	r0, {r0, r1}
40006f34:	e3a02000 	mov	r2, #0
40006f38:	e3a03000 	mov	r3, #0
40006f3c:	eb001ad8 	bl	4000daa4 <__aeabi_dcmpeq>
40006f40:	e3500000 	cmp	r0, #0
40006f44:	1a000086 	bne	40007164 <_svfprintf_r+0x12b4>
40006f48:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006f4c:	e2888001 	add	r8, r8, #1
40006f50:	e2453001 	sub	r3, r5, #1
40006f54:	e2866001 	add	r6, r6, #1
40006f58:	e0844003 	add	r4, r4, r3
40006f5c:	e3580007 	cmp	r8, #7
40006f60:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006f64:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f68:	e5876000 	str	r6, [r7]
40006f6c:	e5873004 	str	r3, [r7, #4]
40006f70:	ca0000a6 	bgt	40007210 <_svfprintf_r+0x1360>
40006f74:	e2877008 	add	r7, r7, #8
40006f78:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40006f7c:	e2888001 	add	r8, r8, #1
40006f80:	e0854004 	add	r4, r5, r4
40006f84:	e28d3084 	add	r3, sp, #132	; 0x84
40006f88:	e3580007 	cmp	r8, #7
40006f8c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006f90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f94:	e8870028 	stm	r7, {r3, r5}
40006f98:	dafffee6 	ble	40006b38 <_svfprintf_r+0xc88>
40006f9c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fa0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fa4:	e28d2094 	add	r2, sp, #148	; 0x94
40006fa8:	eb00103f 	bl	4000b0ac <__ssprint_r>
40006fac:	e3500000 	cmp	r0, #0
40006fb0:	1afffc7f 	bne	400061b4 <_svfprintf_r+0x304>
40006fb4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006fb8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006fbc:	eafffede 	b	40006b3c <_svfprintf_r+0xc8c>
40006fc0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fc4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fc8:	e28d2094 	add	r2, sp, #148	; 0x94
40006fcc:	eb001036 	bl	4000b0ac <__ssprint_r>
40006fd0:	e3500000 	cmp	r0, #0
40006fd4:	0affff18 	beq	40006c3c <_svfprintf_r+0xd8c>
40006fd8:	eafffc75 	b	400061b4 <_svfprintf_r+0x304>
40006fdc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fe0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fe4:	e28d2094 	add	r2, sp, #148	; 0x94
40006fe8:	eb00102f 	bl	4000b0ac <__ssprint_r>
40006fec:	e3500000 	cmp	r0, #0
40006ff0:	1afffc6f 	bne	400061b4 <_svfprintf_r+0x304>
40006ff4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006ff8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006ffc:	eafffe77 	b	400069e0 <_svfprintf_r+0xb30>
40007000:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007004:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007008:	e28d2094 	add	r2, sp, #148	; 0x94
4000700c:	eb001026 	bl	4000b0ac <__ssprint_r>
40007010:	e3500000 	cmp	r0, #0
40007014:	1afffc66 	bne	400061b4 <_svfprintf_r+0x304>
40007018:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000701c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007020:	eafffe7b 	b	40006a14 <_svfprintf_r+0xb64>
40007024:	e3a03002 	mov	r3, #2
40007028:	eafffc76 	b	40006208 <_svfprintf_r+0x358>
4000702c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007030:	e3530000 	cmp	r3, #0
40007034:	da000175 	ble	40007610 <_svfprintf_r+0x1760>
40007038:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
4000703c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007040:	e155000c 	cmp	r5, ip
40007044:	a1a0500c 	movge	r5, ip
40007048:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000704c:	e3550000 	cmp	r5, #0
40007050:	e086b00c 	add	fp, r6, ip
40007054:	da000009 	ble	40007080 <_svfprintf_r+0x11d0>
40007058:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000705c:	e2833001 	add	r3, r3, #1
40007060:	e0844005 	add	r4, r4, r5
40007064:	e3530007 	cmp	r3, #7
40007068:	e5876000 	str	r6, [r7]
4000706c:	e5875004 	str	r5, [r7, #4]
40007070:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007074:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007078:	d2877008 	addle	r7, r7, #8
4000707c:	ca000274 	bgt	40007a54 <_svfprintf_r+0x1ba4>
40007080:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007084:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007088:	e065800c 	rsb	r8, r5, ip
4000708c:	e3580000 	cmp	r8, #0
40007090:	da000090 	ble	400072d8 <_svfprintf_r+0x1428>
40007094:	e3580010 	cmp	r8, #16
40007098:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000709c:	e51f51e8 	ldr	r5, [pc, #-488]	; 40006ebc <_svfprintf_r+0x100c>
400070a0:	da00007c 	ble	40007298 <_svfprintf_r+0x13e8>
400070a4:	e1a02007 	mov	r2, r7
400070a8:	e1a01004 	mov	r1, r4
400070ac:	e1a07005 	mov	r7, r5
400070b0:	e3a0a010 	mov	sl, #16
400070b4:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400070b8:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400070bc:	ea000002 	b	400070cc <_svfprintf_r+0x121c>
400070c0:	e2488010 	sub	r8, r8, #16
400070c4:	e3580010 	cmp	r8, #16
400070c8:	da00006f 	ble	4000728c <_svfprintf_r+0x13dc>
400070cc:	e2833001 	add	r3, r3, #1
400070d0:	e3530007 	cmp	r3, #7
400070d4:	e2811010 	add	r1, r1, #16
400070d8:	e8820600 	stm	r2, {r9, sl}
400070dc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400070e0:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400070e4:	d2822008 	addle	r2, r2, #8
400070e8:	dafffff4 	ble	400070c0 <_svfprintf_r+0x1210>
400070ec:	e1a00004 	mov	r0, r4
400070f0:	e1a01005 	mov	r1, r5
400070f4:	e28d2094 	add	r2, sp, #148	; 0x94
400070f8:	eb000feb 	bl	4000b0ac <__ssprint_r>
400070fc:	e3500000 	cmp	r0, #0
40007100:	1afffc2b 	bne	400061b4 <_svfprintf_r+0x304>
40007104:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40007108:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000710c:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007110:	eaffffea 	b	400070c0 <_svfprintf_r+0x1210>
40007114:	e3550000 	cmp	r5, #0
40007118:	03540009 	cmpeq	r4, #9
4000711c:	8a0000dd 	bhi	40007498 <_svfprintf_r+0x15e8>
40007120:	e2844030 	add	r4, r4, #48	; 0x30
40007124:	e28d6f42 	add	r6, sp, #264	; 0x108
40007128:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
4000712c:	e59d501c 	ldr	r5, [sp, #28]
40007130:	e0665005 	rsb	r5, r6, r5
40007134:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007138:	eafffc56 	b	40006298 <_svfprintf_r+0x3e8>
4000713c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007140:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007144:	e28d2094 	add	r2, sp, #148	; 0x94
40007148:	eb000fd7 	bl	4000b0ac <__ssprint_r>
4000714c:	e3500000 	cmp	r0, #0
40007150:	1afffc17 	bne	400061b4 <_svfprintf_r+0x304>
40007154:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007158:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000715c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007160:	eafffe11 	b	400069ac <_svfprintf_r+0xafc>
40007164:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007168:	e24c6001 	sub	r6, ip, #1
4000716c:	e3560000 	cmp	r6, #0
40007170:	daffff80 	ble	40006f78 <_svfprintf_r+0x10c8>
40007174:	e3560010 	cmp	r6, #16
40007178:	e51f52c4 	ldr	r5, [pc, #-708]	; 40006ebc <_svfprintf_r+0x100c>
4000717c:	da00001c 	ble	400071f4 <_svfprintf_r+0x1344>
40007180:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007184:	e3a0a010 	mov	sl, #16
40007188:	e59db038 	ldr	fp, [sp, #56]	; 0x38
4000718c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007190:	ea000002 	b	400071a0 <_svfprintf_r+0x12f0>
40007194:	e2466010 	sub	r6, r6, #16
40007198:	e3560010 	cmp	r6, #16
4000719c:	da000013 	ble	400071f0 <_svfprintf_r+0x1340>
400071a0:	e2888001 	add	r8, r8, #1
400071a4:	e3580007 	cmp	r8, #7
400071a8:	e2844010 	add	r4, r4, #16
400071ac:	e8870600 	stm	r7, {r9, sl}
400071b0:	e58d8098 	str	r8, [sp, #152]	; 0x98
400071b4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400071b8:	d2877008 	addle	r7, r7, #8
400071bc:	dafffff4 	ble	40007194 <_svfprintf_r+0x12e4>
400071c0:	e1a0000b 	mov	r0, fp
400071c4:	e1a01005 	mov	r1, r5
400071c8:	e28d2094 	add	r2, sp, #148	; 0x94
400071cc:	eb000fb6 	bl	4000b0ac <__ssprint_r>
400071d0:	e3500000 	cmp	r0, #0
400071d4:	1afffbf6 	bne	400061b4 <_svfprintf_r+0x304>
400071d8:	e2466010 	sub	r6, r6, #16
400071dc:	e3560010 	cmp	r6, #16
400071e0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400071e4:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400071e8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400071ec:	caffffeb 	bgt	400071a0 <_svfprintf_r+0x12f0>
400071f0:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400071f4:	e2888001 	add	r8, r8, #1
400071f8:	e0844006 	add	r4, r4, r6
400071fc:	e3580007 	cmp	r8, #7
40007200:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007204:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007208:	e8870060 	stm	r7, {r5, r6}
4000720c:	daffff58 	ble	40006f74 <_svfprintf_r+0x10c4>
40007210:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007214:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007218:	e28d2094 	add	r2, sp, #148	; 0x94
4000721c:	eb000fa2 	bl	4000b0ac <__ssprint_r>
40007220:	e3500000 	cmp	r0, #0
40007224:	1afffbe2 	bne	400061b4 <_svfprintf_r+0x304>
40007228:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000722c:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007230:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007234:	eaffff4f 	b	40006f78 <_svfprintf_r+0x10c8>
40007238:	e2833001 	add	r3, r3, #1
4000723c:	e0844006 	add	r4, r4, r6
40007240:	e3530007 	cmp	r3, #7
40007244:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007248:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000724c:	e8870060 	stm	r7, {r5, r6}
40007250:	dafffe38 	ble	40006b38 <_svfprintf_r+0xc88>
40007254:	eaffff50 	b	40006f9c <_svfprintf_r+0x10ec>
40007258:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000725c:	e59c4000 	ldr	r4, [ip]
40007260:	e28cc004 	add	ip, ip, #4
40007264:	e3a03001 	mov	r3, #1
40007268:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000726c:	e3a05000 	mov	r5, #0
40007270:	eafffbe4 	b	40006208 <_svfprintf_r+0x358>
40007274:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007278:	e59c4000 	ldr	r4, [ip]
4000727c:	e28cc004 	add	ip, ip, #4
40007280:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007284:	e3a05000 	mov	r5, #0
40007288:	eafffd22 	b	40006718 <_svfprintf_r+0x868>
4000728c:	e1a05007 	mov	r5, r7
40007290:	e1a04001 	mov	r4, r1
40007294:	e1a07002 	mov	r7, r2
40007298:	e2833001 	add	r3, r3, #1
4000729c:	e3530007 	cmp	r3, #7
400072a0:	e0844008 	add	r4, r4, r8
400072a4:	e8870120 	stm	r7, {r5, r8}
400072a8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400072ac:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400072b0:	d2877008 	addle	r7, r7, #8
400072b4:	da000007 	ble	400072d8 <_svfprintf_r+0x1428>
400072b8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400072bc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400072c0:	e28d2094 	add	r2, sp, #148	; 0x94
400072c4:	eb000f78 	bl	4000b0ac <__ssprint_r>
400072c8:	e3500000 	cmp	r0, #0
400072cc:	1afffbb8 	bne	400061b4 <_svfprintf_r+0x304>
400072d0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400072d4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400072d8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400072dc:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400072e0:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400072e4:	e1530005 	cmp	r3, r5
400072e8:	e086600c 	add	r6, r6, ip
400072ec:	ba000035 	blt	400073c8 <_svfprintf_r+0x1518>
400072f0:	e59d5020 	ldr	r5, [sp, #32]
400072f4:	e3150001 	tst	r5, #1
400072f8:	1a000032 	bne	400073c8 <_svfprintf_r+0x1518>
400072fc:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007300:	e066500b 	rsb	r5, r6, fp
40007304:	e063300c 	rsb	r3, r3, ip
40007308:	e1550003 	cmp	r5, r3
4000730c:	a1a05003 	movge	r5, r3
40007310:	e3550000 	cmp	r5, #0
40007314:	da000009 	ble	40007340 <_svfprintf_r+0x1490>
40007318:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
4000731c:	e2822001 	add	r2, r2, #1
40007320:	e0844005 	add	r4, r4, r5
40007324:	e3520007 	cmp	r2, #7
40007328:	e5876000 	str	r6, [r7]
4000732c:	e5875004 	str	r5, [r7, #4]
40007330:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007334:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007338:	d2877008 	addle	r7, r7, #8
4000733c:	ca0001cd 	bgt	40007a78 <_svfprintf_r+0x1bc8>
40007340:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007344:	e0656003 	rsb	r6, r5, r3
40007348:	e3560000 	cmp	r6, #0
4000734c:	dafffdfa 	ble	40006b3c <_svfprintf_r+0xc8c>
40007350:	e3560010 	cmp	r6, #16
40007354:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007358:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40006ebc <_svfprintf_r+0x100c>
4000735c:	daffffb5 	ble	40007238 <_svfprintf_r+0x1388>
40007360:	e3a08010 	mov	r8, #16
40007364:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40007368:	e59db030 	ldr	fp, [sp, #48]	; 0x30
4000736c:	ea000002 	b	4000737c <_svfprintf_r+0x14cc>
40007370:	e2466010 	sub	r6, r6, #16
40007374:	e3560010 	cmp	r6, #16
40007378:	daffffae 	ble	40007238 <_svfprintf_r+0x1388>
4000737c:	e2833001 	add	r3, r3, #1
40007380:	e3530007 	cmp	r3, #7
40007384:	e2844010 	add	r4, r4, #16
40007388:	e5879000 	str	r9, [r7]
4000738c:	e5878004 	str	r8, [r7, #4]
40007390:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007394:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007398:	d2877008 	addle	r7, r7, #8
4000739c:	dafffff3 	ble	40007370 <_svfprintf_r+0x14c0>
400073a0:	e1a0000a 	mov	r0, sl
400073a4:	e1a0100b 	mov	r1, fp
400073a8:	e28d2094 	add	r2, sp, #148	; 0x94
400073ac:	eb000f3e 	bl	4000b0ac <__ssprint_r>
400073b0:	e3500000 	cmp	r0, #0
400073b4:	1afffb7e 	bne	400061b4 <_svfprintf_r+0x304>
400073b8:	e28d3098 	add	r3, sp, #152	; 0x98
400073bc:	e8930018 	ldm	r3, {r3, r4}
400073c0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400073c4:	eaffffe9 	b	40007370 <_svfprintf_r+0x14c0>
400073c8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400073cc:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400073d0:	e2822001 	add	r2, r2, #1
400073d4:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
400073d8:	e084400c 	add	r4, r4, ip
400073dc:	e3520007 	cmp	r2, #7
400073e0:	e8871020 	stm	r7, {r5, ip}
400073e4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400073e8:	e58d2098 	str	r2, [sp, #152]	; 0x98
400073ec:	d2877008 	addle	r7, r7, #8
400073f0:	daffffc1 	ble	400072fc <_svfprintf_r+0x144c>
400073f4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400073f8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400073fc:	e28d2094 	add	r2, sp, #148	; 0x94
40007400:	eb000f29 	bl	4000b0ac <__ssprint_r>
40007404:	e3500000 	cmp	r0, #0
40007408:	1afffb69 	bne	400061b4 <_svfprintf_r+0x304>
4000740c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007410:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007414:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007418:	eaffffb7 	b	400072fc <_svfprintf_r+0x144c>
4000741c:	e59dc020 	ldr	ip, [sp, #32]
40007420:	e31c0001 	tst	ip, #1
40007424:	1afffead 	bne	40006ee0 <_svfprintf_r+0x1030>
40007428:	e3a03001 	mov	r3, #1
4000742c:	e3580007 	cmp	r8, #7
40007430:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007434:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007438:	e5876000 	str	r6, [r7]
4000743c:	e5873004 	str	r3, [r7, #4]
40007440:	dafffecb 	ble	40006f74 <_svfprintf_r+0x10c4>
40007444:	eaffff71 	b	40007210 <_svfprintf_r+0x1360>
40007448:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000744c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007450:	e28d2094 	add	r2, sp, #148	; 0x94
40007454:	eb000f14 	bl	4000b0ac <__ssprint_r>
40007458:	e3500000 	cmp	r0, #0
4000745c:	1afffb54 	bne	400061b4 <_svfprintf_r+0x304>
40007460:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007464:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007468:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000746c:	eafffea3 	b	40006f00 <_svfprintf_r+0x1050>
40007470:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007474:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007478:	e28d2094 	add	r2, sp, #148	; 0x94
4000747c:	eb000f0a 	bl	4000b0ac <__ssprint_r>
40007480:	e3500000 	cmp	r0, #0
40007484:	1afffb4a 	bne	400061b4 <_svfprintf_r+0x304>
40007488:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000748c:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007490:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007494:	eafffea4 	b	40006f2c <_svfprintf_r+0x107c>
40007498:	e28db0c7 	add	fp, sp, #199	; 0xc7
4000749c:	e1a00004 	mov	r0, r4
400074a0:	e1a01005 	mov	r1, r5
400074a4:	e3a0200a 	mov	r2, #10
400074a8:	e3a03000 	mov	r3, #0
400074ac:	eb0019b1 	bl	4000db78 <__aeabi_uldivmod>
400074b0:	e2822030 	add	r2, r2, #48	; 0x30
400074b4:	e5cb2000 	strb	r2, [fp]
400074b8:	e1a00004 	mov	r0, r4
400074bc:	e1a01005 	mov	r1, r5
400074c0:	e3a0200a 	mov	r2, #10
400074c4:	e3a03000 	mov	r3, #0
400074c8:	eb0019aa 	bl	4000db78 <__aeabi_uldivmod>
400074cc:	e1a04000 	mov	r4, r0
400074d0:	e1a05001 	mov	r5, r1
400074d4:	e194c005 	orrs	ip, r4, r5
400074d8:	e1a0600b 	mov	r6, fp
400074dc:	e24bb001 	sub	fp, fp, #1
400074e0:	1affffed 	bne	4000749c <_svfprintf_r+0x15ec>
400074e4:	eafffb68 	b	4000628c <_svfprintf_r+0x3dc>
400074e8:	e3a0a02d 	mov	sl, #45	; 0x2d
400074ec:	e2744000 	rsbs	r4, r4, #0
400074f0:	e2e55000 	rsc	r5, r5, #0
400074f4:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400074f8:	e3a03001 	mov	r3, #1
400074fc:	eafffb43 	b	40006210 <_svfprintf_r+0x360>
40007500:	eb000e31 	bl	4000adcc <__fpclassifyd>
40007504:	e3500000 	cmp	r0, #0
40007508:	1a00008a 	bne	40007738 <_svfprintf_r+0x1888>
4000750c:	e59dc020 	ldr	ip, [sp, #32]
40007510:	e51f3668 	ldr	r3, [pc, #-1640]	; 40006eb0 <_svfprintf_r+0x1000>
40007514:	e3a05003 	mov	r5, #3
40007518:	e3ccc080 	bic	ip, ip, #128	; 0x80
4000751c:	e3580047 	cmp	r8, #71	; 0x47
40007520:	e51f6674 	ldr	r6, [pc, #-1652]	; 40006eb4 <_svfprintf_r+0x1004>
40007524:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007528:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000752c:	e58dc020 	str	ip, [sp, #32]
40007530:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007534:	d1a06003 	movle	r6, r3
40007538:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000753c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007540:	eafffb5b 	b	400062b4 <_svfprintf_r+0x404>
40007544:	e593c000 	ldr	ip, [r3]
40007548:	e5934004 	ldr	r4, [r3, #4]
4000754c:	e2833008 	add	r3, r3, #8
40007550:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007554:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40007558:	e58d3048 	str	r3, [sp, #72]	; 0x48
4000755c:	eafffc0d 	b	40006598 <_svfprintf_r+0x6e8>
40007560:	e59dc020 	ldr	ip, [sp, #32]
40007564:	e31c0010 	tst	ip, #16
40007568:	0a0000aa 	beq	40007818 <_svfprintf_r+0x1968>
4000756c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007570:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007574:	e5943000 	ldr	r3, [r4]
40007578:	e2844004 	add	r4, r4, #4
4000757c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007580:	e5835000 	str	r5, [r3]
40007584:	eafffa6a 	b	40005f34 <_svfprintf_r+0x84>
40007588:	e59dc020 	ldr	ip, [sp, #32]
4000758c:	e21c3040 	ands	r3, ip, #64	; 0x40
40007590:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
40007594:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
40007598:	11d540b0 	ldrhne	r4, [r5]
4000759c:	059c4000 	ldreq	r4, [ip]
400075a0:	12855004 	addne	r5, r5, #4
400075a4:	028cc004 	addeq	ip, ip, #4
400075a8:	158d5048 	strne	r5, [sp, #72]	; 0x48
400075ac:	11a03002 	movne	r3, r2
400075b0:	058dc048 	streq	ip, [sp, #72]	; 0x48
400075b4:	e3a05000 	mov	r5, #0
400075b8:	eafffb12 	b	40006208 <_svfprintf_r+0x358>
400075bc:	e59d4020 	ldr	r4, [sp, #32]
400075c0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400075c4:	e3140040 	tst	r4, #64	; 0x40
400075c8:	11d540f0 	ldrshne	r4, [r5]
400075cc:	05954000 	ldreq	r4, [r5]
400075d0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400075d4:	e1a05fc4 	asr	r5, r4, #31
400075d8:	e28cc004 	add	ip, ip, #4
400075dc:	e58dc048 	str	ip, [sp, #72]	; 0x48
400075e0:	e1a02004 	mov	r2, r4
400075e4:	e1a03005 	mov	r3, r5
400075e8:	eafffbd6 	b	40006548 <_svfprintf_r+0x698>
400075ec:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400075f0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400075f4:	e28d2094 	add	r2, sp, #148	; 0x94
400075f8:	eb000eab 	bl	4000b0ac <__ssprint_r>
400075fc:	e3500000 	cmp	r0, #0
40007600:	1afffaeb 	bne	400061b4 <_svfprintf_r+0x304>
40007604:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007608:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000760c:	eafffda3 	b	40006ca0 <_svfprintf_r+0xdf0>
40007610:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007614:	e51fc764 	ldr	ip, [pc, #-1892]	; 40006eb8 <_svfprintf_r+0x1008>
40007618:	e2822001 	add	r2, r2, #1
4000761c:	e2844001 	add	r4, r4, #1
40007620:	e3a01001 	mov	r1, #1
40007624:	e3520007 	cmp	r2, #7
40007628:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000762c:	e587c000 	str	ip, [r7]
40007630:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007634:	e5871004 	str	r1, [r7, #4]
40007638:	ca0000d5 	bgt	40007994 <_svfprintf_r+0x1ae4>
4000763c:	e2877008 	add	r7, r7, #8
40007640:	e1a08003 	mov	r8, r3
40007644:	e3580000 	cmp	r8, #0
40007648:	1a000005 	bne	40007664 <_svfprintf_r+0x17b4>
4000764c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007650:	e3550000 	cmp	r5, #0
40007654:	1a000002 	bne	40007664 <_svfprintf_r+0x17b4>
40007658:	e59dc020 	ldr	ip, [sp, #32]
4000765c:	e31c0001 	tst	ip, #1
40007660:	0afffd35 	beq	40006b3c <_svfprintf_r+0xc8c>
40007664:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007668:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
4000766c:	e2833001 	add	r3, r3, #1
40007670:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007674:	e0844005 	add	r4, r4, r5
40007678:	e3530007 	cmp	r3, #7
4000767c:	e587c000 	str	ip, [r7]
40007680:	e5875004 	str	r5, [r7, #4]
40007684:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007688:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000768c:	d2877008 	addle	r7, r7, #8
40007690:	ca00014c 	bgt	40007bc8 <_svfprintf_r+0x1d18>
40007694:	e2688000 	rsb	r8, r8, #0
40007698:	e3580000 	cmp	r8, #0
4000769c:	da0000d8 	ble	40007a04 <_svfprintf_r+0x1b54>
400076a0:	e3580010 	cmp	r8, #16
400076a4:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40006ebc <_svfprintf_r+0x100c>
400076a8:	da0000c4 	ble	400079c0 <_svfprintf_r+0x1b10>
400076ac:	e1a02004 	mov	r2, r4
400076b0:	e3a0a010 	mov	sl, #16
400076b4:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400076b8:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400076bc:	ea000002 	b	400076cc <_svfprintf_r+0x181c>
400076c0:	e2488010 	sub	r8, r8, #16
400076c4:	e3580010 	cmp	r8, #16
400076c8:	da0000bb 	ble	400079bc <_svfprintf_r+0x1b0c>
400076cc:	e2833001 	add	r3, r3, #1
400076d0:	e3530007 	cmp	r3, #7
400076d4:	e2822010 	add	r2, r2, #16
400076d8:	e8870600 	stm	r7, {r9, sl}
400076dc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400076e0:	e58d209c 	str	r2, [sp, #156]	; 0x9c
400076e4:	d2877008 	addle	r7, r7, #8
400076e8:	dafffff4 	ble	400076c0 <_svfprintf_r+0x1810>
400076ec:	e1a0000b 	mov	r0, fp
400076f0:	e1a01004 	mov	r1, r4
400076f4:	e28d2094 	add	r2, sp, #148	; 0x94
400076f8:	eb000e6b 	bl	4000b0ac <__ssprint_r>
400076fc:	e3500000 	cmp	r0, #0
40007700:	1afffaab 	bne	400061b4 <_svfprintf_r+0x304>
40007704:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40007708:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000770c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007710:	eaffffea 	b	400076c0 <_svfprintf_r+0x1810>
40007714:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007718:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000771c:	e28d2094 	add	r2, sp, #148	; 0x94
40007720:	eb000e61 	bl	4000b0ac <__ssprint_r>
40007724:	e3500000 	cmp	r0, #0
40007728:	1afffaa1 	bne	400061b4 <_svfprintf_r+0x304>
4000772c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007730:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007734:	eafffd6c 	b	40006cec <_svfprintf_r+0xe3c>
40007738:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000773c:	e3740001 	cmn	r4, #1
40007740:	03a0c006 	moveq	ip, #6
40007744:	e3c85020 	bic	r5, r8, #32
40007748:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000774c:	0a000005 	beq	40007768 <_svfprintf_r+0x18b8>
40007750:	e3550047 	cmp	r5, #71	; 0x47
40007754:	1a000003 	bne	40007768 <_svfprintf_r+0x18b8>
40007758:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000775c:	e3540000 	cmp	r4, #0
40007760:	03a04001 	moveq	r4, #1
40007764:	e58d4028 	str	r4, [sp, #40]	; 0x28
40007768:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
4000776c:	e59d4020 	ldr	r4, [sp, #32]
40007770:	e3530000 	cmp	r3, #0
40007774:	e3844c01 	orr	r4, r4, #256	; 0x100
40007778:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
4000777c:	b3a0b02d 	movlt	fp, #45	; 0x2d
40007780:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
40007784:	a3a0b000 	movge	fp, #0
40007788:	e2553046 	subs	r3, r5, #70	; 0x46
4000778c:	e58d404c 	str	r4, [sp, #76]	; 0x4c
40007790:	e2734000 	rsbs	r4, r3, #0
40007794:	e0b44003 	adcs	r4, r4, r3
40007798:	e3540000 	cmp	r4, #0
4000779c:	0a000032 	beq	4000786c <_svfprintf_r+0x19bc>
400077a0:	e3a01003 	mov	r1, #3
400077a4:	e28d007c 	add	r0, sp, #124	; 0x7c
400077a8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400077ac:	e58d1000 	str	r1, [sp]
400077b0:	e58d0008 	str	r0, [sp, #8]
400077b4:	e28d1080 	add	r1, sp, #128	; 0x80
400077b8:	e28d008c 	add	r0, sp, #140	; 0x8c
400077bc:	e58d0010 	str	r0, [sp, #16]
400077c0:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400077c4:	e1a0300a 	mov	r3, sl
400077c8:	e58dc004 	str	ip, [sp, #4]
400077cc:	e58d100c 	str	r1, [sp, #12]
400077d0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400077d4:	eb0001f1 	bl	40007fa0 <_dtoa_r>
400077d8:	e3550047 	cmp	r5, #71	; 0x47
400077dc:	e1a06000 	mov	r6, r0
400077e0:	1a000002 	bne	400077f0 <_svfprintf_r+0x1940>
400077e4:	e59dc020 	ldr	ip, [sp, #32]
400077e8:	e31c0001 	tst	ip, #1
400077ec:	0a0000b9 	beq	40007ad8 <_svfprintf_r+0x1c28>
400077f0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400077f4:	e3540000 	cmp	r4, #0
400077f8:	e086400c 	add	r4, r6, ip
400077fc:	0a00002c 	beq	400078b4 <_svfprintf_r+0x1a04>
40007800:	e5d63000 	ldrb	r3, [r6]
40007804:	e3530030 	cmp	r3, #48	; 0x30
40007808:	0a000138 	beq	40007cf0 <_svfprintf_r+0x1e40>
4000780c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007810:	e0844003 	add	r4, r4, r3
40007814:	ea000026 	b	400078b4 <_svfprintf_r+0x1a04>
40007818:	e59dc020 	ldr	ip, [sp, #32]
4000781c:	e31c0040 	tst	ip, #64	; 0x40
40007820:	0a000054 	beq	40007978 <_svfprintf_r+0x1ac8>
40007824:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007828:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
4000782c:	e5943000 	ldr	r3, [r4]
40007830:	e2844004 	add	r4, r4, #4
40007834:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007838:	e1c350b0 	strh	r5, [r3]
4000783c:	eafff9bc 	b	40005f34 <_svfprintf_r+0x84>
40007840:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007844:	e3a01040 	mov	r1, #64	; 0x40
40007848:	eb0007c6 	bl	40009768 <_malloc_r>
4000784c:	e3500000 	cmp	r0, #0
40007850:	e5840000 	str	r0, [r4]
40007854:	e5840010 	str	r0, [r4, #16]
40007858:	0a00014e 	beq	40007d98 <_svfprintf_r+0x1ee8>
4000785c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
40007860:	e3a03040 	mov	r3, #64	; 0x40
40007864:	e58c3014 	str	r3, [ip, #20]
40007868:	eafff9a2 	b	40005ef8 <_svfprintf_r+0x48>
4000786c:	e3550045 	cmp	r5, #69	; 0x45
40007870:	1a0000e9 	bne	40007c1c <_svfprintf_r+0x1d6c>
40007874:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007878:	e3a00002 	mov	r0, #2
4000787c:	e28c4001 	add	r4, ip, #1
40007880:	e28d107c 	add	r1, sp, #124	; 0x7c
40007884:	e88d0011 	stm	sp, {r0, r4}
40007888:	e58d1008 	str	r1, [sp, #8]
4000788c:	e28d0080 	add	r0, sp, #128	; 0x80
40007890:	e28d108c 	add	r1, sp, #140	; 0x8c
40007894:	e58d000c 	str	r0, [sp, #12]
40007898:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
4000789c:	e1a0300a 	mov	r3, sl
400078a0:	e58d1010 	str	r1, [sp, #16]
400078a4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400078a8:	eb0001bc 	bl	40007fa0 <_dtoa_r>
400078ac:	e1a06000 	mov	r6, r0
400078b0:	e0804004 	add	r4, r0, r4
400078b4:	e3a03000 	mov	r3, #0
400078b8:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400078bc:	e1a0100a 	mov	r1, sl
400078c0:	e3a02000 	mov	r2, #0
400078c4:	eb001876 	bl	4000daa4 <__aeabi_dcmpeq>
400078c8:	e3500000 	cmp	r0, #0
400078cc:	11a03004 	movne	r3, r4
400078d0:	1a000009 	bne	400078fc <_svfprintf_r+0x1a4c>
400078d4:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
400078d8:	e1540003 	cmp	r4, r3
400078dc:	9a000006 	bls	400078fc <_svfprintf_r+0x1a4c>
400078e0:	e3a01030 	mov	r1, #48	; 0x30
400078e4:	e2832001 	add	r2, r3, #1
400078e8:	e58d208c 	str	r2, [sp, #140]	; 0x8c
400078ec:	e5c31000 	strb	r1, [r3]
400078f0:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
400078f4:	e1540003 	cmp	r4, r3
400078f8:	8afffff9 	bhi	400078e4 <_svfprintf_r+0x1a34>
400078fc:	e0663003 	rsb	r3, r6, r3
40007900:	e3550047 	cmp	r5, #71	; 0x47
40007904:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007908:	0a000075 	beq	40007ae4 <_svfprintf_r+0x1c34>
4000790c:	e3580065 	cmp	r8, #101	; 0x65
40007910:	da000127 	ble	40007db4 <_svfprintf_r+0x1f04>
40007914:	e3580066 	cmp	r8, #102	; 0x66
40007918:	0a0000c1 	beq	40007c24 <_svfprintf_r+0x1d74>
4000791c:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40007920:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007924:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007928:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000792c:	e1540005 	cmp	r4, r5
40007930:	ba0000af 	blt	40007bf4 <_svfprintf_r+0x1d44>
40007934:	e59dc020 	ldr	ip, [sp, #32]
40007938:	e31c0001 	tst	ip, #1
4000793c:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40007940:	058d4034 	streq	r4, [sp, #52]	; 0x34
40007944:	12833001 	addne	r3, r3, #1
40007948:	158d3034 	strne	r3, [sp, #52]	; 0x34
4000794c:	01c43fc4 	biceq	r3, r4, r4, asr #31
40007950:	11c33fc3 	bicne	r3, r3, r3, asr #31
40007954:	e3a08067 	mov	r8, #103	; 0x67
40007958:	e35b0000 	cmp	fp, #0
4000795c:	1a000068 	bne	40007b04 <_svfprintf_r+0x1c54>
40007960:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40007964:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007968:	e58dc020 	str	ip, [sp, #32]
4000796c:	e58db028 	str	fp, [sp, #40]	; 0x28
40007970:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007974:	eafffa4e 	b	400062b4 <_svfprintf_r+0x404>
40007978:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000797c:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40007980:	e59c3000 	ldr	r3, [ip]
40007984:	e28cc004 	add	ip, ip, #4
40007988:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000798c:	e5834000 	str	r4, [r3]
40007990:	eafff967 	b	40005f34 <_svfprintf_r+0x84>
40007994:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007998:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000799c:	e28d2094 	add	r2, sp, #148	; 0x94
400079a0:	eb000dc1 	bl	4000b0ac <__ssprint_r>
400079a4:	e3500000 	cmp	r0, #0
400079a8:	1afffa01 	bne	400061b4 <_svfprintf_r+0x304>
400079ac:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400079b0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400079b4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400079b8:	eaffff21 	b	40007644 <_svfprintf_r+0x1794>
400079bc:	e1a04002 	mov	r4, r2
400079c0:	e2833001 	add	r3, r3, #1
400079c4:	e3530007 	cmp	r3, #7
400079c8:	e0844008 	add	r4, r4, r8
400079cc:	e8870120 	stm	r7, {r5, r8}
400079d0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400079d4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400079d8:	d2877008 	addle	r7, r7, #8
400079dc:	da000008 	ble	40007a04 <_svfprintf_r+0x1b54>
400079e0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400079e4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400079e8:	e28d2094 	add	r2, sp, #148	; 0x94
400079ec:	eb000dae 	bl	4000b0ac <__ssprint_r>
400079f0:	e3500000 	cmp	r0, #0
400079f4:	1afff9ee 	bne	400061b4 <_svfprintf_r+0x304>
400079f8:	e28d3098 	add	r3, sp, #152	; 0x98
400079fc:	e8930018 	ldm	r3, {r3, r4}
40007a00:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007a04:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007a08:	e2833001 	add	r3, r3, #1
40007a0c:	e0854004 	add	r4, r5, r4
40007a10:	e3530007 	cmp	r3, #7
40007a14:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007a1c:	e5876000 	str	r6, [r7]
40007a20:	e5875004 	str	r5, [r7, #4]
40007a24:	dafffc43 	ble	40006b38 <_svfprintf_r+0xc88>
40007a28:	eafffd5b 	b	40006f9c <_svfprintf_r+0x10ec>
40007a2c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007a30:	ebfff86a 	bl	40005be0 <strlen>
40007a34:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007a38:	e1c05fc0 	bic	r5, r0, r0, asr #31
40007a3c:	e58d0034 	str	r0, [sp, #52]	; 0x34
40007a40:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007a44:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007a48:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007a4c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007a50:	eafffa17 	b	400062b4 <_svfprintf_r+0x404>
40007a54:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007a58:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007a5c:	e28d2094 	add	r2, sp, #148	; 0x94
40007a60:	eb000d91 	bl	4000b0ac <__ssprint_r>
40007a64:	e3500000 	cmp	r0, #0
40007a68:	1afff9d1 	bne	400061b4 <_svfprintf_r+0x304>
40007a6c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007a70:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007a74:	eafffd81 	b	40007080 <_svfprintf_r+0x11d0>
40007a78:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007a7c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007a80:	e28d2094 	add	r2, sp, #148	; 0x94
40007a84:	eb000d88 	bl	4000b0ac <__ssprint_r>
40007a88:	e3500000 	cmp	r0, #0
40007a8c:	1afff9c8 	bne	400061b4 <_svfprintf_r+0x304>
40007a90:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007a94:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007a98:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007a9c:	e063300c 	rsb	r3, r3, ip
40007aa0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007aa4:	eafffe25 	b	40007340 <_svfprintf_r+0x1490>
40007aa8:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007aac:	e3550006 	cmp	r5, #6
40007ab0:	23a05006 	movcs	r5, #6
40007ab4:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40007ab8:	e1a0a006 	mov	sl, r6
40007abc:	e58d6028 	str	r6, [sp, #40]	; 0x28
40007ac0:	e58d6050 	str	r6, [sp, #80]	; 0x50
40007ac4:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007ac8:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007acc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007ad0:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40006ec0 <_svfprintf_r+0x1010>
40007ad4:	eafff9f6 	b	400062b4 <_svfprintf_r+0x404>
40007ad8:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007adc:	e0603003 	rsb	r3, r0, r3
40007ae0:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007ae4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007ae8:	e3730003 	cmn	r3, #3
40007aec:	ba000016 	blt	40007b4c <_svfprintf_r+0x1c9c>
40007af0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007af4:	e1540003 	cmp	r4, r3
40007af8:	ba000013 	blt	40007b4c <_svfprintf_r+0x1c9c>
40007afc:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007b00:	eaffff87 	b	40007924 <_svfprintf_r+0x1a74>
40007b04:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40007b08:	e3a0a02d 	mov	sl, #45	; 0x2d
40007b0c:	e3a05000 	mov	r5, #0
40007b10:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007b14:	e58d4020 	str	r4, [sp, #32]
40007b18:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007b1c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007b20:	eafff9e5 	b	400062bc <_svfprintf_r+0x40c>
40007b24:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007b28:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b2c:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007b30:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007b34:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007b38:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007b3c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007b40:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007b44:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007b48:	eafff9d9 	b	400062b4 <_svfprintf_r+0x404>
40007b4c:	e2488002 	sub	r8, r8, #2
40007b50:	e2431001 	sub	r1, r3, #1
40007b54:	e3510000 	cmp	r1, #0
40007b58:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40007b5c:	b2611000 	rsblt	r1, r1, #0
40007b60:	b3a0302d 	movlt	r3, #45	; 0x2d
40007b64:	a3a0302b 	movge	r3, #43	; 0x2b
40007b68:	e3510009 	cmp	r1, #9
40007b6c:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40007b70:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40007b74:	ca000037 	bgt	40007c58 <_svfprintf_r+0x1da8>
40007b78:	e2811030 	add	r1, r1, #48	; 0x30
40007b7c:	e3a03030 	mov	r3, #48	; 0x30
40007b80:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40007b84:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40007b88:	e28d3088 	add	r3, sp, #136	; 0x88
40007b8c:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40007b90:	e28d2084 	add	r2, sp, #132	; 0x84
40007b94:	e0622003 	rsb	r2, r2, r3
40007b98:	e0845002 	add	r5, r4, r2
40007b9c:	e3540001 	cmp	r4, #1
40007ba0:	e58d2064 	str	r2, [sp, #100]	; 0x64
40007ba4:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007ba8:	da00005b 	ble	40007d1c <_svfprintf_r+0x1e6c>
40007bac:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40007bb0:	e3a04000 	mov	r4, #0
40007bb4:	e2833001 	add	r3, r3, #1
40007bb8:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007bbc:	e58d4050 	str	r4, [sp, #80]	; 0x50
40007bc0:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007bc4:	eaffff63 	b	40007958 <_svfprintf_r+0x1aa8>
40007bc8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007bcc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007bd0:	e28d2094 	add	r2, sp, #148	; 0x94
40007bd4:	eb000d34 	bl	4000b0ac <__ssprint_r>
40007bd8:	e3500000 	cmp	r0, #0
40007bdc:	1afff974 	bne	400061b4 <_svfprintf_r+0x304>
40007be0:	e28d3098 	add	r3, sp, #152	; 0x98
40007be4:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007be8:	e8930018 	ldm	r3, {r3, r4}
40007bec:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007bf0:	eafffea7 	b	40007694 <_svfprintf_r+0x17e4>
40007bf4:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007bf8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007bfc:	e3540000 	cmp	r4, #0
40007c00:	d2643002 	rsble	r3, r4, #2
40007c04:	c3a03001 	movgt	r3, #1
40007c08:	e0833005 	add	r3, r3, r5
40007c0c:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007c10:	e3a08067 	mov	r8, #103	; 0x67
40007c14:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007c18:	eaffff4e 	b	40007958 <_svfprintf_r+0x1aa8>
40007c1c:	e3a01002 	mov	r1, #2
40007c20:	eafffedf 	b	400077a4 <_svfprintf_r+0x18f4>
40007c24:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40007c28:	e35c0000 	cmp	ip, #0
40007c2c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007c30:	da00003f 	ble	40007d34 <_svfprintf_r+0x1e84>
40007c34:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007c38:	e3540000 	cmp	r4, #0
40007c3c:	1a000024 	bne	40007cd4 <_svfprintf_r+0x1e24>
40007c40:	e59d5020 	ldr	r5, [sp, #32]
40007c44:	e3150001 	tst	r5, #1
40007c48:	1a000021 	bne	40007cd4 <_svfprintf_r+0x1e24>
40007c4c:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40007c50:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007c54:	eaffff3f 	b	40007958 <_svfprintf_r+0x1aa8>
40007c58:	e28d2092 	add	r2, sp, #146	; 0x92
40007c5c:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40006ec4 <_svfprintf_r+0x1014>
40007c60:	e0c05091 	smull	r5, r0, r1, r0
40007c64:	e1a03fc1 	asr	r3, r1, #31
40007c68:	e0633140 	rsb	r3, r3, r0, asr #2
40007c6c:	e0830103 	add	r0, r3, r3, lsl #2
40007c70:	e0410080 	sub	r0, r1, r0, lsl #1
40007c74:	e1a01003 	mov	r1, r3
40007c78:	e3510009 	cmp	r1, #9
40007c7c:	e1a03002 	mov	r3, r2
40007c80:	e2802030 	add	r2, r0, #48	; 0x30
40007c84:	e5c32000 	strb	r2, [r3]
40007c88:	e2432001 	sub	r2, r3, #1
40007c8c:	cafffff2 	bgt	40007c5c <_svfprintf_r+0x1dac>
40007c90:	e2811030 	add	r1, r1, #48	; 0x30
40007c94:	e28dc093 	add	ip, sp, #147	; 0x93
40007c98:	e20110ff 	and	r1, r1, #255	; 0xff
40007c9c:	e15c0002 	cmp	ip, r2
40007ca0:	e5431001 	strb	r1, [r3, #-1]
40007ca4:	9a000040 	bls	40007dac <_svfprintf_r+0x1efc>
40007ca8:	e28d0085 	add	r0, sp, #133	; 0x85
40007cac:	e1a02003 	mov	r2, r3
40007cb0:	ea000000 	b	40007cb8 <_svfprintf_r+0x1e08>
40007cb4:	e4d21001 	ldrb	r1, [r2], #1
40007cb8:	e152000c 	cmp	r2, ip
40007cbc:	e5e01001 	strb	r1, [r0, #1]!
40007cc0:	1afffffb 	bne	40007cb4 <_svfprintf_r+0x1e04>
40007cc4:	e28dcf42 	add	ip, sp, #264	; 0x108
40007cc8:	e063308c 	rsb	r3, r3, ip, lsl #1
40007ccc:	e24330f6 	sub	r3, r3, #246	; 0xf6
40007cd0:	eaffffad 	b	40007b8c <_svfprintf_r+0x1cdc>
40007cd4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007cd8:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007cdc:	e28c3001 	add	r3, ip, #1
40007ce0:	e0843003 	add	r3, r4, r3
40007ce4:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007ce8:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007cec:	eaffff19 	b	40007958 <_svfprintf_r+0x1aa8>
40007cf0:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007cf4:	e1a0100a 	mov	r1, sl
40007cf8:	e3a02000 	mov	r2, #0
40007cfc:	e3a03000 	mov	r3, #0
40007d00:	eb001767 	bl	4000daa4 <__aeabi_dcmpeq>
40007d04:	e3500000 	cmp	r0, #0
40007d08:	1afffebf 	bne	4000780c <_svfprintf_r+0x195c>
40007d0c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007d10:	e26c3001 	rsb	r3, ip, #1
40007d14:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40007d18:	eafffebc 	b	40007810 <_svfprintf_r+0x1960>
40007d1c:	e59dc020 	ldr	ip, [sp, #32]
40007d20:	e21c3001 	ands	r3, ip, #1
40007d24:	1affffa0 	bne	40007bac <_svfprintf_r+0x1cfc>
40007d28:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007d2c:	e1c53fc5 	bic	r3, r5, r5, asr #31
40007d30:	eaffff08 	b	40007958 <_svfprintf_r+0x1aa8>
40007d34:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007d38:	e3550000 	cmp	r5, #0
40007d3c:	1a000004 	bne	40007d54 <_svfprintf_r+0x1ea4>
40007d40:	e59dc020 	ldr	ip, [sp, #32]
40007d44:	e31c0001 	tst	ip, #1
40007d48:	03a03001 	moveq	r3, #1
40007d4c:	058d3034 	streq	r3, [sp, #52]	; 0x34
40007d50:	0affff00 	beq	40007958 <_svfprintf_r+0x1aa8>
40007d54:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40007d58:	e2833002 	add	r3, r3, #2
40007d5c:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007d60:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007d64:	eafffefb 	b	40007958 <_svfprintf_r+0x1aa8>
40007d68:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007d6c:	e5955000 	ldr	r5, [r5]
40007d70:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007d74:	e3550000 	cmp	r5, #0
40007d78:	e28c1004 	add	r1, ip, #4
40007d7c:	b3e04000 	mvnlt	r4, #0
40007d80:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007d84:	e5d38001 	ldrb	r8, [r3, #1]
40007d88:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007d8c:	e1a03000 	mov	r3, r0
40007d90:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40007d94:	eafff891 	b	40005fe0 <_svfprintf_r+0x130>
40007d98:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40007d9c:	e3a0300c 	mov	r3, #12
40007da0:	e5853000 	str	r3, [r5]
40007da4:	e3e00000 	mvn	r0, #0
40007da8:	eafff906 	b	400061c8 <_svfprintf_r+0x318>
40007dac:	e28d3086 	add	r3, sp, #134	; 0x86
40007db0:	eaffff75 	b	40007b8c <_svfprintf_r+0x1cdc>
40007db4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007db8:	eaffff64 	b	40007b50 <_svfprintf_r+0x1ca0>
40007dbc:	00000000 	andeq	r0, r0, r0

40007dc0 <quorem>:
40007dc0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007dc4:	e5903010 	ldr	r3, [r0, #16]
40007dc8:	e5915010 	ldr	r5, [r1, #16]
40007dcc:	e1550003 	cmp	r5, r3
40007dd0:	e1a09000 	mov	r9, r0
40007dd4:	e24dd00c 	sub	sp, sp, #12
40007dd8:	e1a0a001 	mov	sl, r1
40007ddc:	c3a00000 	movgt	r0, #0
40007de0:	ca00006b 	bgt	40007f94 <quorem+0x1d4>
40007de4:	e2455001 	sub	r5, r5, #1
40007de8:	e2814014 	add	r4, r1, #20
40007dec:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40007df0:	e2898014 	add	r8, r9, #20
40007df4:	e2811001 	add	r1, r1, #1
40007df8:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40007dfc:	eb001481 	bl	4000d008 <__aeabi_uidiv>
40007e00:	e1a02105 	lsl	r2, r5, #2
40007e04:	e0883002 	add	r3, r8, r2
40007e08:	e2507000 	subs	r7, r0, #0
40007e0c:	e58d2000 	str	r2, [sp]
40007e10:	e0846002 	add	r6, r4, r2
40007e14:	e58d3004 	str	r3, [sp, #4]
40007e18:	0a000030 	beq	40007ee0 <quorem+0x120>
40007e1c:	e3a0c000 	mov	ip, #0
40007e20:	e1a0000c 	mov	r0, ip
40007e24:	e1a02004 	mov	r2, r4
40007e28:	e1a03008 	mov	r3, r8
40007e2c:	e492e004 	ldr	lr, [r2], #4
40007e30:	e1a0b80e 	lsl	fp, lr, #16
40007e34:	e1a0182e 	lsr	r1, lr, #16
40007e38:	e1a0b82b 	lsr	fp, fp, #16
40007e3c:	e02bcb97 	mla	fp, r7, fp, ip
40007e40:	e0010197 	mul	r1, r7, r1
40007e44:	e593e000 	ldr	lr, [r3]
40007e48:	e081182b 	add	r1, r1, fp, lsr #16
40007e4c:	e1a0b80b 	lsl	fp, fp, #16
40007e50:	e040082b 	sub	r0, r0, fp, lsr #16
40007e54:	e1a0c80e 	lsl	ip, lr, #16
40007e58:	e1a0b801 	lsl	fp, r1, #16
40007e5c:	e080c82c 	add	ip, r0, ip, lsr #16
40007e60:	e1a0082b 	lsr	r0, fp, #16
40007e64:	e060082e 	rsb	r0, r0, lr, lsr #16
40007e68:	e1a0b80c 	lsl	fp, ip, #16
40007e6c:	e080084c 	add	r0, r0, ip, asr #16
40007e70:	e1a0c82b 	lsr	ip, fp, #16
40007e74:	e18cc800 	orr	ip, ip, r0, lsl #16
40007e78:	e1560002 	cmp	r6, r2
40007e7c:	e483c004 	str	ip, [r3], #4
40007e80:	e1a00840 	asr	r0, r0, #16
40007e84:	e1a0c821 	lsr	ip, r1, #16
40007e88:	2affffe7 	bcs	40007e2c <quorem+0x6c>
40007e8c:	e59d2000 	ldr	r2, [sp]
40007e90:	e7983002 	ldr	r3, [r8, r2]
40007e94:	e3530000 	cmp	r3, #0
40007e98:	1a000010 	bne	40007ee0 <quorem+0x120>
40007e9c:	e59d2004 	ldr	r2, [sp, #4]
40007ea0:	e2423004 	sub	r3, r2, #4
40007ea4:	e1580003 	cmp	r8, r3
40007ea8:	2a00000b 	bcs	40007edc <quorem+0x11c>
40007eac:	e5123004 	ldr	r3, [r2, #-4]
40007eb0:	e3530000 	cmp	r3, #0
40007eb4:	1a000008 	bne	40007edc <quorem+0x11c>
40007eb8:	e2423008 	sub	r3, r2, #8
40007ebc:	ea000003 	b	40007ed0 <quorem+0x110>
40007ec0:	e5932000 	ldr	r2, [r3]
40007ec4:	e3520000 	cmp	r2, #0
40007ec8:	e2433004 	sub	r3, r3, #4
40007ecc:	1a000002 	bne	40007edc <quorem+0x11c>
40007ed0:	e1580003 	cmp	r8, r3
40007ed4:	e2455001 	sub	r5, r5, #1
40007ed8:	3afffff8 	bcc	40007ec0 <quorem+0x100>
40007edc:	e5895010 	str	r5, [r9, #16]
40007ee0:	e1a0100a 	mov	r1, sl
40007ee4:	e1a00009 	mov	r0, r9
40007ee8:	eb000a4a 	bl	4000a818 <__mcmp>
40007eec:	e3500000 	cmp	r0, #0
40007ef0:	ba000026 	blt	40007f90 <quorem+0x1d0>
40007ef4:	e2877001 	add	r7, r7, #1
40007ef8:	e1a03008 	mov	r3, r8
40007efc:	e3a02000 	mov	r2, #0
40007f00:	e494c004 	ldr	ip, [r4], #4
40007f04:	e5930000 	ldr	r0, [r3]
40007f08:	e1a0180c 	lsl	r1, ip, #16
40007f0c:	e0422821 	sub	r2, r2, r1, lsr #16
40007f10:	e1a01800 	lsl	r1, r0, #16
40007f14:	e0821821 	add	r1, r2, r1, lsr #16
40007f18:	e1a0c82c 	lsr	ip, ip, #16
40007f1c:	e06c2820 	rsb	r2, ip, r0, lsr #16
40007f20:	e1a0a801 	lsl	sl, r1, #16
40007f24:	e0822841 	add	r2, r2, r1, asr #16
40007f28:	e1a0182a 	lsr	r1, sl, #16
40007f2c:	e1811802 	orr	r1, r1, r2, lsl #16
40007f30:	e1560004 	cmp	r6, r4
40007f34:	e4831004 	str	r1, [r3], #4
40007f38:	e1a02842 	asr	r2, r2, #16
40007f3c:	2affffef 	bcs	40007f00 <quorem+0x140>
40007f40:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40007f44:	e3530000 	cmp	r3, #0
40007f48:	e0883105 	add	r3, r8, r5, lsl #2
40007f4c:	1a00000f 	bne	40007f90 <quorem+0x1d0>
40007f50:	e2432004 	sub	r2, r3, #4
40007f54:	e1580002 	cmp	r8, r2
40007f58:	2a00000b 	bcs	40007f8c <quorem+0x1cc>
40007f5c:	e5132004 	ldr	r2, [r3, #-4]
40007f60:	e3520000 	cmp	r2, #0
40007f64:	1a000008 	bne	40007f8c <quorem+0x1cc>
40007f68:	e2433008 	sub	r3, r3, #8
40007f6c:	ea000003 	b	40007f80 <quorem+0x1c0>
40007f70:	e5932000 	ldr	r2, [r3]
40007f74:	e3520000 	cmp	r2, #0
40007f78:	e2433004 	sub	r3, r3, #4
40007f7c:	1a000002 	bne	40007f8c <quorem+0x1cc>
40007f80:	e1580003 	cmp	r8, r3
40007f84:	e2455001 	sub	r5, r5, #1
40007f88:	3afffff8 	bcc	40007f70 <quorem+0x1b0>
40007f8c:	e5895010 	str	r5, [r9, #16]
40007f90:	e1a00007 	mov	r0, r7
40007f94:	e28dd00c 	add	sp, sp, #12
40007f98:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007f9c:	e12fff1e 	bx	lr

40007fa0 <_dtoa_r>:
40007fa0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007fa4:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40007fa8:	e24dd074 	sub	sp, sp, #116	; 0x74
40007fac:	e3510000 	cmp	r1, #0
40007fb0:	e1a04000 	mov	r4, r0
40007fb4:	e1a0a002 	mov	sl, r2
40007fb8:	e1a0b003 	mov	fp, r3
40007fbc:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40007fc0:	0a000007 	beq	40007fe4 <_dtoa_r+0x44>
40007fc4:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40007fc8:	e3a02001 	mov	r2, #1
40007fcc:	e1a02312 	lsl	r2, r2, r3
40007fd0:	e5813004 	str	r3, [r1, #4]
40007fd4:	e5812008 	str	r2, [r1, #8]
40007fd8:	eb000853 	bl	4000a12c <_Bfree>
40007fdc:	e3a03000 	mov	r3, #0
40007fe0:	e5843040 	str	r3, [r4, #64]	; 0x40
40007fe4:	e35b0000 	cmp	fp, #0
40007fe8:	b3a03001 	movlt	r3, #1
40007fec:	a3a03000 	movge	r3, #0
40007ff0:	b5853000 	strlt	r3, [r5]
40007ff4:	a5853000 	strge	r3, [r5]
40007ff8:	e59f3508 	ldr	r3, [pc, #1288]	; 40008508 <_dtoa_r+0x568>
40007ffc:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40008000:	a1a0900b 	movge	r9, fp
40008004:	e1a02003 	mov	r2, r3
40008008:	e0093003 	and	r3, r9, r3
4000800c:	b1a0b009 	movlt	fp, r9
40008010:	e1530002 	cmp	r3, r2
40008014:	0a000013 	beq	40008068 <_dtoa_r+0xc8>
40008018:	e1a0000a 	mov	r0, sl
4000801c:	e1a0100b 	mov	r1, fp
40008020:	e3a02000 	mov	r2, #0
40008024:	e3a03000 	mov	r3, #0
40008028:	eb00169d 	bl	4000daa4 <__aeabi_dcmpeq>
4000802c:	e2508000 	subs	r8, r0, #0
40008030:	0a00001e 	beq	400080b0 <_dtoa_r+0x110>
40008034:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008038:	e35c0000 	cmp	ip, #0
4000803c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008040:	e3a03001 	mov	r3, #1
40008044:	e58c3000 	str	r3, [ip]
40008048:	0a00009c 	beq	400082c0 <_dtoa_r+0x320>
4000804c:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000850c <_dtoa_r+0x56c>
40008050:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008054:	e58c0000 	str	r0, [ip]
40008058:	e2400001 	sub	r0, r0, #1
4000805c:	e28dd074 	add	sp, sp, #116	; 0x74
40008060:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008064:	e12fff1e 	bx	lr
40008068:	e59f34a0 	ldr	r3, [pc, #1184]	; 40008510 <_dtoa_r+0x570>
4000806c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008070:	e35a0000 	cmp	sl, #0
40008074:	e58c3000 	str	r3, [ip]
40008078:	0a00007e 	beq	40008278 <_dtoa_r+0x2d8>
4000807c:	e59f0490 	ldr	r0, [pc, #1168]	; 40008514 <_dtoa_r+0x574>
40008080:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008084:	e35c0000 	cmp	ip, #0
40008088:	0afffff3 	beq	4000805c <_dtoa_r+0xbc>
4000808c:	e5d03003 	ldrb	r3, [r0, #3]
40008090:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008094:	e3530000 	cmp	r3, #0
40008098:	12803008 	addne	r3, r0, #8
4000809c:	02803003 	addeq	r3, r0, #3
400080a0:	e58c3000 	str	r3, [ip]
400080a4:	e28dd074 	add	sp, sp, #116	; 0x74
400080a8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080ac:	e12fff1e 	bx	lr
400080b0:	e28d206c 	add	r2, sp, #108	; 0x6c
400080b4:	e28d3068 	add	r3, sp, #104	; 0x68
400080b8:	e88d000c 	stm	sp, {r2, r3}
400080bc:	e1a00004 	mov	r0, r4
400080c0:	e1a0200a 	mov	r2, sl
400080c4:	e1a0300b 	mov	r3, fp
400080c8:	eb000a89 	bl	4000aaf4 <__d2b>
400080cc:	e1b05a29 	lsrs	r5, r9, #20
400080d0:	e58d0030 	str	r0, [sp, #48]	; 0x30
400080d4:	1a00006f 	bne	40008298 <_dtoa_r+0x2f8>
400080d8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400080dc:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
400080e0:	e3e03e41 	mvn	r3, #1040	; 0x410
400080e4:	e0885005 	add	r5, r8, r5
400080e8:	e1550003 	cmp	r5, r3
400080ec:	a2850e41 	addge	r0, r5, #1040	; 0x410
400080f0:	a2800002 	addge	r0, r0, #2
400080f4:	a1a0003a 	lsrge	r0, sl, r0
400080f8:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40008518 <_dtoa_r+0x578>
400080fc:	a283301f 	addge	r3, r3, #31
40008100:	a0653003 	rsbge	r3, r5, r3
40008104:	b0650000 	rsblt	r0, r5, r0
40008108:	a1800319 	orrge	r0, r0, r9, lsl r3
4000810c:	b1a0001a 	lsllt	r0, sl, r0
40008110:	eb0014c9 	bl	4000d43c <__aeabi_ui2d>
40008114:	e3a0c001 	mov	ip, #1
40008118:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000811c:	e2455001 	sub	r5, r5, #1
40008120:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40008124:	e3a02000 	mov	r2, #0
40008128:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000851c <_dtoa_r+0x57c>
4000812c:	eb0013fd 	bl	4000d128 <__aeabi_dsub>
40008130:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40008134:	e893000c 	ldm	r3, {r2, r3}
40008138:	eb0014ff 	bl	4000d53c <__aeabi_dmul>
4000813c:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40008140:	e893000c 	ldm	r3, {r2, r3}
40008144:	eb0013f8 	bl	4000d12c <__adddf3>
40008148:	e1a06000 	mov	r6, r0
4000814c:	e1a00005 	mov	r0, r5
40008150:	e1a07001 	mov	r7, r1
40008154:	eb0014c1 	bl	4000d460 <__aeabi_i2d>
40008158:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000815c:	e893000c 	ldm	r3, {r2, r3}
40008160:	eb0014f5 	bl	4000d53c <__aeabi_dmul>
40008164:	e1a02000 	mov	r2, r0
40008168:	e1a03001 	mov	r3, r1
4000816c:	e1a00006 	mov	r0, r6
40008170:	e1a01007 	mov	r1, r7
40008174:	eb0013ec 	bl	4000d12c <__adddf3>
40008178:	e1a06000 	mov	r6, r0
4000817c:	e1a07001 	mov	r7, r1
40008180:	eb001665 	bl	4000db1c <__aeabi_d2iz>
40008184:	e1a01007 	mov	r1, r7
40008188:	e58d0018 	str	r0, [sp, #24]
4000818c:	e3a02000 	mov	r2, #0
40008190:	e1a00006 	mov	r0, r6
40008194:	e3a03000 	mov	r3, #0
40008198:	eb001647 	bl	4000dabc <__aeabi_dcmplt>
4000819c:	e3500000 	cmp	r0, #0
400081a0:	1a00019a 	bne	40008810 <_dtoa_r+0x870>
400081a4:	e59dc018 	ldr	ip, [sp, #24]
400081a8:	e35c0016 	cmp	ip, #22
400081ac:	83a0c001 	movhi	ip, #1
400081b0:	858dc044 	strhi	ip, [sp, #68]	; 0x44
400081b4:	8a00000c 	bhi	400081ec <_dtoa_r+0x24c>
400081b8:	e59f3370 	ldr	r3, [pc, #880]	; 40008530 <_dtoa_r+0x590>
400081bc:	e083318c 	add	r3, r3, ip, lsl #3
400081c0:	e8930003 	ldm	r3, {r0, r1}
400081c4:	e1a0200a 	mov	r2, sl
400081c8:	e1a0300b 	mov	r3, fp
400081cc:	eb00164c 	bl	4000db04 <__aeabi_dcmpgt>
400081d0:	e3500000 	cmp	r0, #0
400081d4:	159dc018 	ldrne	ip, [sp, #24]
400081d8:	124cc001 	subne	ip, ip, #1
400081dc:	158dc018 	strne	ip, [sp, #24]
400081e0:	13a0c000 	movne	ip, #0
400081e4:	158dc044 	strne	ip, [sp, #68]	; 0x44
400081e8:	058d0044 	streq	r0, [sp, #68]	; 0x44
400081ec:	e0655008 	rsb	r5, r5, r8
400081f0:	e2555001 	subs	r5, r5, #1
400081f4:	4265c000 	rsbmi	ip, r5, #0
400081f8:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
400081fc:	53a0c000 	movpl	ip, #0
40008200:	43a0c000 	movmi	ip, #0
40008204:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
40008208:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000820c:	458dc024 	strmi	ip, [sp, #36]	; 0x24
40008210:	e59dc018 	ldr	ip, [sp, #24]
40008214:	e35c0000 	cmp	ip, #0
40008218:	ba000186 	blt	40008838 <_dtoa_r+0x898>
4000821c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40008220:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008224:	e081100c 	add	r1, r1, ip
40008228:	e3a0c000 	mov	ip, #0
4000822c:	e58d1024 	str	r1, [sp, #36]	; 0x24
40008230:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008234:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008238:	e35c0009 	cmp	ip, #9
4000823c:	8a000021 	bhi	400082c8 <_dtoa_r+0x328>
40008240:	e35c0005 	cmp	ip, #5
40008244:	c24cc004 	subgt	ip, ip, #4
40008248:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000824c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008250:	e24c3002 	sub	r3, ip, #2
40008254:	c3a05000 	movgt	r5, #0
40008258:	d3a05001 	movle	r5, #1
4000825c:	e3530003 	cmp	r3, #3
40008260:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
40008264:	ea000019 	b	400082d0 <_dtoa_r+0x330>
40008268:	400088e0 	andmi	r8, r0, r0, ror #17
4000826c:	40008c38 	andmi	r8, r0, r8, lsr ip
40008270:	40008c74 	andmi	r8, r0, r4, ror ip
40008274:	400092cc 	andmi	r9, r0, ip, asr #5
40008278:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000827c:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
40008280:	e59f2298 	ldr	r2, [pc, #664]	; 40008520 <_dtoa_r+0x580>
40008284:	e59f3288 	ldr	r3, [pc, #648]	; 40008514 <_dtoa_r+0x574>
40008288:	e3500000 	cmp	r0, #0
4000828c:	01a00002 	moveq	r0, r2
40008290:	11a00003 	movne	r0, r3
40008294:	eaffff79 	b	40008080 <_dtoa_r+0xe0>
40008298:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000829c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400082a0:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
400082a4:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
400082a8:	e58d805c 	str	r8, [sp, #92]	; 0x5c
400082ac:	e1a0000a 	mov	r0, sl
400082b0:	e2455003 	sub	r5, r5, #3
400082b4:	e3831603 	orr	r1, r3, #3145728	; 0x300000
400082b8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400082bc:	eaffff98 	b	40008124 <_dtoa_r+0x184>
400082c0:	e59f025c 	ldr	r0, [pc, #604]	; 40008524 <_dtoa_r+0x584>
400082c4:	eaffff64 	b	4000805c <_dtoa_r+0xbc>
400082c8:	e3a0c000 	mov	ip, #0
400082cc:	e58dc098 	str	ip, [sp, #152]	; 0x98
400082d0:	e3a05000 	mov	r5, #0
400082d4:	e5845044 	str	r5, [r4, #68]	; 0x44
400082d8:	e1a01005 	mov	r1, r5
400082dc:	e1a00004 	mov	r0, r4
400082e0:	eb00076e 	bl	4000a0a0 <_Balloc>
400082e4:	e3e0c000 	mvn	ip, #0
400082e8:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
400082ec:	e58dc028 	str	ip, [sp, #40]	; 0x28
400082f0:	e3a0c001 	mov	ip, #1
400082f4:	e58d0020 	str	r0, [sp, #32]
400082f8:	e58d509c 	str	r5, [sp, #156]	; 0x9c
400082fc:	e5840040 	str	r0, [r4, #64]	; 0x40
40008300:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008304:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
40008308:	e3530000 	cmp	r3, #0
4000830c:	ba00009b 	blt	40008580 <_dtoa_r+0x5e0>
40008310:	e59dc018 	ldr	ip, [sp, #24]
40008314:	e35c000e 	cmp	ip, #14
40008318:	ca000098 	bgt	40008580 <_dtoa_r+0x5e0>
4000831c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008320:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008324:	e1a02fa1 	lsr	r2, r1, #31
40008328:	e35c0000 	cmp	ip, #0
4000832c:	c3a02000 	movgt	r2, #0
40008330:	d2022001 	andle	r2, r2, #1
40008334:	e59f31f4 	ldr	r3, [pc, #500]	; 40008530 <_dtoa_r+0x590>
40008338:	e59dc018 	ldr	ip, [sp, #24]
4000833c:	e083318c 	add	r3, r3, ip, lsl #3
40008340:	e3520000 	cmp	r2, #0
40008344:	e8930006 	ldm	r3, {r1, r2}
40008348:	e58d1010 	str	r1, [sp, #16]
4000834c:	e58d2014 	str	r2, [sp, #20]
40008350:	1a000341 	bne	4000905c <_dtoa_r+0x10bc>
40008354:	e28d3010 	add	r3, sp, #16
40008358:	e893000c 	ldm	r3, {r2, r3}
4000835c:	e1a0000a 	mov	r0, sl
40008360:	e1a0100b 	mov	r1, fp
40008364:	eb001518 	bl	4000d7cc <__aeabi_ddiv>
40008368:	eb0015eb 	bl	4000db1c <__aeabi_d2iz>
4000836c:	e1a08000 	mov	r8, r0
40008370:	eb00143a 	bl	4000d460 <__aeabi_i2d>
40008374:	e28d3010 	add	r3, sp, #16
40008378:	e893000c 	ldm	r3, {r2, r3}
4000837c:	eb00146e 	bl	4000d53c <__aeabi_dmul>
40008380:	e1a03001 	mov	r3, r1
40008384:	e1a02000 	mov	r2, r0
40008388:	e1a0100b 	mov	r1, fp
4000838c:	e1a0000a 	mov	r0, sl
40008390:	eb001364 	bl	4000d128 <__aeabi_dsub>
40008394:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008398:	e35c0001 	cmp	ip, #1
4000839c:	e59dc020 	ldr	ip, [sp, #32]
400083a0:	e28cc001 	add	ip, ip, #1
400083a4:	e58dc058 	str	ip, [sp, #88]	; 0x58
400083a8:	e59dc020 	ldr	ip, [sp, #32]
400083ac:	e2883030 	add	r3, r8, #48	; 0x30
400083b0:	e1a06000 	mov	r6, r0
400083b4:	e1a07001 	mov	r7, r1
400083b8:	e5cc3000 	strb	r3, [ip]
400083bc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
400083c0:	0a000035 	beq	4000849c <_dtoa_r+0x4fc>
400083c4:	e3a02000 	mov	r2, #0
400083c8:	e59f3168 	ldr	r3, [pc, #360]	; 40008538 <_dtoa_r+0x598>
400083cc:	eb00145a 	bl	4000d53c <__aeabi_dmul>
400083d0:	e3a02000 	mov	r2, #0
400083d4:	e3a03000 	mov	r3, #0
400083d8:	e1a06000 	mov	r6, r0
400083dc:	e1a07001 	mov	r7, r1
400083e0:	eb0015af 	bl	4000daa4 <__aeabi_dcmpeq>
400083e4:	e3500000 	cmp	r0, #0
400083e8:	1a00049a 	bne	40009658 <_dtoa_r+0x16b8>
400083ec:	e59dc020 	ldr	ip, [sp, #32]
400083f0:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
400083f4:	e58d401c 	str	r4, [sp, #28]
400083f8:	e08c9001 	add	r9, ip, r1
400083fc:	e28ca002 	add	sl, ip, #2
40008400:	e28d5010 	add	r5, sp, #16
40008404:	e8950030 	ldm	r5, {r4, r5}
40008408:	ea000008 	b	40008430 <_dtoa_r+0x490>
4000840c:	eb00144a 	bl	4000d53c <__aeabi_dmul>
40008410:	e3a02000 	mov	r2, #0
40008414:	e3a03000 	mov	r3, #0
40008418:	e1a06000 	mov	r6, r0
4000841c:	e1a07001 	mov	r7, r1
40008420:	eb00159f 	bl	4000daa4 <__aeabi_dcmpeq>
40008424:	e3500000 	cmp	r0, #0
40008428:	e28aa001 	add	sl, sl, #1
4000842c:	1a000410 	bne	40009474 <_dtoa_r+0x14d4>
40008430:	e1a02004 	mov	r2, r4
40008434:	e1a03005 	mov	r3, r5
40008438:	e1a00006 	mov	r0, r6
4000843c:	e1a01007 	mov	r1, r7
40008440:	eb0014e1 	bl	4000d7cc <__aeabi_ddiv>
40008444:	eb0015b4 	bl	4000db1c <__aeabi_d2iz>
40008448:	e1a08000 	mov	r8, r0
4000844c:	eb001403 	bl	4000d460 <__aeabi_i2d>
40008450:	e1a02004 	mov	r2, r4
40008454:	e1a03005 	mov	r3, r5
40008458:	eb001437 	bl	4000d53c <__aeabi_dmul>
4000845c:	e1a02000 	mov	r2, r0
40008460:	e1a03001 	mov	r3, r1
40008464:	e1a00006 	mov	r0, r6
40008468:	e1a01007 	mov	r1, r7
4000846c:	eb00132d 	bl	4000d128 <__aeabi_dsub>
40008470:	e288c030 	add	ip, r8, #48	; 0x30
40008474:	e15a0009 	cmp	sl, r9
40008478:	e1a06000 	mov	r6, r0
4000847c:	e1a07001 	mov	r7, r1
40008480:	e3a02000 	mov	r2, #0
40008484:	e59f30ac 	ldr	r3, [pc, #172]	; 40008538 <_dtoa_r+0x598>
40008488:	e54ac001 	strb	ip, [sl, #-1]
4000848c:	e1a0b00a 	mov	fp, sl
40008490:	1affffdd 	bne	4000840c <_dtoa_r+0x46c>
40008494:	e59d401c 	ldr	r4, [sp, #28]
40008498:	e1a0500a 	mov	r5, sl
4000849c:	e1a02006 	mov	r2, r6
400084a0:	e1a03007 	mov	r3, r7
400084a4:	e1a00006 	mov	r0, r6
400084a8:	e1a01007 	mov	r1, r7
400084ac:	eb00131e 	bl	4000d12c <__adddf3>
400084b0:	e1a06000 	mov	r6, r0
400084b4:	e1a07001 	mov	r7, r1
400084b8:	e1a02006 	mov	r2, r6
400084bc:	e28d1010 	add	r1, sp, #16
400084c0:	e8910003 	ldm	r1, {r0, r1}
400084c4:	e1a03007 	mov	r3, r7
400084c8:	eb00157b 	bl	4000dabc <__aeabi_dcmplt>
400084cc:	e3500000 	cmp	r0, #0
400084d0:	0a000429 	beq	4000957c <_dtoa_r+0x15dc>
400084d4:	e59dc018 	ldr	ip, [sp, #24]
400084d8:	e58dc060 	str	ip, [sp, #96]	; 0x60
400084dc:	e59d9020 	ldr	r9, [sp, #32]
400084e0:	e5558001 	ldrb	r8, [r5, #-1]
400084e4:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
400084e8:	ea000019 	b	40008554 <_dtoa_r+0x5b4>
400084ec:	e1a00000 	nop			; (mov r0, r0)
400084f0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
400084f4:	3fd287a7 	svccc	0x00d287a7
400084f8:	8b60c8b3 	blhi	4183a7cc <__ZI_LIMIT__+0x1822d74>
400084fc:	3fc68a28 	svccc	0x00c68a28
40008500:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
40008504:	3fd34413 	svccc	0x00d34413
40008508:	7ff00000 	svcvc	0x00f00000	; IMB
4000850c:	40016d75 	andmi	r6, r1, r5, ror sp
40008510:	0000270f 	andeq	r2, r0, pc, lsl #14
40008514:	40016d84 	andmi	r6, r1, r4, lsl #27
40008518:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000851c:	3ff80000 	svccc	0x00f80000
40008520:	40016d78 	andmi	r6, r1, r8, ror sp
40008524:	40016d74 	andmi	r6, r1, r4, ror sp
40008528:	3ff00000 	svccc	0x00f00000	; IMB
4000852c:	40016aa0 	andmi	r6, r1, r0, lsr #21
40008530:	400169b0 			; <UNDEFINED> instruction: 0x400169b0
40008534:	40140000 	andsmi	r0, r4, r0
40008538:	40240000 	eormi	r0, r4, r0
4000853c:	401c0000 	andsmi	r0, ip, r0
40008540:	3fe00000 	svccc	0x00e00000
40008544:	e1550001 	cmp	r5, r1
40008548:	0a000392 	beq	40009398 <_dtoa_r+0x13f8>
4000854c:	e5558002 	ldrb	r8, [r5, #-2]
40008550:	e1a05003 	mov	r5, r3
40008554:	e3580039 	cmp	r8, #57	; 0x39
40008558:	e1a02005 	mov	r2, r5
4000855c:	e2453001 	sub	r3, r5, #1
40008560:	0afffff7 	beq	40008544 <_dtoa_r+0x5a4>
40008564:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008568:	e2882001 	add	r2, r8, #1
4000856c:	e58d5020 	str	r5, [sp, #32]
40008570:	e58dc018 	str	ip, [sp, #24]
40008574:	e20220ff 	and	r2, r2, #255	; 0xff
40008578:	e5c32000 	strb	r2, [r3]
4000857c:	ea00008e 	b	400087bc <_dtoa_r+0x81c>
40008580:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008584:	e35c0000 	cmp	ip, #0
40008588:	1a0000b3 	bne	4000885c <_dtoa_r+0x8bc>
4000858c:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
40008590:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40008594:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008598:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000859c:	e35c0000 	cmp	ip, #0
400085a0:	c3550000 	cmpgt	r5, #0
400085a4:	da000009 	ble	400085d0 <_dtoa_r+0x630>
400085a8:	e1a0300c 	mov	r3, ip
400085ac:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400085b0:	e1530005 	cmp	r3, r5
400085b4:	a1a03005 	movge	r3, r5
400085b8:	e063c00c 	rsb	ip, r3, ip
400085bc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400085c0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400085c4:	e063c00c 	rsb	ip, r3, ip
400085c8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400085cc:	e0635005 	rsb	r5, r3, r5
400085d0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400085d4:	e35c0000 	cmp	ip, #0
400085d8:	da000015 	ble	40008634 <_dtoa_r+0x694>
400085dc:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400085e0:	e35c0000 	cmp	ip, #0
400085e4:	0a000347 	beq	40009308 <_dtoa_r+0x1368>
400085e8:	e3560000 	cmp	r6, #0
400085ec:	da00000d 	ble	40008628 <_dtoa_r+0x688>
400085f0:	e1a01008 	mov	r1, r8
400085f4:	e1a02006 	mov	r2, r6
400085f8:	e1a00004 	mov	r0, r4
400085fc:	eb000801 	bl	4000a608 <__pow5mult>
40008600:	e1a08000 	mov	r8, r0
40008604:	e1a01008 	mov	r1, r8
40008608:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000860c:	e1a00004 	mov	r0, r4
40008610:	eb000782 	bl	4000a420 <__multiply>
40008614:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008618:	e1a07000 	mov	r7, r0
4000861c:	e1a00004 	mov	r0, r4
40008620:	eb0006c1 	bl	4000a12c <_Bfree>
40008624:	e58d7030 	str	r7, [sp, #48]	; 0x30
40008628:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000862c:	e05c2006 	subs	r2, ip, r6
40008630:	1a000378 	bne	40009418 <_dtoa_r+0x1478>
40008634:	e1a00004 	mov	r0, r4
40008638:	e3a01001 	mov	r1, #1
4000863c:	eb00076e 	bl	4000a3fc <__i2b>
40008640:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008644:	e35c0000 	cmp	ip, #0
40008648:	e1a06000 	mov	r6, r0
4000864c:	da000004 	ble	40008664 <_dtoa_r+0x6c4>
40008650:	e1a01000 	mov	r1, r0
40008654:	e1a0200c 	mov	r2, ip
40008658:	e1a00004 	mov	r0, r4
4000865c:	eb0007e9 	bl	4000a608 <__pow5mult>
40008660:	e1a06000 	mov	r6, r0
40008664:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008668:	e35c0001 	cmp	ip, #1
4000866c:	da00028a 	ble	4000909c <_dtoa_r+0x10fc>
40008670:	e3a07000 	mov	r7, #0
40008674:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008678:	e35c0000 	cmp	ip, #0
4000867c:	03a00001 	moveq	r0, #1
40008680:	1a000251 	bne	40008fcc <_dtoa_r+0x102c>
40008684:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008688:	e080300c 	add	r3, r0, ip
4000868c:	e213301f 	ands	r3, r3, #31
40008690:	0a0001a0 	beq	40008d18 <_dtoa_r+0xd78>
40008694:	e2632020 	rsb	r2, r3, #32
40008698:	e3520004 	cmp	r2, #4
4000869c:	da0003f9 	ble	40009688 <_dtoa_r+0x16e8>
400086a0:	e263301c 	rsb	r3, r3, #28
400086a4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400086a8:	e08cc003 	add	ip, ip, r3
400086ac:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400086b0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086b4:	e08cc003 	add	ip, ip, r3
400086b8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400086bc:	e0855003 	add	r5, r5, r3
400086c0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400086c4:	e35c0000 	cmp	ip, #0
400086c8:	da000004 	ble	400086e0 <_dtoa_r+0x740>
400086cc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400086d0:	e1a0200c 	mov	r2, ip
400086d4:	e1a00004 	mov	r0, r4
400086d8:	eb00080b 	bl	4000a70c <__lshift>
400086dc:	e58d0030 	str	r0, [sp, #48]	; 0x30
400086e0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086e4:	e35c0000 	cmp	ip, #0
400086e8:	da000004 	ble	40008700 <_dtoa_r+0x760>
400086ec:	e1a01006 	mov	r1, r6
400086f0:	e1a0200c 	mov	r2, ip
400086f4:	e1a00004 	mov	r0, r4
400086f8:	eb000803 	bl	4000a70c <__lshift>
400086fc:	e1a06000 	mov	r6, r0
40008700:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008704:	e35c0000 	cmp	ip, #0
40008708:	1a000235 	bne	40008fe4 <_dtoa_r+0x1044>
4000870c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008710:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008714:	e35c0002 	cmp	ip, #2
40008718:	d3a03000 	movle	r3, #0
4000871c:	c3a03001 	movgt	r3, #1
40008720:	e3510000 	cmp	r1, #0
40008724:	c3a03000 	movgt	r3, #0
40008728:	e3530000 	cmp	r3, #0
4000872c:	0a00017b 	beq	40008d20 <_dtoa_r+0xd80>
40008730:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008734:	e35c0000 	cmp	ip, #0
40008738:	1a000170 	bne	40008d00 <_dtoa_r+0xd60>
4000873c:	e1a01006 	mov	r1, r6
40008740:	e1a0300c 	mov	r3, ip
40008744:	e3a02005 	mov	r2, #5
40008748:	e1a00004 	mov	r0, r4
4000874c:	eb00067d 	bl	4000a148 <__multadd>
40008750:	e1a06000 	mov	r6, r0
40008754:	e1a01006 	mov	r1, r6
40008758:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000875c:	eb00082d 	bl	4000a818 <__mcmp>
40008760:	e3500000 	cmp	r0, #0
40008764:	da000165 	ble	40008d00 <_dtoa_r+0xd60>
40008768:	e59dc018 	ldr	ip, [sp, #24]
4000876c:	e28cc001 	add	ip, ip, #1
40008770:	e58dc018 	str	ip, [sp, #24]
40008774:	e59dc020 	ldr	ip, [sp, #32]
40008778:	e3a03031 	mov	r3, #49	; 0x31
4000877c:	e5cc3000 	strb	r3, [ip]
40008780:	e1a0900c 	mov	r9, ip
40008784:	e28cc001 	add	ip, ip, #1
40008788:	e58dc020 	str	ip, [sp, #32]
4000878c:	e3a05000 	mov	r5, #0
40008790:	e1a01006 	mov	r1, r6
40008794:	e1a00004 	mov	r0, r4
40008798:	eb000663 	bl	4000a12c <_Bfree>
4000879c:	e3580000 	cmp	r8, #0
400087a0:	0a000005 	beq	400087bc <_dtoa_r+0x81c>
400087a4:	e1550008 	cmp	r5, r8
400087a8:	13550000 	cmpne	r5, #0
400087ac:	1a000198 	bne	40008e14 <_dtoa_r+0xe74>
400087b0:	e1a01008 	mov	r1, r8
400087b4:	e1a00004 	mov	r0, r4
400087b8:	eb00065b 	bl	4000a12c <_Bfree>
400087bc:	e1a00004 	mov	r0, r4
400087c0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400087c4:	eb000658 	bl	4000a12c <_Bfree>
400087c8:	e59dc018 	ldr	ip, [sp, #24]
400087cc:	e28c3001 	add	r3, ip, #1
400087d0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400087d4:	e35c0000 	cmp	ip, #0
400087d8:	e59dc020 	ldr	ip, [sp, #32]
400087dc:	e3a02000 	mov	r2, #0
400087e0:	e5cc2000 	strb	r2, [ip]
400087e4:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
400087e8:	01a00009 	moveq	r0, r9
400087ec:	e58c3000 	str	r3, [ip]
400087f0:	0afffe19 	beq	4000805c <_dtoa_r+0xbc>
400087f4:	e59dc020 	ldr	ip, [sp, #32]
400087f8:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
400087fc:	e1a00009 	mov	r0, r9
40008800:	e581c000 	str	ip, [r1]
40008804:	e28dd074 	add	sp, sp, #116	; 0x74
40008808:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000880c:	e12fff1e 	bx	lr
40008810:	e59d0018 	ldr	r0, [sp, #24]
40008814:	eb001311 	bl	4000d460 <__aeabi_i2d>
40008818:	e1a02006 	mov	r2, r6
4000881c:	e1a03007 	mov	r3, r7
40008820:	eb00149f 	bl	4000daa4 <__aeabi_dcmpeq>
40008824:	e3500000 	cmp	r0, #0
40008828:	059dc018 	ldreq	ip, [sp, #24]
4000882c:	024cc001 	subeq	ip, ip, #1
40008830:	058dc018 	streq	ip, [sp, #24]
40008834:	eafffe5a 	b	400081a4 <_dtoa_r+0x204>
40008838:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000883c:	e59d1018 	ldr	r1, [sp, #24]
40008840:	e061c00c 	rsb	ip, r1, ip
40008844:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008848:	e261c000 	rsb	ip, r1, #0
4000884c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008850:	e3a0c000 	mov	ip, #0
40008854:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008858:	eafffe75 	b	40008234 <_dtoa_r+0x294>
4000885c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008860:	e35c0001 	cmp	ip, #1
40008864:	da0002f8 	ble	4000944c <_dtoa_r+0x14ac>
40008868:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000886c:	e24c6001 	sub	r6, ip, #1
40008870:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008874:	e15c0006 	cmp	ip, r6
40008878:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
4000887c:	b06c3006 	rsblt	r3, ip, r6
40008880:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
40008884:	b08cc003 	addlt	ip, ip, r3
40008888:	a066600c 	rsbge	r6, r6, ip
4000888c:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
40008890:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008894:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
40008898:	b3a06000 	movlt	r6, #0
4000889c:	e35c0000 	cmp	ip, #0
400088a0:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
400088a4:	a28d3028 	addge	r3, sp, #40	; 0x28
400088a8:	a8930028 	ldmge	r3, {r3, r5}
400088ac:	b06c5001 	rsblt	r5, ip, r1
400088b0:	b3a03000 	movlt	r3, #0
400088b4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400088b8:	e08cc003 	add	ip, ip, r3
400088bc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400088c0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400088c4:	e1a00004 	mov	r0, r4
400088c8:	e08cc003 	add	ip, ip, r3
400088cc:	e3a01001 	mov	r1, #1
400088d0:	e58dc024 	str	ip, [sp, #36]	; 0x24
400088d4:	eb0006c8 	bl	4000a3fc <__i2b>
400088d8:	e1a08000 	mov	r8, r0
400088dc:	eaffff2d 	b	40008598 <_dtoa_r+0x5f8>
400088e0:	e3a0c000 	mov	ip, #0
400088e4:	e58dc038 	str	ip, [sp, #56]	; 0x38
400088e8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400088ec:	e3510000 	cmp	r1, #0
400088f0:	da000278 	ble	400092d8 <_dtoa_r+0x1338>
400088f4:	e58d103c 	str	r1, [sp, #60]	; 0x3c
400088f8:	e58d1028 	str	r1, [sp, #40]	; 0x28
400088fc:	e351000e 	cmp	r1, #14
40008900:	83a05000 	movhi	r5, #0
40008904:	92055001 	andls	r5, r5, #1
40008908:	e1a0c001 	mov	ip, r1
4000890c:	e3a01000 	mov	r1, #0
40008910:	e35c0017 	cmp	ip, #23
40008914:	e5841044 	str	r1, [r4, #68]	; 0x44
40008918:	9a000008 	bls	40008940 <_dtoa_r+0x9a0>
4000891c:	e3a02001 	mov	r2, #1
40008920:	e3a03004 	mov	r3, #4
40008924:	e1a03083 	lsl	r3, r3, #1
40008928:	e2830014 	add	r0, r3, #20
4000892c:	e150000c 	cmp	r0, ip
40008930:	e1a01002 	mov	r1, r2
40008934:	e2822001 	add	r2, r2, #1
40008938:	9afffff9 	bls	40008924 <_dtoa_r+0x984>
4000893c:	e5841044 	str	r1, [r4, #68]	; 0x44
40008940:	e1a00004 	mov	r0, r4
40008944:	eb0005d5 	bl	4000a0a0 <_Balloc>
40008948:	e3550000 	cmp	r5, #0
4000894c:	e58d0020 	str	r0, [sp, #32]
40008950:	e5840040 	str	r0, [r4, #64]	; 0x40
40008954:	0afffe6a 	beq	40008304 <_dtoa_r+0x364>
40008958:	e59dc018 	ldr	ip, [sp, #24]
4000895c:	e35c0000 	cmp	ip, #0
40008960:	e58da050 	str	sl, [sp, #80]	; 0x50
40008964:	e58db054 	str	fp, [sp, #84]	; 0x54
40008968:	da000131 	ble	40008e34 <_dtoa_r+0xe94>
4000896c:	e51f2444 	ldr	r2, [pc, #-1092]	; 40008530 <_dtoa_r+0x590>
40008970:	e20c300f 	and	r3, ip, #15
40008974:	e1a0524c 	asr	r5, ip, #4
40008978:	e0823183 	add	r3, r2, r3, lsl #3
4000897c:	e3150010 	tst	r5, #16
40008980:	e89300c0 	ldm	r3, {r6, r7}
40008984:	0a00011e 	beq	40008e04 <_dtoa_r+0xe64>
40008988:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000852c <_dtoa_r+0x58c>
4000898c:	e1a0000a 	mov	r0, sl
40008990:	e1a0100b 	mov	r1, fp
40008994:	e2833020 	add	r3, r3, #32
40008998:	e893000c 	ldm	r3, {r2, r3}
4000899c:	eb00138a 	bl	4000d7cc <__aeabi_ddiv>
400089a0:	e205500f 	and	r5, r5, #15
400089a4:	e1a0a000 	mov	sl, r0
400089a8:	e1a0b001 	mov	fp, r1
400089ac:	e3a08003 	mov	r8, #3
400089b0:	e3550000 	cmp	r5, #0
400089b4:	0a00000b 	beq	400089e8 <_dtoa_r+0xa48>
400089b8:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000852c <_dtoa_r+0x58c>
400089bc:	e1a00006 	mov	r0, r6
400089c0:	e1a01007 	mov	r1, r7
400089c4:	e3150001 	tst	r5, #1
400089c8:	1899000c 	ldmne	r9, {r2, r3}
400089cc:	12888001 	addne	r8, r8, #1
400089d0:	1b0012d9 	blne	4000d53c <__aeabi_dmul>
400089d4:	e1b050c5 	asrs	r5, r5, #1
400089d8:	e2899008 	add	r9, r9, #8
400089dc:	1afffff8 	bne	400089c4 <_dtoa_r+0xa24>
400089e0:	e1a06000 	mov	r6, r0
400089e4:	e1a07001 	mov	r7, r1
400089e8:	e1a02006 	mov	r2, r6
400089ec:	e1a03007 	mov	r3, r7
400089f0:	e1a0000a 	mov	r0, sl
400089f4:	e1a0100b 	mov	r1, fp
400089f8:	eb001373 	bl	4000d7cc <__aeabi_ddiv>
400089fc:	e1a06000 	mov	r6, r0
40008a00:	e1a07001 	mov	r7, r1
40008a04:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008a08:	e35c0000 	cmp	ip, #0
40008a0c:	0a000006 	beq	40008a2c <_dtoa_r+0xa8c>
40008a10:	e1a00006 	mov	r0, r6
40008a14:	e1a01007 	mov	r1, r7
40008a18:	e3a02000 	mov	r2, #0
40008a1c:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40008528 <_dtoa_r+0x588>
40008a20:	eb001425 	bl	4000dabc <__aeabi_dcmplt>
40008a24:	e3500000 	cmp	r0, #0
40008a28:	1a00023c 	bne	40009320 <_dtoa_r+0x1380>
40008a2c:	e1a00008 	mov	r0, r8
40008a30:	eb00128a 	bl	4000d460 <__aeabi_i2d>
40008a34:	e1a02006 	mov	r2, r6
40008a38:	e1a03007 	mov	r3, r7
40008a3c:	eb0012be 	bl	4000d53c <__aeabi_dmul>
40008a40:	e3a02000 	mov	r2, #0
40008a44:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000853c <_dtoa_r+0x59c>
40008a48:	eb0011b7 	bl	4000d12c <__adddf3>
40008a4c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008a50:	e35c0000 	cmp	ip, #0
40008a54:	e1a08000 	mov	r8, r0
40008a58:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008a5c:	0a000093 	beq	40008cb0 <_dtoa_r+0xd10>
40008a60:	e59dc018 	ldr	ip, [sp, #24]
40008a64:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008a68:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008a6c:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
40008a70:	e3510000 	cmp	r1, #0
40008a74:	0a00010c 	beq	40008eac <_dtoa_r+0xf0c>
40008a78:	e51f3550 	ldr	r3, [pc, #-1360]	; 40008530 <_dtoa_r+0x590>
40008a7c:	e083318c 	add	r3, r3, ip, lsl #3
40008a80:	e913000c 	ldmdb	r3, {r2, r3}
40008a84:	e3a00000 	mov	r0, #0
40008a88:	e51f1550 	ldr	r1, [pc, #-1360]	; 40008540 <_dtoa_r+0x5a0>
40008a8c:	e58dc00c 	str	ip, [sp, #12]
40008a90:	eb00134d 	bl	4000d7cc <__aeabi_ddiv>
40008a94:	e1a02008 	mov	r2, r8
40008a98:	e1a03009 	mov	r3, r9
40008a9c:	eb0011a1 	bl	4000d128 <__aeabi_dsub>
40008aa0:	e1a0a000 	mov	sl, r0
40008aa4:	e1a0b001 	mov	fp, r1
40008aa8:	e1a00006 	mov	r0, r6
40008aac:	e1a01007 	mov	r1, r7
40008ab0:	eb001419 	bl	4000db1c <__aeabi_d2iz>
40008ab4:	e1a05000 	mov	r5, r0
40008ab8:	eb001268 	bl	4000d460 <__aeabi_i2d>
40008abc:	e1a02000 	mov	r2, r0
40008ac0:	e1a03001 	mov	r3, r1
40008ac4:	e1a00006 	mov	r0, r6
40008ac8:	e1a01007 	mov	r1, r7
40008acc:	eb001195 	bl	4000d128 <__aeabi_dsub>
40008ad0:	e2855030 	add	r5, r5, #48	; 0x30
40008ad4:	e59d2020 	ldr	r2, [sp, #32]
40008ad8:	e1a06000 	mov	r6, r0
40008adc:	e1a07001 	mov	r7, r1
40008ae0:	e20580ff 	and	r8, r5, #255	; 0xff
40008ae4:	e5c28000 	strb	r8, [r2]
40008ae8:	e1a03007 	mov	r3, r7
40008aec:	e1a0000a 	mov	r0, sl
40008af0:	e1a0100b 	mov	r1, fp
40008af4:	e1a02006 	mov	r2, r6
40008af8:	eb001401 	bl	4000db04 <__aeabi_dcmpgt>
40008afc:	e59d3020 	ldr	r3, [sp, #32]
40008b00:	e3500000 	cmp	r0, #0
40008b04:	e2833001 	add	r3, r3, #1
40008b08:	e58d3058 	str	r3, [sp, #88]	; 0x58
40008b0c:	e1a05003 	mov	r5, r3
40008b10:	1a0002d6 	bne	40009670 <_dtoa_r+0x16d0>
40008b14:	e1a02006 	mov	r2, r6
40008b18:	e1a03007 	mov	r3, r7
40008b1c:	e3a00000 	mov	r0, #0
40008b20:	e51f1600 	ldr	r1, [pc, #-1536]	; 40008528 <_dtoa_r+0x588>
40008b24:	eb00117f 	bl	4000d128 <__aeabi_dsub>
40008b28:	e1a02000 	mov	r2, r0
40008b2c:	e1a03001 	mov	r3, r1
40008b30:	e1a0000a 	mov	r0, sl
40008b34:	e1a0100b 	mov	r1, fp
40008b38:	eb0013f1 	bl	4000db04 <__aeabi_dcmpgt>
40008b3c:	e3500000 	cmp	r0, #0
40008b40:	e59dc00c 	ldr	ip, [sp, #12]
40008b44:	1a000251 	bne	40009490 <_dtoa_r+0x14f0>
40008b48:	e35c0001 	cmp	ip, #1
40008b4c:	da0000b5 	ble	40008e28 <_dtoa_r+0xe88>
40008b50:	e59d1020 	ldr	r1, [sp, #32]
40008b54:	e081900c 	add	r9, r1, ip
40008b58:	e58d9048 	str	r9, [sp, #72]	; 0x48
40008b5c:	e58d4064 	str	r4, [sp, #100]	; 0x64
40008b60:	e1a09005 	mov	r9, r5
40008b64:	ea000008 	b	40008b8c <_dtoa_r+0xbec>
40008b68:	eb00116e 	bl	4000d128 <__aeabi_dsub>
40008b6c:	e1a0200a 	mov	r2, sl
40008b70:	e1a0300b 	mov	r3, fp
40008b74:	eb0013d0 	bl	4000dabc <__aeabi_dcmplt>
40008b78:	e3500000 	cmp	r0, #0
40008b7c:	1a000241 	bne	40009488 <_dtoa_r+0x14e8>
40008b80:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008b84:	e159000c 	cmp	r9, ip
40008b88:	0a0000a5 	beq	40008e24 <_dtoa_r+0xe84>
40008b8c:	e1a0000a 	mov	r0, sl
40008b90:	e1a0100b 	mov	r1, fp
40008b94:	e3a02000 	mov	r2, #0
40008b98:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008538 <_dtoa_r+0x598>
40008b9c:	eb001266 	bl	4000d53c <__aeabi_dmul>
40008ba0:	e3a02000 	mov	r2, #0
40008ba4:	e51f3674 	ldr	r3, [pc, #-1652]	; 40008538 <_dtoa_r+0x598>
40008ba8:	e1a0a000 	mov	sl, r0
40008bac:	e1a0b001 	mov	fp, r1
40008bb0:	e1a00006 	mov	r0, r6
40008bb4:	e1a01007 	mov	r1, r7
40008bb8:	eb00125f 	bl	4000d53c <__aeabi_dmul>
40008bbc:	e1a05001 	mov	r5, r1
40008bc0:	e1a04000 	mov	r4, r0
40008bc4:	eb0013d4 	bl	4000db1c <__aeabi_d2iz>
40008bc8:	e1a08000 	mov	r8, r0
40008bcc:	eb001223 	bl	4000d460 <__aeabi_i2d>
40008bd0:	e1a02000 	mov	r2, r0
40008bd4:	e1a03001 	mov	r3, r1
40008bd8:	e1a00004 	mov	r0, r4
40008bdc:	e1a01005 	mov	r1, r5
40008be0:	eb001150 	bl	4000d128 <__aeabi_dsub>
40008be4:	e2888030 	add	r8, r8, #48	; 0x30
40008be8:	e20880ff 	and	r8, r8, #255	; 0xff
40008bec:	e1a0200a 	mov	r2, sl
40008bf0:	e1a0300b 	mov	r3, fp
40008bf4:	e4c98001 	strb	r8, [r9], #1
40008bf8:	e1a07001 	mov	r7, r1
40008bfc:	e1a06000 	mov	r6, r0
40008c00:	eb0013ad 	bl	4000dabc <__aeabi_dcmplt>
40008c04:	e3500000 	cmp	r0, #0
40008c08:	e1a02006 	mov	r2, r6
40008c0c:	e1a03007 	mov	r3, r7
40008c10:	e3a00000 	mov	r0, #0
40008c14:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40008528 <_dtoa_r+0x588>
40008c18:	0affffd2 	beq	40008b68 <_dtoa_r+0xbc8>
40008c1c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008c20:	e1a05009 	mov	r5, r9
40008c24:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008c28:	e59d9020 	ldr	r9, [sp, #32]
40008c2c:	e58dc018 	str	ip, [sp, #24]
40008c30:	e58d5020 	str	r5, [sp, #32]
40008c34:	eafffee0 	b	400087bc <_dtoa_r+0x81c>
40008c38:	e3a0c000 	mov	ip, #0
40008c3c:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008c40:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008c44:	e59dc018 	ldr	ip, [sp, #24]
40008c48:	e081c00c 	add	ip, r1, ip
40008c4c:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008c50:	e28cc001 	add	ip, ip, #1
40008c54:	e35c0000 	cmp	ip, #0
40008c58:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008c5c:	da0001a5 	ble	400092f8 <_dtoa_r+0x1358>
40008c60:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008c64:	e35c000e 	cmp	ip, #14
40008c68:	83a05000 	movhi	r5, #0
40008c6c:	92055001 	andls	r5, r5, #1
40008c70:	eaffff25 	b	4000890c <_dtoa_r+0x96c>
40008c74:	e3a0c001 	mov	ip, #1
40008c78:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008c7c:	eaffff19 	b	400088e8 <_dtoa_r+0x948>
40008c80:	e1a00008 	mov	r0, r8
40008c84:	eb0011f5 	bl	4000d460 <__aeabi_i2d>
40008c88:	e1a02000 	mov	r2, r0
40008c8c:	e1a03001 	mov	r3, r1
40008c90:	e1a00006 	mov	r0, r6
40008c94:	e1a01007 	mov	r1, r7
40008c98:	eb001227 	bl	4000d53c <__aeabi_dmul>
40008c9c:	e3a02000 	mov	r2, #0
40008ca0:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000853c <_dtoa_r+0x59c>
40008ca4:	eb001120 	bl	4000d12c <__adddf3>
40008ca8:	e1a08000 	mov	r8, r0
40008cac:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008cb0:	e1a00006 	mov	r0, r6
40008cb4:	e3a02000 	mov	r2, #0
40008cb8:	e51f378c 	ldr	r3, [pc, #-1932]	; 40008534 <_dtoa_r+0x594>
40008cbc:	e1a01007 	mov	r1, r7
40008cc0:	eb001118 	bl	4000d128 <__aeabi_dsub>
40008cc4:	e1a02008 	mov	r2, r8
40008cc8:	e1a03009 	mov	r3, r9
40008ccc:	e1a0a000 	mov	sl, r0
40008cd0:	e1a0b001 	mov	fp, r1
40008cd4:	eb00138a 	bl	4000db04 <__aeabi_dcmpgt>
40008cd8:	e2506000 	subs	r6, r0, #0
40008cdc:	1a00006f 	bne	40008ea0 <_dtoa_r+0xf00>
40008ce0:	e1a02008 	mov	r2, r8
40008ce4:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40008ce8:	e1a0000a 	mov	r0, sl
40008cec:	e1a0100b 	mov	r1, fp
40008cf0:	eb001371 	bl	4000dabc <__aeabi_dcmplt>
40008cf4:	e3500000 	cmp	r0, #0
40008cf8:	0a00004a 	beq	40008e28 <_dtoa_r+0xe88>
40008cfc:	e1a08006 	mov	r8, r6
40008d00:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
40008d04:	e1e0c00c 	mvn	ip, ip
40008d08:	e58dc018 	str	ip, [sp, #24]
40008d0c:	e59d9020 	ldr	r9, [sp, #32]
40008d10:	e3a05000 	mov	r5, #0
40008d14:	eafffe9d 	b	40008790 <_dtoa_r+0x7f0>
40008d18:	e3a0301c 	mov	r3, #28
40008d1c:	eafffe60 	b	400086a4 <_dtoa_r+0x704>
40008d20:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008d24:	e35c0000 	cmp	ip, #0
40008d28:	1a0000ff 	bne	4000912c <_dtoa_r+0x118c>
40008d2c:	e3a05000 	mov	r5, #0
40008d30:	e59da028 	ldr	sl, [sp, #40]	; 0x28
40008d34:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
40008d38:	e59db020 	ldr	fp, [sp, #32]
40008d3c:	ea000005 	b	40008d58 <_dtoa_r+0xdb8>
40008d40:	e1a01009 	mov	r1, r9
40008d44:	e1a00004 	mov	r0, r4
40008d48:	e3a0200a 	mov	r2, #10
40008d4c:	e3a03000 	mov	r3, #0
40008d50:	eb0004fc 	bl	4000a148 <__multadd>
40008d54:	e1a09000 	mov	r9, r0
40008d58:	e1a00009 	mov	r0, r9
40008d5c:	e1a01006 	mov	r1, r6
40008d60:	ebfffc16 	bl	40007dc0 <quorem>
40008d64:	e2800030 	add	r0, r0, #48	; 0x30
40008d68:	e7cb0005 	strb	r0, [fp, r5]
40008d6c:	e2855001 	add	r5, r5, #1
40008d70:	e155000a 	cmp	r5, sl
40008d74:	bafffff1 	blt	40008d40 <_dtoa_r+0xda0>
40008d78:	e59db020 	ldr	fp, [sp, #32]
40008d7c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008d80:	e58d9030 	str	r9, [sp, #48]	; 0x30
40008d84:	e1a07000 	mov	r7, r0
40008d88:	e35c0001 	cmp	ip, #1
40008d8c:	a08bb00c 	addge	fp, fp, ip
40008d90:	b28bb001 	addlt	fp, fp, #1
40008d94:	e3a05000 	mov	r5, #0
40008d98:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008d9c:	e3a02001 	mov	r2, #1
40008da0:	e1a00004 	mov	r0, r4
40008da4:	eb000658 	bl	4000a70c <__lshift>
40008da8:	e1a01006 	mov	r1, r6
40008dac:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008db0:	eb000698 	bl	4000a818 <__mcmp>
40008db4:	e3500000 	cmp	r0, #0
40008db8:	da0001d2 	ble	40009508 <_dtoa_r+0x1568>
40008dbc:	e59dc020 	ldr	ip, [sp, #32]
40008dc0:	e28cc001 	add	ip, ip, #1
40008dc4:	e55b3001 	ldrb	r3, [fp, #-1]
40008dc8:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008dcc:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008dd0:	ea000003 	b	40008de4 <_dtoa_r+0xe44>
40008dd4:	e15b0001 	cmp	fp, r1
40008dd8:	0a000193 	beq	4000942c <_dtoa_r+0x148c>
40008ddc:	e55b3002 	ldrb	r3, [fp, #-2]
40008de0:	e1a0b002 	mov	fp, r2
40008de4:	e3530039 	cmp	r3, #57	; 0x39
40008de8:	e24b2001 	sub	r2, fp, #1
40008dec:	0afffff8 	beq	40008dd4 <_dtoa_r+0xe34>
40008df0:	e2833001 	add	r3, r3, #1
40008df4:	e59d9020 	ldr	r9, [sp, #32]
40008df8:	e5c23000 	strb	r3, [r2]
40008dfc:	e58db020 	str	fp, [sp, #32]
40008e00:	eafffe62 	b	40008790 <_dtoa_r+0x7f0>
40008e04:	e28db050 	add	fp, sp, #80	; 0x50
40008e08:	e89b0c00 	ldm	fp, {sl, fp}
40008e0c:	e3a08002 	mov	r8, #2
40008e10:	eafffee6 	b	400089b0 <_dtoa_r+0xa10>
40008e14:	e1a01005 	mov	r1, r5
40008e18:	e1a00004 	mov	r0, r4
40008e1c:	eb0004c2 	bl	4000a12c <_Bfree>
40008e20:	eafffe62 	b	400087b0 <_dtoa_r+0x810>
40008e24:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008e28:	e28db050 	add	fp, sp, #80	; 0x50
40008e2c:	e89b0c00 	ldm	fp, {sl, fp}
40008e30:	eafffd33 	b	40008304 <_dtoa_r+0x364>
40008e34:	e59dc018 	ldr	ip, [sp, #24]
40008e38:	e26c5000 	rsb	r5, ip, #0
40008e3c:	e3550000 	cmp	r5, #0
40008e40:	0a00015c 	beq	400093b8 <_dtoa_r+0x1418>
40008e44:	e51f391c 	ldr	r3, [pc, #-2332]	; 40008530 <_dtoa_r+0x590>
40008e48:	e205200f 	and	r2, r5, #15
40008e4c:	e0833182 	add	r3, r3, r2, lsl #3
40008e50:	e893000c 	ldm	r3, {r2, r3}
40008e54:	e28d1050 	add	r1, sp, #80	; 0x50
40008e58:	e8910003 	ldm	r1, {r0, r1}
40008e5c:	eb0011b6 	bl	4000d53c <__aeabi_dmul>
40008e60:	e1b05245 	asrs	r5, r5, #4
40008e64:	e1a06000 	mov	r6, r0
40008e68:	e1a07001 	mov	r7, r1
40008e6c:	0a0001fd 	beq	40009668 <_dtoa_r+0x16c8>
40008e70:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000852c <_dtoa_r+0x58c>
40008e74:	e3a08002 	mov	r8, #2
40008e78:	e3150001 	tst	r5, #1
40008e7c:	1899000c 	ldmne	r9, {r2, r3}
40008e80:	12888001 	addne	r8, r8, #1
40008e84:	1b0011ac 	blne	4000d53c <__aeabi_dmul>
40008e88:	e1b050c5 	asrs	r5, r5, #1
40008e8c:	e2899008 	add	r9, r9, #8
40008e90:	1afffff8 	bne	40008e78 <_dtoa_r+0xed8>
40008e94:	e1a06000 	mov	r6, r0
40008e98:	e1a07001 	mov	r7, r1
40008e9c:	eafffed8 	b	40008a04 <_dtoa_r+0xa64>
40008ea0:	e3a06000 	mov	r6, #0
40008ea4:	e1a08006 	mov	r8, r6
40008ea8:	eafffe2e 	b	40008768 <_dtoa_r+0x7c8>
40008eac:	e51f1984 	ldr	r1, [pc, #-2436]	; 40008530 <_dtoa_r+0x590>
40008eb0:	e24ca001 	sub	sl, ip, #1
40008eb4:	e081118a 	add	r1, r1, sl, lsl #3
40008eb8:	e1a02008 	mov	r2, r8
40008ebc:	e1a03009 	mov	r3, r9
40008ec0:	e8910003 	ldm	r1, {r0, r1}
40008ec4:	e58dc00c 	str	ip, [sp, #12]
40008ec8:	eb00119b 	bl	4000d53c <__aeabi_dmul>
40008ecc:	e58d0048 	str	r0, [sp, #72]	; 0x48
40008ed0:	e58d104c 	str	r1, [sp, #76]	; 0x4c
40008ed4:	e1a01007 	mov	r1, r7
40008ed8:	e1a00006 	mov	r0, r6
40008edc:	eb00130e 	bl	4000db1c <__aeabi_d2iz>
40008ee0:	e1a05000 	mov	r5, r0
40008ee4:	eb00115d 	bl	4000d460 <__aeabi_i2d>
40008ee8:	e1a02000 	mov	r2, r0
40008eec:	e1a03001 	mov	r3, r1
40008ef0:	e1a00006 	mov	r0, r6
40008ef4:	e1a01007 	mov	r1, r7
40008ef8:	eb00108a 	bl	4000d128 <__aeabi_dsub>
40008efc:	e59dc00c 	ldr	ip, [sp, #12]
40008f00:	e1a07001 	mov	r7, r1
40008f04:	e59d1020 	ldr	r1, [sp, #32]
40008f08:	e59d2020 	ldr	r2, [sp, #32]
40008f0c:	e2855030 	add	r5, r5, #48	; 0x30
40008f10:	e2811001 	add	r1, r1, #1
40008f14:	e35c0001 	cmp	ip, #1
40008f18:	e5c25000 	strb	r5, [r2]
40008f1c:	e1a06000 	mov	r6, r0
40008f20:	e58d1058 	str	r1, [sp, #88]	; 0x58
40008f24:	e1a05001 	mov	r5, r1
40008f28:	0a00001a 	beq	40008f98 <_dtoa_r+0xff8>
40008f2c:	e59d3020 	ldr	r3, [sp, #32]
40008f30:	e2439001 	sub	r9, r3, #1
40008f34:	e089900c 	add	r9, r9, ip
40008f38:	e1a05003 	mov	r5, r3
40008f3c:	e1a00006 	mov	r0, r6
40008f40:	e1a01007 	mov	r1, r7
40008f44:	e3a02000 	mov	r2, #0
40008f48:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40008538 <_dtoa_r+0x598>
40008f4c:	eb00117a 	bl	4000d53c <__aeabi_dmul>
40008f50:	e1a07001 	mov	r7, r1
40008f54:	e1a06000 	mov	r6, r0
40008f58:	eb0012ef 	bl	4000db1c <__aeabi_d2iz>
40008f5c:	e1a08000 	mov	r8, r0
40008f60:	eb00113e 	bl	4000d460 <__aeabi_i2d>
40008f64:	e2888030 	add	r8, r8, #48	; 0x30
40008f68:	e1a02000 	mov	r2, r0
40008f6c:	e1a03001 	mov	r3, r1
40008f70:	e1a00006 	mov	r0, r6
40008f74:	e1a01007 	mov	r1, r7
40008f78:	eb00106a 	bl	4000d128 <__aeabi_dsub>
40008f7c:	e5e58001 	strb	r8, [r5, #1]!
40008f80:	e1550009 	cmp	r5, r9
40008f84:	1affffee 	bne	40008f44 <_dtoa_r+0xfa4>
40008f88:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40008f8c:	e1a06000 	mov	r6, r0
40008f90:	e1a07001 	mov	r7, r1
40008f94:	e08c500a 	add	r5, ip, sl
40008f98:	e3a02000 	mov	r2, #0
40008f9c:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40008540 <_dtoa_r+0x5a0>
40008fa0:	e28d1048 	add	r1, sp, #72	; 0x48
40008fa4:	e8910003 	ldm	r1, {r0, r1}
40008fa8:	eb00105f 	bl	4000d12c <__adddf3>
40008fac:	e1a02006 	mov	r2, r6
40008fb0:	e1a03007 	mov	r3, r7
40008fb4:	eb0012c0 	bl	4000dabc <__aeabi_dcmplt>
40008fb8:	e3500000 	cmp	r0, #0
40008fbc:	0a000101 	beq	400093c8 <_dtoa_r+0x1428>
40008fc0:	e59d9020 	ldr	r9, [sp, #32]
40008fc4:	e5558001 	ldrb	r8, [r5, #-1]
40008fc8:	eafffd45 	b	400084e4 <_dtoa_r+0x544>
40008fcc:	e5963010 	ldr	r3, [r6, #16]
40008fd0:	e0863103 	add	r3, r6, r3, lsl #2
40008fd4:	e5930010 	ldr	r0, [r3, #16]
40008fd8:	eb0004cb 	bl	4000a30c <__hi0bits>
40008fdc:	e2600020 	rsb	r0, r0, #32
40008fe0:	eafffda7 	b	40008684 <_dtoa_r+0x6e4>
40008fe4:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40008fe8:	e1a01006 	mov	r1, r6
40008fec:	eb000609 	bl	4000a818 <__mcmp>
40008ff0:	e3500000 	cmp	r0, #0
40008ff4:	aafffdc4 	bge	4000870c <_dtoa_r+0x76c>
40008ff8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ffc:	e1a00004 	mov	r0, r4
40009000:	e3a0200a 	mov	r2, #10
40009004:	e3a03000 	mov	r3, #0
40009008:	eb00044e 	bl	4000a148 <__multadd>
4000900c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009010:	e35c0000 	cmp	ip, #0
40009014:	e59dc018 	ldr	ip, [sp, #24]
40009018:	e24cc001 	sub	ip, ip, #1
4000901c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009020:	e58dc018 	str	ip, [sp, #24]
40009024:	1a000030 	bne	400090ec <_dtoa_r+0x114c>
40009028:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000902c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009030:	e35c0000 	cmp	ip, #0
40009034:	c3a03000 	movgt	r3, #0
40009038:	d3a03001 	movle	r3, #1
4000903c:	e3510002 	cmp	r1, #2
40009040:	d3a03000 	movle	r3, #0
40009044:	e3530000 	cmp	r3, #0
40009048:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000904c:	0affff36 	beq	40008d2c <_dtoa_r+0xd8c>
40009050:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009054:	e58dc028 	str	ip, [sp, #40]	; 0x28
40009058:	eafffdb4 	b	40008730 <_dtoa_r+0x790>
4000905c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009060:	e35c0000 	cmp	ip, #0
40009064:	1a000132 	bne	40009534 <_dtoa_r+0x1594>
40009068:	e3a02000 	mov	r2, #0
4000906c:	e51f3b40 	ldr	r3, [pc, #-2880]	; 40008534 <_dtoa_r+0x594>
40009070:	e28d1010 	add	r1, sp, #16
40009074:	e8910003 	ldm	r1, {r0, r1}
40009078:	eb00112f 	bl	4000d53c <__aeabi_dmul>
4000907c:	e1a0200a 	mov	r2, sl
40009080:	e1a0300b 	mov	r3, fp
40009084:	eb001298 	bl	4000daec <__aeabi_dcmpge>
40009088:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000908c:	e3500000 	cmp	r0, #0
40009090:	e1a08006 	mov	r8, r6
40009094:	1affff19 	bne	40008d00 <_dtoa_r+0xd60>
40009098:	eafffdb2 	b	40008768 <_dtoa_r+0x7c8>
4000909c:	e35a0000 	cmp	sl, #0
400090a0:	1afffd72 	bne	40008670 <_dtoa_r+0x6d0>
400090a4:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400090a8:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400090ac:	e3530000 	cmp	r3, #0
400090b0:	11a0700a 	movne	r7, sl
400090b4:	1afffd6e 	bne	40008674 <_dtoa_r+0x6d4>
400090b8:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
400090bc:	e1a07a27 	lsr	r7, r7, #20
400090c0:	e1a07a07 	lsl	r7, r7, #20
400090c4:	e3570000 	cmp	r7, #0
400090c8:	0afffd69 	beq	40008674 <_dtoa_r+0x6d4>
400090cc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400090d0:	e28cc001 	add	ip, ip, #1
400090d4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400090d8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400090dc:	e28cc001 	add	ip, ip, #1
400090e0:	e58dc024 	str	ip, [sp, #36]	; 0x24
400090e4:	e3a07001 	mov	r7, #1
400090e8:	eafffd61 	b	40008674 <_dtoa_r+0x6d4>
400090ec:	e3a03000 	mov	r3, #0
400090f0:	e1a01008 	mov	r1, r8
400090f4:	e1a00004 	mov	r0, r4
400090f8:	e3a0200a 	mov	r2, #10
400090fc:	eb000411 	bl	4000a148 <__multadd>
40009100:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009104:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009108:	e35c0000 	cmp	ip, #0
4000910c:	c3a03000 	movgt	r3, #0
40009110:	d3a03001 	movle	r3, #1
40009114:	e3510002 	cmp	r1, #2
40009118:	d3a03000 	movle	r3, #0
4000911c:	e3530000 	cmp	r3, #0
40009120:	e1a08000 	mov	r8, r0
40009124:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009128:	1affffc8 	bne	40009050 <_dtoa_r+0x10b0>
4000912c:	e3550000 	cmp	r5, #0
40009130:	da000004 	ble	40009148 <_dtoa_r+0x11a8>
40009134:	e1a01008 	mov	r1, r8
40009138:	e1a02005 	mov	r2, r5
4000913c:	e1a00004 	mov	r0, r4
40009140:	eb000571 	bl	4000a70c <__lshift>
40009144:	e1a08000 	mov	r8, r0
40009148:	e3570000 	cmp	r7, #0
4000914c:	01a0c008 	moveq	ip, r8
40009150:	1a0000f9 	bne	4000953c <_dtoa_r+0x159c>
40009154:	e59d1020 	ldr	r1, [sp, #32]
40009158:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000915c:	e59d2020 	ldr	r2, [sp, #32]
40009160:	e2811001 	add	r1, r1, #1
40009164:	e58d1058 	str	r1, [sp, #88]	; 0x58
40009168:	e0822003 	add	r2, r2, r3
4000916c:	e20a1001 	and	r1, sl, #1
40009170:	e1a07006 	mov	r7, r6
40009174:	e58d202c 	str	r2, [sp, #44]	; 0x2c
40009178:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000917c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40009180:	e1a0900c 	mov	r9, ip
40009184:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40009188:	ea000008 	b	400091b0 <_dtoa_r+0x1210>
4000918c:	eb0003ed 	bl	4000a148 <__multadd>
40009190:	e1a01009 	mov	r1, r9
40009194:	e1a08000 	mov	r8, r0
40009198:	e3a0200a 	mov	r2, #10
4000919c:	e1a00004 	mov	r0, r4
400091a0:	e3a03000 	mov	r3, #0
400091a4:	eb0003e7 	bl	4000a148 <__multadd>
400091a8:	e1a09000 	mov	r9, r0
400091ac:	e2855001 	add	r5, r5, #1
400091b0:	e1a01007 	mov	r1, r7
400091b4:	e1a00006 	mov	r0, r6
400091b8:	ebfffb00 	bl	40007dc0 <quorem>
400091bc:	e1a01008 	mov	r1, r8
400091c0:	e1a0a000 	mov	sl, r0
400091c4:	e1a00006 	mov	r0, r6
400091c8:	eb000592 	bl	4000a818 <__mcmp>
400091cc:	e1a02009 	mov	r2, r9
400091d0:	e1a0b000 	mov	fp, r0
400091d4:	e1a01007 	mov	r1, r7
400091d8:	e1a00004 	mov	r0, r4
400091dc:	eb0005a5 	bl	4000a878 <__mdiff>
400091e0:	e590200c 	ldr	r2, [r0, #12]
400091e4:	e245c001 	sub	ip, r5, #1
400091e8:	e3520000 	cmp	r2, #0
400091ec:	e28a2030 	add	r2, sl, #48	; 0x30
400091f0:	e1a03000 	mov	r3, r0
400091f4:	e58d201c 	str	r2, [sp, #28]
400091f8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400091fc:	1a000030 	bne	400092c4 <_dtoa_r+0x1324>
40009200:	e1a01003 	mov	r1, r3
40009204:	e1a00006 	mov	r0, r6
40009208:	e58d300c 	str	r3, [sp, #12]
4000920c:	eb000581 	bl	4000a818 <__mcmp>
40009210:	e59d300c 	ldr	r3, [sp, #12]
40009214:	e1a02000 	mov	r2, r0
40009218:	e1a01003 	mov	r1, r3
4000921c:	e1a00004 	mov	r0, r4
40009220:	e58d200c 	str	r2, [sp, #12]
40009224:	eb0003c0 	bl	4000a12c <_Bfree>
40009228:	e59d200c 	ldr	r2, [sp, #12]
4000922c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009230:	e192c00c 	orrs	ip, r2, ip
40009234:	1a000002 	bne	40009244 <_dtoa_r+0x12a4>
40009238:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000923c:	e35c0000 	cmp	ip, #0
40009240:	0a0000f7 	beq	40009624 <_dtoa_r+0x1684>
40009244:	e35b0000 	cmp	fp, #0
40009248:	ba000092 	blt	40009498 <_dtoa_r+0x14f8>
4000924c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009250:	e19bc00c 	orrs	ip, fp, ip
40009254:	1a000002 	bne	40009264 <_dtoa_r+0x12c4>
40009258:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000925c:	e35c0000 	cmp	ip, #0
40009260:	0a00008c 	beq	40009498 <_dtoa_r+0x14f8>
40009264:	e3520000 	cmp	r2, #0
40009268:	ca0000d1 	bgt	400095b4 <_dtoa_r+0x1614>
4000926c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009270:	e59d201c 	ldr	r2, [sp, #28]
40009274:	e155000c 	cmp	r5, ip
40009278:	e5452001 	strb	r2, [r5, #-1]
4000927c:	e1a0b005 	mov	fp, r5
40009280:	0a0000da 	beq	400095f0 <_dtoa_r+0x1650>
40009284:	e1a01006 	mov	r1, r6
40009288:	e3a0200a 	mov	r2, #10
4000928c:	e3a03000 	mov	r3, #0
40009290:	e1a00004 	mov	r0, r4
40009294:	eb0003ab 	bl	4000a148 <__multadd>
40009298:	e1580009 	cmp	r8, r9
4000929c:	e1a06000 	mov	r6, r0
400092a0:	e1a01008 	mov	r1, r8
400092a4:	e1a00004 	mov	r0, r4
400092a8:	e3a0200a 	mov	r2, #10
400092ac:	e3a03000 	mov	r3, #0
400092b0:	1affffb5 	bne	4000918c <_dtoa_r+0x11ec>
400092b4:	eb0003a3 	bl	4000a148 <__multadd>
400092b8:	e1a08000 	mov	r8, r0
400092bc:	e1a09000 	mov	r9, r0
400092c0:	eaffffb9 	b	400091ac <_dtoa_r+0x120c>
400092c4:	e3a02001 	mov	r2, #1
400092c8:	eaffffd2 	b	40009218 <_dtoa_r+0x1278>
400092cc:	e3a0c001 	mov	ip, #1
400092d0:	e58dc038 	str	ip, [sp, #56]	; 0x38
400092d4:	eafffe59 	b	40008c40 <_dtoa_r+0xca0>
400092d8:	e3a03001 	mov	r3, #1
400092dc:	e58d309c 	str	r3, [sp, #156]	; 0x9c
400092e0:	e58d303c 	str	r3, [sp, #60]	; 0x3c
400092e4:	e58d3028 	str	r3, [sp, #40]	; 0x28
400092e8:	e3a01000 	mov	r1, #0
400092ec:	e0035005 	and	r5, r3, r5
400092f0:	e5841044 	str	r1, [r4, #68]	; 0x44
400092f4:	eafffd91 	b	40008940 <_dtoa_r+0x9a0>
400092f8:	e35c000e 	cmp	ip, #14
400092fc:	83a03000 	movhi	r3, #0
40009300:	93a03001 	movls	r3, #1
40009304:	eafffff7 	b	400092e8 <_dtoa_r+0x1348>
40009308:	e28d1030 	add	r1, sp, #48	; 0x30
4000930c:	e8910006 	ldm	r1, {r1, r2}
40009310:	e1a00004 	mov	r0, r4
40009314:	eb0004bb 	bl	4000a608 <__pow5mult>
40009318:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000931c:	eafffcc4 	b	40008634 <_dtoa_r+0x694>
40009320:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009324:	e35c0000 	cmp	ip, #0
40009328:	0afffe54 	beq	40008c80 <_dtoa_r+0xce0>
4000932c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009330:	e35c0000 	cmp	ip, #0
40009334:	dafffebb 	ble	40008e28 <_dtoa_r+0xe88>
40009338:	e3a02000 	mov	r2, #0
4000933c:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40008538 <_dtoa_r+0x598>
40009340:	e1a00006 	mov	r0, r6
40009344:	e1a01007 	mov	r1, r7
40009348:	eb00107b 	bl	4000d53c <__aeabi_dmul>
4000934c:	e1a06000 	mov	r6, r0
40009350:	e2880001 	add	r0, r8, #1
40009354:	e1a07001 	mov	r7, r1
40009358:	eb001040 	bl	4000d460 <__aeabi_i2d>
4000935c:	e1a02000 	mov	r2, r0
40009360:	e1a03001 	mov	r3, r1
40009364:	e1a00006 	mov	r0, r6
40009368:	e1a01007 	mov	r1, r7
4000936c:	eb001072 	bl	4000d53c <__aeabi_dmul>
40009370:	e3a02000 	mov	r2, #0
40009374:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000853c <_dtoa_r+0x59c>
40009378:	eb000f6b 	bl	4000d12c <__adddf3>
4000937c:	e59dc018 	ldr	ip, [sp, #24]
40009380:	e24cc001 	sub	ip, ip, #1
40009384:	e58dc060 	str	ip, [sp, #96]	; 0x60
40009388:	e1a08000 	mov	r8, r0
4000938c:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40009390:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009394:	eafffdb4 	b	40008a6c <_dtoa_r+0xacc>
40009398:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000939c:	e58d2020 	str	r2, [sp, #32]
400093a0:	e28cc001 	add	ip, ip, #1
400093a4:	e3a02030 	mov	r2, #48	; 0x30
400093a8:	e5c32000 	strb	r2, [r3]
400093ac:	e58dc018 	str	ip, [sp, #24]
400093b0:	e3a02031 	mov	r2, #49	; 0x31
400093b4:	eafffc6f 	b	40008578 <_dtoa_r+0x5d8>
400093b8:	e28d7050 	add	r7, sp, #80	; 0x50
400093bc:	e89700c0 	ldm	r7, {r6, r7}
400093c0:	e3a08002 	mov	r8, #2
400093c4:	eafffd8e 	b	40008a04 <_dtoa_r+0xa64>
400093c8:	e28d3048 	add	r3, sp, #72	; 0x48
400093cc:	e893000c 	ldm	r3, {r2, r3}
400093d0:	e3a00000 	mov	r0, #0
400093d4:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40008540 <_dtoa_r+0x5a0>
400093d8:	eb000f52 	bl	4000d128 <__aeabi_dsub>
400093dc:	e1a02006 	mov	r2, r6
400093e0:	e1a03007 	mov	r3, r7
400093e4:	eb0011c6 	bl	4000db04 <__aeabi_dcmpgt>
400093e8:	e3500000 	cmp	r0, #0
400093ec:	0afffe8d 	beq	40008e28 <_dtoa_r+0xe88>
400093f0:	e5552001 	ldrb	r2, [r5, #-1]
400093f4:	e3520030 	cmp	r2, #48	; 0x30
400093f8:	e1a03005 	mov	r3, r5
400093fc:	e2455001 	sub	r5, r5, #1
40009400:	0afffffa 	beq	400093f0 <_dtoa_r+0x1450>
40009404:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009408:	e59d9020 	ldr	r9, [sp, #32]
4000940c:	e58dc018 	str	ip, [sp, #24]
40009410:	e58d3020 	str	r3, [sp, #32]
40009414:	eafffce8 	b	400087bc <_dtoa_r+0x81c>
40009418:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000941c:	e1a00004 	mov	r0, r4
40009420:	eb000478 	bl	4000a608 <__pow5mult>
40009424:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009428:	eafffc81 	b	40008634 <_dtoa_r+0x694>
4000942c:	e59dc018 	ldr	ip, [sp, #24]
40009430:	e3a03031 	mov	r3, #49	; 0x31
40009434:	e28cc001 	add	ip, ip, #1
40009438:	e59d9020 	ldr	r9, [sp, #32]
4000943c:	e58dc018 	str	ip, [sp, #24]
40009440:	e58db020 	str	fp, [sp, #32]
40009444:	e5c23000 	strb	r3, [r2]
40009448:	eafffcd0 	b	40008790 <_dtoa_r+0x7f0>
4000944c:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009450:	e35c0000 	cmp	ip, #0
40009454:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009458:	12833e43 	addne	r3, r3, #1072	; 0x430
4000945c:	12833003 	addne	r3, r3, #3
40009460:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
40009464:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
40009468:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000946c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009470:	eafffd0f 	b	400088b4 <_dtoa_r+0x914>
40009474:	e59d401c 	ldr	r4, [sp, #28]
40009478:	e1a0500b 	mov	r5, fp
4000947c:	e59d9020 	ldr	r9, [sp, #32]
40009480:	e58d5020 	str	r5, [sp, #32]
40009484:	eafffccc 	b	400087bc <_dtoa_r+0x81c>
40009488:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000948c:	e1a05009 	mov	r5, r9
40009490:	e59d9020 	ldr	r9, [sp, #32]
40009494:	eafffc12 	b	400084e4 <_dtoa_r+0x544>
40009498:	e3520000 	cmp	r2, #0
4000949c:	e58d6030 	str	r6, [sp, #48]	; 0x30
400094a0:	e1a0c009 	mov	ip, r9
400094a4:	e1a06007 	mov	r6, r7
400094a8:	e59d701c 	ldr	r7, [sp, #28]
400094ac:	da00000d 	ble	400094e8 <_dtoa_r+0x1548>
400094b0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400094b4:	e3a02001 	mov	r2, #1
400094b8:	e1a00004 	mov	r0, r4
400094bc:	e58d900c 	str	r9, [sp, #12]
400094c0:	eb000491 	bl	4000a70c <__lshift>
400094c4:	e1a01006 	mov	r1, r6
400094c8:	e58d0030 	str	r0, [sp, #48]	; 0x30
400094cc:	eb0004d1 	bl	4000a818 <__mcmp>
400094d0:	e3500000 	cmp	r0, #0
400094d4:	e59dc00c 	ldr	ip, [sp, #12]
400094d8:	da00005a 	ble	40009648 <_dtoa_r+0x16a8>
400094dc:	e3570039 	cmp	r7, #57	; 0x39
400094e0:	0a000048 	beq	40009608 <_dtoa_r+0x1668>
400094e4:	e28a7031 	add	r7, sl, #49	; 0x31
400094e8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
400094ec:	e2831001 	add	r1, r3, #1
400094f0:	e59d9020 	ldr	r9, [sp, #32]
400094f4:	e1a05008 	mov	r5, r8
400094f8:	e5c37000 	strb	r7, [r3]
400094fc:	e1a0800c 	mov	r8, ip
40009500:	e58d1020 	str	r1, [sp, #32]
40009504:	eafffca1 	b	40008790 <_dtoa_r+0x7f0>
40009508:	1a000001 	bne	40009514 <_dtoa_r+0x1574>
4000950c:	e3170001 	tst	r7, #1
40009510:	1afffe29 	bne	40008dbc <_dtoa_r+0xe1c>
40009514:	e55b2001 	ldrb	r2, [fp, #-1]
40009518:	e3520030 	cmp	r2, #48	; 0x30
4000951c:	e1a0300b 	mov	r3, fp
40009520:	e24bb001 	sub	fp, fp, #1
40009524:	0afffffa 	beq	40009514 <_dtoa_r+0x1574>
40009528:	e59d9020 	ldr	r9, [sp, #32]
4000952c:	e58d3020 	str	r3, [sp, #32]
40009530:	eafffc96 	b	40008790 <_dtoa_r+0x7f0>
40009534:	e3a06000 	mov	r6, #0
40009538:	eafffdef 	b	40008cfc <_dtoa_r+0xd5c>
4000953c:	e5981004 	ldr	r1, [r8, #4]
40009540:	e1a00004 	mov	r0, r4
40009544:	eb0002d5 	bl	4000a0a0 <_Balloc>
40009548:	e5982010 	ldr	r2, [r8, #16]
4000954c:	e2822002 	add	r2, r2, #2
40009550:	e1a05000 	mov	r5, r0
40009554:	e1a02102 	lsl	r2, r2, #2
40009558:	e288100c 	add	r1, r8, #12
4000955c:	e280000c 	add	r0, r0, #12
40009560:	eb000290 	bl	40009fa8 <memcpy>
40009564:	e1a00004 	mov	r0, r4
40009568:	e1a01005 	mov	r1, r5
4000956c:	e3a02001 	mov	r2, #1
40009570:	eb000465 	bl	4000a70c <__lshift>
40009574:	e1a0c000 	mov	ip, r0
40009578:	eafffef5 	b	40009154 <_dtoa_r+0x11b4>
4000957c:	e28d1010 	add	r1, sp, #16
40009580:	e8910003 	ldm	r1, {r0, r1}
40009584:	e1a02006 	mov	r2, r6
40009588:	e1a03007 	mov	r3, r7
4000958c:	eb001144 	bl	4000daa4 <__aeabi_dcmpeq>
40009590:	e3500000 	cmp	r0, #0
40009594:	0affffb8 	beq	4000947c <_dtoa_r+0x14dc>
40009598:	e3180001 	tst	r8, #1
4000959c:	e59d9020 	ldr	r9, [sp, #32]
400095a0:	0affffb6 	beq	40009480 <_dtoa_r+0x14e0>
400095a4:	e59dc018 	ldr	ip, [sp, #24]
400095a8:	e58dc060 	str	ip, [sp, #96]	; 0x60
400095ac:	e5558001 	ldrb	r8, [r5, #-1]
400095b0:	eafffbcb 	b	400084e4 <_dtoa_r+0x544>
400095b4:	e58d6030 	str	r6, [sp, #48]	; 0x30
400095b8:	e1a06007 	mov	r6, r7
400095bc:	e59d701c 	ldr	r7, [sp, #28]
400095c0:	e3570039 	cmp	r7, #57	; 0x39
400095c4:	e1a0c009 	mov	ip, r9
400095c8:	0a00000e 	beq	40009608 <_dtoa_r+0x1668>
400095cc:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
400095d0:	e2877001 	add	r7, r7, #1
400095d4:	e2831001 	add	r1, r3, #1
400095d8:	e59d9020 	ldr	r9, [sp, #32]
400095dc:	e1a05008 	mov	r5, r8
400095e0:	e5c37000 	strb	r7, [r3]
400095e4:	e58d1020 	str	r1, [sp, #32]
400095e8:	e1a0800c 	mov	r8, ip
400095ec:	eafffc67 	b	40008790 <_dtoa_r+0x7f0>
400095f0:	e58d6030 	str	r6, [sp, #48]	; 0x30
400095f4:	e1a05008 	mov	r5, r8
400095f8:	e1a06007 	mov	r6, r7
400095fc:	e1a08009 	mov	r8, r9
40009600:	e59d701c 	ldr	r7, [sp, #28]
40009604:	eafffde3 	b	40008d98 <_dtoa_r+0xdf8>
40009608:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000960c:	e3a03039 	mov	r3, #57	; 0x39
40009610:	e1a05008 	mov	r5, r8
40009614:	e5c23000 	strb	r3, [r2]
40009618:	e1a0800c 	mov	r8, ip
4000961c:	e282b001 	add	fp, r2, #1
40009620:	eafffde9 	b	40008dcc <_dtoa_r+0xe2c>
40009624:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009628:	e1a06007 	mov	r6, r7
4000962c:	e59d701c 	ldr	r7, [sp, #28]
40009630:	e3570039 	cmp	r7, #57	; 0x39
40009634:	e1a0c009 	mov	ip, r9
40009638:	0afffff2 	beq	40009608 <_dtoa_r+0x1668>
4000963c:	e35b0000 	cmp	fp, #0
40009640:	caffffa7 	bgt	400094e4 <_dtoa_r+0x1544>
40009644:	eaffffa7 	b	400094e8 <_dtoa_r+0x1548>
40009648:	1affffa6 	bne	400094e8 <_dtoa_r+0x1548>
4000964c:	e3170001 	tst	r7, #1
40009650:	0affffa4 	beq	400094e8 <_dtoa_r+0x1548>
40009654:	eaffffa0 	b	400094dc <_dtoa_r+0x153c>
40009658:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000965c:	e59d9020 	ldr	r9, [sp, #32]
40009660:	e58dc020 	str	ip, [sp, #32]
40009664:	eafffc54 	b	400087bc <_dtoa_r+0x81c>
40009668:	e3a08002 	mov	r8, #2
4000966c:	eafffce4 	b	40008a04 <_dtoa_r+0xa64>
40009670:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009674:	e58dc018 	str	ip, [sp, #24]
40009678:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000967c:	e59d9020 	ldr	r9, [sp, #32]
40009680:	e58dc020 	str	ip, [sp, #32]
40009684:	eafffc4c 	b	400087bc <_dtoa_r+0x81c>
40009688:	1263303c 	rsbne	r3, r3, #60	; 0x3c
4000968c:	0afffc0b 	beq	400086c0 <_dtoa_r+0x720>
40009690:	eafffc03 	b	400086a4 <_dtoa_r+0x704>
40009694:	e1a00000 	nop			; (mov r0, r0)

40009698 <_setlocale_r>:
40009698:	e92d4010 	push	{r4, lr}
4000969c:	e2524000 	subs	r4, r2, #0
400096a0:	0a000004 	beq	400096b8 <_setlocale_r+0x20>
400096a4:	e1a00004 	mov	r0, r4
400096a8:	e59f104c 	ldr	r1, [pc, #76]	; 400096fc <_setlocale_r+0x64>
400096ac:	eb0005f2 	bl	4000ae7c <strcmp>
400096b0:	e3500000 	cmp	r0, #0
400096b4:	1a000002 	bne	400096c4 <_setlocale_r+0x2c>
400096b8:	e59f0040 	ldr	r0, [pc, #64]	; 40009700 <_setlocale_r+0x68>
400096bc:	e8bd4010 	pop	{r4, lr}
400096c0:	e12fff1e 	bx	lr
400096c4:	e1a00004 	mov	r0, r4
400096c8:	e59f1030 	ldr	r1, [pc, #48]	; 40009700 <_setlocale_r+0x68>
400096cc:	eb0005ea 	bl	4000ae7c <strcmp>
400096d0:	e3500000 	cmp	r0, #0
400096d4:	0afffff7 	beq	400096b8 <_setlocale_r+0x20>
400096d8:	e1a00004 	mov	r0, r4
400096dc:	e59f1020 	ldr	r1, [pc, #32]	; 40009704 <_setlocale_r+0x6c>
400096e0:	eb0005e5 	bl	4000ae7c <strcmp>
400096e4:	e59f3014 	ldr	r3, [pc, #20]	; 40009700 <_setlocale_r+0x68>
400096e8:	e3500000 	cmp	r0, #0
400096ec:	01a00003 	moveq	r0, r3
400096f0:	13a00000 	movne	r0, #0
400096f4:	e8bd4010 	pop	{r4, lr}
400096f8:	e12fff1e 	bx	lr
400096fc:	40016d88 	andmi	r6, r1, r8, lsl #27
40009700:	40016d30 	andmi	r6, r1, r0, lsr sp
40009704:	40016af4 	strdmi	r6, [r1], -r4

40009708 <__locale_charset>:
40009708:	e59f0000 	ldr	r0, [pc]	; 40009710 <__locale_charset+0x8>
4000970c:	e12fff1e 	bx	lr
40009710:	400174b0 			; <UNDEFINED> instruction: 0x400174b0

40009714 <__locale_mb_cur_max>:
40009714:	e59f3004 	ldr	r3, [pc, #4]	; 40009720 <__locale_mb_cur_max+0xc>
40009718:	e5930020 	ldr	r0, [r3, #32]
4000971c:	e12fff1e 	bx	lr
40009720:	400174b0 			; <UNDEFINED> instruction: 0x400174b0

40009724 <__locale_msgcharset>:
40009724:	e59f0000 	ldr	r0, [pc]	; 4000972c <__locale_msgcharset+0x8>
40009728:	e12fff1e 	bx	lr
4000972c:	400174d4 	ldrdmi	r7, [r1], -r4

40009730 <__locale_cjk_lang>:
40009730:	e3a00000 	mov	r0, #0
40009734:	e12fff1e 	bx	lr

40009738 <_localeconv_r>:
40009738:	e59f0000 	ldr	r0, [pc]	; 40009740 <_localeconv_r+0x8>
4000973c:	e12fff1e 	bx	lr
40009740:	400174f4 	strdmi	r7, [r1], -r4

40009744 <setlocale>:
40009744:	e59f300c 	ldr	r3, [pc, #12]	; 40009758 <setlocale+0x14>
40009748:	e1a02001 	mov	r2, r1
4000974c:	e1a01000 	mov	r1, r0
40009750:	e5930000 	ldr	r0, [r3]
40009754:	eaffffcf 	b	40009698 <_setlocale_r>
40009758:	40017080 	andmi	r7, r1, r0, lsl #1

4000975c <localeconv>:
4000975c:	e59f0000 	ldr	r0, [pc]	; 40009764 <localeconv+0x8>
40009760:	e12fff1e 	bx	lr
40009764:	400174f4 	strdmi	r7, [r1], -r4

40009768 <_malloc_r>:
40009768:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000976c:	e281500b 	add	r5, r1, #11
40009770:	e3550016 	cmp	r5, #22
40009774:	83c55007 	bichi	r5, r5, #7
40009778:	81a03fa5 	lsrhi	r3, r5, #31
4000977c:	93a03000 	movls	r3, #0
40009780:	93a05010 	movls	r5, #16
40009784:	e1550001 	cmp	r5, r1
40009788:	21a01003 	movcs	r1, r3
4000978c:	33831001 	orrcc	r1, r3, #1
40009790:	e3510000 	cmp	r1, #0
40009794:	13a0300c 	movne	r3, #12
40009798:	e24dd00c 	sub	sp, sp, #12
4000979c:	e1a06000 	mov	r6, r0
400097a0:	15803000 	strne	r3, [r0]
400097a4:	13a04000 	movne	r4, #0
400097a8:	1a000015 	bne	40009804 <_malloc_r+0x9c>
400097ac:	eb000239 	bl	4000a098 <__malloc_lock>
400097b0:	e3550f7e 	cmp	r5, #504	; 0x1f8
400097b4:	2a000016 	bcs	40009814 <_malloc_r+0xac>
400097b8:	e59f76c8 	ldr	r7, [pc, #1736]	; 40009e88 <_malloc_r+0x720>
400097bc:	e1a0e1a5 	lsr	lr, r5, #3
400097c0:	e087318e 	add	r3, r7, lr, lsl #3
400097c4:	e593400c 	ldr	r4, [r3, #12]
400097c8:	e1540003 	cmp	r4, r3
400097cc:	0a000145 	beq	40009ce8 <_malloc_r+0x580>
400097d0:	e5943004 	ldr	r3, [r4, #4]
400097d4:	e3c33003 	bic	r3, r3, #3
400097d8:	e0843003 	add	r3, r4, r3
400097dc:	e593c004 	ldr	ip, [r3, #4]
400097e0:	e2841008 	add	r1, r4, #8
400097e4:	e8910006 	ldm	r1, {r1, r2}
400097e8:	e38cc001 	orr	ip, ip, #1
400097ec:	e581200c 	str	r2, [r1, #12]
400097f0:	e1a00006 	mov	r0, r6
400097f4:	e5821008 	str	r1, [r2, #8]
400097f8:	e583c004 	str	ip, [r3, #4]
400097fc:	eb000226 	bl	4000a09c <__malloc_unlock>
40009800:	e2844008 	add	r4, r4, #8
40009804:	e1a00004 	mov	r0, r4
40009808:	e28dd00c 	add	sp, sp, #12
4000980c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009810:	e12fff1e 	bx	lr
40009814:	e1b0e4a5 	lsrs	lr, r5, #9
40009818:	03a0107e 	moveq	r1, #126	; 0x7e
4000981c:	03a0e03f 	moveq	lr, #63	; 0x3f
40009820:	1a000061 	bne	400099ac <_malloc_r+0x244>
40009824:	e59f765c 	ldr	r7, [pc, #1628]	; 40009e88 <_malloc_r+0x720>
40009828:	e0871101 	add	r1, r7, r1, lsl #2
4000982c:	e591400c 	ldr	r4, [r1, #12]
40009830:	e1510004 	cmp	r1, r4
40009834:	1a000005 	bne	40009850 <_malloc_r+0xe8>
40009838:	ea00000a 	b	40009868 <_malloc_r+0x100>
4000983c:	e3530000 	cmp	r3, #0
40009840:	aa0000de 	bge	40009bc0 <_malloc_r+0x458>
40009844:	e594400c 	ldr	r4, [r4, #12]
40009848:	e1510004 	cmp	r1, r4
4000984c:	0a000005 	beq	40009868 <_malloc_r+0x100>
40009850:	e5942004 	ldr	r2, [r4, #4]
40009854:	e3c22003 	bic	r2, r2, #3
40009858:	e0653002 	rsb	r3, r5, r2
4000985c:	e353000f 	cmp	r3, #15
40009860:	dafffff5 	ble	4000983c <_malloc_r+0xd4>
40009864:	e24ee001 	sub	lr, lr, #1
40009868:	e28ee001 	add	lr, lr, #1
4000986c:	e59f3614 	ldr	r3, [pc, #1556]	; 40009e88 <_malloc_r+0x720>
40009870:	e5974010 	ldr	r4, [r7, #16]
40009874:	e2838008 	add	r8, r3, #8
40009878:	e1540008 	cmp	r4, r8
4000987c:	05931004 	ldreq	r1, [r3, #4]
40009880:	0a000016 	beq	400098e0 <_malloc_r+0x178>
40009884:	e5942004 	ldr	r2, [r4, #4]
40009888:	e3c22003 	bic	r2, r2, #3
4000988c:	e0651002 	rsb	r1, r5, r2
40009890:	e351000f 	cmp	r1, #15
40009894:	ca000101 	bgt	40009ca0 <_malloc_r+0x538>
40009898:	e3510000 	cmp	r1, #0
4000989c:	e5838014 	str	r8, [r3, #20]
400098a0:	e5838010 	str	r8, [r3, #16]
400098a4:	aa000046 	bge	400099c4 <_malloc_r+0x25c>
400098a8:	e3520c02 	cmp	r2, #512	; 0x200
400098ac:	2a0000dc 	bcs	40009c24 <_malloc_r+0x4bc>
400098b0:	e5930004 	ldr	r0, [r3, #4]
400098b4:	e1a021a2 	lsr	r2, r2, #3
400098b8:	e1a01142 	asr	r1, r2, #2
400098bc:	e3a0c001 	mov	ip, #1
400098c0:	e180111c 	orr	r1, r0, ip, lsl r1
400098c4:	e0832182 	add	r2, r3, r2, lsl #3
400098c8:	e5920008 	ldr	r0, [r2, #8]
400098cc:	e5831004 	str	r1, [r3, #4]
400098d0:	e5840008 	str	r0, [r4, #8]
400098d4:	e584200c 	str	r2, [r4, #12]
400098d8:	e5824008 	str	r4, [r2, #8]
400098dc:	e580400c 	str	r4, [r0, #12]
400098e0:	e1a0314e 	asr	r3, lr, #2
400098e4:	e3a00001 	mov	r0, #1
400098e8:	e1a00310 	lsl	r0, r0, r3
400098ec:	e1500001 	cmp	r0, r1
400098f0:	8a00003e 	bhi	400099f0 <_malloc_r+0x288>
400098f4:	e1110000 	tst	r1, r0
400098f8:	1a000008 	bne	40009920 <_malloc_r+0x1b8>
400098fc:	e1a00080 	lsl	r0, r0, #1
40009900:	e3cee003 	bic	lr, lr, #3
40009904:	e1110000 	tst	r1, r0
40009908:	e28ee004 	add	lr, lr, #4
4000990c:	1a000003 	bne	40009920 <_malloc_r+0x1b8>
40009910:	e1a00080 	lsl	r0, r0, #1
40009914:	e1110000 	tst	r1, r0
40009918:	e28ee004 	add	lr, lr, #4
4000991c:	0afffffb 	beq	40009910 <_malloc_r+0x1a8>
40009920:	e087418e 	add	r4, r7, lr, lsl #3
40009924:	e1a0c004 	mov	ip, r4
40009928:	e1a0900e 	mov	r9, lr
4000992c:	e59c300c 	ldr	r3, [ip, #12]
40009930:	e15c0003 	cmp	ip, r3
40009934:	1a000005 	bne	40009950 <_malloc_r+0x1e8>
40009938:	ea0000e5 	b	40009cd4 <_malloc_r+0x56c>
4000993c:	e3520000 	cmp	r2, #0
40009940:	aa0000ee 	bge	40009d00 <_malloc_r+0x598>
40009944:	e593300c 	ldr	r3, [r3, #12]
40009948:	e15c0003 	cmp	ip, r3
4000994c:	0a0000e0 	beq	40009cd4 <_malloc_r+0x56c>
40009950:	e5931004 	ldr	r1, [r3, #4]
40009954:	e3c11003 	bic	r1, r1, #3
40009958:	e0652001 	rsb	r2, r5, r1
4000995c:	e352000f 	cmp	r2, #15
40009960:	dafffff5 	ble	4000993c <_malloc_r+0x1d4>
40009964:	e1a04003 	mov	r4, r3
40009968:	e5b4c008 	ldr	ip, [r4, #8]!
4000996c:	e593100c 	ldr	r1, [r3, #12]
40009970:	e3859001 	orr	r9, r5, #1
40009974:	e382e001 	orr	lr, r2, #1
40009978:	e0835005 	add	r5, r3, r5
4000997c:	e5839004 	str	r9, [r3, #4]
40009980:	e1a00006 	mov	r0, r6
40009984:	e58c100c 	str	r1, [ip, #12]
40009988:	e581c008 	str	ip, [r1, #8]
4000998c:	e5875014 	str	r5, [r7, #20]
40009990:	e5875010 	str	r5, [r7, #16]
40009994:	e585800c 	str	r8, [r5, #12]
40009998:	e5858008 	str	r8, [r5, #8]
4000999c:	e585e004 	str	lr, [r5, #4]
400099a0:	e7852002 	str	r2, [r5, r2]
400099a4:	eb0001bc 	bl	4000a09c <__malloc_unlock>
400099a8:	eaffff95 	b	40009804 <_malloc_r+0x9c>
400099ac:	e35e0004 	cmp	lr, #4
400099b0:	8a000091 	bhi	40009bfc <_malloc_r+0x494>
400099b4:	e1a0e325 	lsr	lr, r5, #6
400099b8:	e28ee038 	add	lr, lr, #56	; 0x38
400099bc:	e1a0108e 	lsl	r1, lr, #1
400099c0:	eaffff97 	b	40009824 <_malloc_r+0xbc>
400099c4:	e0842002 	add	r2, r4, r2
400099c8:	e5923004 	ldr	r3, [r2, #4]
400099cc:	e3833001 	orr	r3, r3, #1
400099d0:	e1a00006 	mov	r0, r6
400099d4:	e5823004 	str	r3, [r2, #4]
400099d8:	eb0001af 	bl	4000a09c <__malloc_unlock>
400099dc:	e2844008 	add	r4, r4, #8
400099e0:	e1a00004 	mov	r0, r4
400099e4:	e28dd00c 	add	sp, sp, #12
400099e8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400099ec:	e12fff1e 	bx	lr
400099f0:	e5974008 	ldr	r4, [r7, #8]
400099f4:	e5949004 	ldr	r9, [r4, #4]
400099f8:	e3c99003 	bic	r9, r9, #3
400099fc:	e1550009 	cmp	r5, r9
40009a00:	8a000002 	bhi	40009a10 <_malloc_r+0x2a8>
40009a04:	e0653009 	rsb	r3, r5, r9
40009a08:	e353000f 	cmp	r3, #15
40009a0c:	ca00005e 	bgt	40009b8c <_malloc_r+0x424>
40009a10:	e59fa474 	ldr	sl, [pc, #1140]	; 40009e8c <_malloc_r+0x724>
40009a14:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40009a18:	e59ab000 	ldr	fp, [sl]
40009a1c:	e3730001 	cmn	r3, #1
40009a20:	e085b00b 	add	fp, r5, fp
40009a24:	128bba01 	addne	fp, fp, #4096	; 0x1000
40009a28:	128bb00f 	addne	fp, fp, #15
40009a2c:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40009a30:	028bb010 	addeq	fp, fp, #16
40009a34:	13cbb00f 	bicne	fp, fp, #15
40009a38:	e0842009 	add	r2, r4, r9
40009a3c:	e1a00006 	mov	r0, r6
40009a40:	e1a0100b 	mov	r1, fp
40009a44:	e58d2004 	str	r2, [sp, #4]
40009a48:	eb0004fa 	bl	4000ae38 <_sbrk_r>
40009a4c:	e3700001 	cmn	r0, #1
40009a50:	e1a08000 	mov	r8, r0
40009a54:	e59d2004 	ldr	r2, [sp, #4]
40009a58:	0a0000ba 	beq	40009d48 <_malloc_r+0x5e0>
40009a5c:	e1520000 	cmp	r2, r0
40009a60:	8a0000b6 	bhi	40009d40 <_malloc_r+0x5d8>
40009a64:	e59a3004 	ldr	r3, [sl, #4]
40009a68:	e1520008 	cmp	r2, r8
40009a6c:	e08b3003 	add	r3, fp, r3
40009a70:	e58a3004 	str	r3, [sl, #4]
40009a74:	0a0000e8 	beq	40009e1c <_malloc_r+0x6b4>
40009a78:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40009a7c:	e3710001 	cmn	r1, #1
40009a80:	10622008 	rsbne	r2, r2, r8
40009a84:	e59f13fc 	ldr	r1, [pc, #1020]	; 40009e88 <_malloc_r+0x720>
40009a88:	10833002 	addne	r3, r3, r2
40009a8c:	05818408 	streq	r8, [r1, #1032]	; 0x408
40009a90:	158a3004 	strne	r3, [sl, #4]
40009a94:	e2183007 	ands	r3, r8, #7
40009a98:	12632008 	rsbne	r2, r3, #8
40009a9c:	10888002 	addne	r8, r8, r2
40009aa0:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40009aa4:	12832008 	addne	r2, r3, #8
40009aa8:	e088300b 	add	r3, r8, fp
40009aac:	03a02a01 	moveq	r2, #4096	; 0x1000
40009ab0:	e1a03a03 	lsl	r3, r3, #20
40009ab4:	e042ba23 	sub	fp, r2, r3, lsr #20
40009ab8:	e1a0100b 	mov	r1, fp
40009abc:	e1a00006 	mov	r0, r6
40009ac0:	eb0004dc 	bl	4000ae38 <_sbrk_r>
40009ac4:	e3700001 	cmn	r0, #1
40009ac8:	10682000 	rsbne	r2, r8, r0
40009acc:	e59a3004 	ldr	r3, [sl, #4]
40009ad0:	108b2002 	addne	r2, fp, r2
40009ad4:	03a0b000 	moveq	fp, #0
40009ad8:	13822001 	orrne	r2, r2, #1
40009adc:	03a02001 	moveq	r2, #1
40009ae0:	e08b3003 	add	r3, fp, r3
40009ae4:	e1540007 	cmp	r4, r7
40009ae8:	e5878008 	str	r8, [r7, #8]
40009aec:	e58a3004 	str	r3, [sl, #4]
40009af0:	e5882004 	str	r2, [r8, #4]
40009af4:	e59fb390 	ldr	fp, [pc, #912]	; 40009e8c <_malloc_r+0x724>
40009af8:	0a00000d 	beq	40009b34 <_malloc_r+0x3cc>
40009afc:	e359000f 	cmp	r9, #15
40009b00:	9a0000b1 	bls	40009dcc <_malloc_r+0x664>
40009b04:	e5940004 	ldr	r0, [r4, #4]
40009b08:	e249200c 	sub	r2, r9, #12
40009b0c:	e3c22007 	bic	r2, r2, #7
40009b10:	e2000001 	and	r0, r0, #1
40009b14:	e1820000 	orr	r0, r2, r0
40009b18:	e3a01005 	mov	r1, #5
40009b1c:	e352000f 	cmp	r2, #15
40009b20:	e0842002 	add	r2, r4, r2
40009b24:	e5840004 	str	r0, [r4, #4]
40009b28:	e5821004 	str	r1, [r2, #4]
40009b2c:	e5821008 	str	r1, [r2, #8]
40009b30:	8a0000c0 	bhi	40009e38 <_malloc_r+0x6d0>
40009b34:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40009b38:	e1530002 	cmp	r3, r2
40009b3c:	e59f2348 	ldr	r2, [pc, #840]	; 40009e8c <_malloc_r+0x724>
40009b40:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40009b44:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40009b48:	e5974008 	ldr	r4, [r7, #8]
40009b4c:	e1530002 	cmp	r3, r2
40009b50:	95943004 	ldrls	r3, [r4, #4]
40009b54:	e59f2330 	ldr	r2, [pc, #816]	; 40009e8c <_malloc_r+0x724>
40009b58:	85941004 	ldrhi	r1, [r4, #4]
40009b5c:	85823030 	strhi	r3, [r2, #48]	; 0x30
40009b60:	93c33003 	bicls	r3, r3, #3
40009b64:	83c13003 	bichi	r3, r1, #3
40009b68:	e1550003 	cmp	r5, r3
40009b6c:	e0653003 	rsb	r3, r5, r3
40009b70:	8a000001 	bhi	40009b7c <_malloc_r+0x414>
40009b74:	e353000f 	cmp	r3, #15
40009b78:	ca000003 	bgt	40009b8c <_malloc_r+0x424>
40009b7c:	e1a00006 	mov	r0, r6
40009b80:	eb000145 	bl	4000a09c <__malloc_unlock>
40009b84:	e3a04000 	mov	r4, #0
40009b88:	eaffff1d 	b	40009804 <_malloc_r+0x9c>
40009b8c:	e3852001 	orr	r2, r5, #1
40009b90:	e3833001 	orr	r3, r3, #1
40009b94:	e0845005 	add	r5, r4, r5
40009b98:	e5842004 	str	r2, [r4, #4]
40009b9c:	e1a00006 	mov	r0, r6
40009ba0:	e5875008 	str	r5, [r7, #8]
40009ba4:	e5853004 	str	r3, [r5, #4]
40009ba8:	eb00013b 	bl	4000a09c <__malloc_unlock>
40009bac:	e2844008 	add	r4, r4, #8
40009bb0:	e1a00004 	mov	r0, r4
40009bb4:	e28dd00c 	add	sp, sp, #12
40009bb8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009bbc:	e12fff1e 	bx	lr
40009bc0:	e0842002 	add	r2, r4, r2
40009bc4:	e592c004 	ldr	ip, [r2, #4]
40009bc8:	e2841008 	add	r1, r4, #8
40009bcc:	e891000a 	ldm	r1, {r1, r3}
40009bd0:	e38cc001 	orr	ip, ip, #1
40009bd4:	e581300c 	str	r3, [r1, #12]
40009bd8:	e1a00006 	mov	r0, r6
40009bdc:	e5831008 	str	r1, [r3, #8]
40009be0:	e582c004 	str	ip, [r2, #4]
40009be4:	eb00012c 	bl	4000a09c <__malloc_unlock>
40009be8:	e2844008 	add	r4, r4, #8
40009bec:	e1a00004 	mov	r0, r4
40009bf0:	e28dd00c 	add	sp, sp, #12
40009bf4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009bf8:	e12fff1e 	bx	lr
40009bfc:	e35e0014 	cmp	lr, #20
40009c00:	928ee05b 	addls	lr, lr, #91	; 0x5b
40009c04:	91a0108e 	lslls	r1, lr, #1
40009c08:	9affff05 	bls	40009824 <_malloc_r+0xbc>
40009c0c:	e35e0054 	cmp	lr, #84	; 0x54
40009c10:	8a000067 	bhi	40009db4 <_malloc_r+0x64c>
40009c14:	e1a0e625 	lsr	lr, r5, #12
40009c18:	e28ee06e 	add	lr, lr, #110	; 0x6e
40009c1c:	e1a0108e 	lsl	r1, lr, #1
40009c20:	eafffeff 	b	40009824 <_malloc_r+0xbc>
40009c24:	e1a034a2 	lsr	r3, r2, #9
40009c28:	e3530004 	cmp	r3, #4
40009c2c:	9a00003f 	bls	40009d30 <_malloc_r+0x5c8>
40009c30:	e3530014 	cmp	r3, #20
40009c34:	9283105b 	addls	r1, r3, #91	; 0x5b
40009c38:	91a00081 	lslls	r0, r1, #1
40009c3c:	9a000004 	bls	40009c54 <_malloc_r+0x4ec>
40009c40:	e3530054 	cmp	r3, #84	; 0x54
40009c44:	8a000080 	bhi	40009e4c <_malloc_r+0x6e4>
40009c48:	e1a01622 	lsr	r1, r2, #12
40009c4c:	e281106e 	add	r1, r1, #110	; 0x6e
40009c50:	e1a00081 	lsl	r0, r1, #1
40009c54:	e0870100 	add	r0, r7, r0, lsl #2
40009c58:	e5903008 	ldr	r3, [r0, #8]
40009c5c:	e1530000 	cmp	r3, r0
40009c60:	e59fc220 	ldr	ip, [pc, #544]	; 40009e88 <_malloc_r+0x720>
40009c64:	0a00005d 	beq	40009de0 <_malloc_r+0x678>
40009c68:	e5931004 	ldr	r1, [r3, #4]
40009c6c:	e3c11003 	bic	r1, r1, #3
40009c70:	e1520001 	cmp	r2, r1
40009c74:	2a000002 	bcs	40009c84 <_malloc_r+0x51c>
40009c78:	e5933008 	ldr	r3, [r3, #8]
40009c7c:	e1500003 	cmp	r0, r3
40009c80:	1afffff8 	bne	40009c68 <_malloc_r+0x500>
40009c84:	e593200c 	ldr	r2, [r3, #12]
40009c88:	e5971004 	ldr	r1, [r7, #4]
40009c8c:	e584200c 	str	r2, [r4, #12]
40009c90:	e5843008 	str	r3, [r4, #8]
40009c94:	e5824008 	str	r4, [r2, #8]
40009c98:	e583400c 	str	r4, [r3, #12]
40009c9c:	eaffff0f 	b	400098e0 <_malloc_r+0x178>
40009ca0:	e385c001 	orr	ip, r5, #1
40009ca4:	e3812001 	orr	r2, r1, #1
40009ca8:	e0845005 	add	r5, r4, r5
40009cac:	e584c004 	str	ip, [r4, #4]
40009cb0:	e1a00006 	mov	r0, r6
40009cb4:	e5835014 	str	r5, [r3, #20]
40009cb8:	e5835010 	str	r5, [r3, #16]
40009cbc:	e585800c 	str	r8, [r5, #12]
40009cc0:	e9850104 	stmib	r5, {r2, r8}
40009cc4:	e7851001 	str	r1, [r5, r1]
40009cc8:	e2844008 	add	r4, r4, #8
40009ccc:	eb0000f2 	bl	4000a09c <__malloc_unlock>
40009cd0:	eafffecb 	b	40009804 <_malloc_r+0x9c>
40009cd4:	e2899001 	add	r9, r9, #1
40009cd8:	e3190003 	tst	r9, #3
40009cdc:	e28cc008 	add	ip, ip, #8
40009ce0:	1affff11 	bne	4000992c <_malloc_r+0x1c4>
40009ce4:	ea00001f 	b	40009d68 <_malloc_r+0x600>
40009ce8:	e2843008 	add	r3, r4, #8
40009cec:	e5944014 	ldr	r4, [r4, #20]
40009cf0:	e1530004 	cmp	r3, r4
40009cf4:	028ee002 	addeq	lr, lr, #2
40009cf8:	0afffedb 	beq	4000986c <_malloc_r+0x104>
40009cfc:	eafffeb3 	b	400097d0 <_malloc_r+0x68>
40009d00:	e0831001 	add	r1, r3, r1
40009d04:	e591c004 	ldr	ip, [r1, #4]
40009d08:	e1a04003 	mov	r4, r3
40009d0c:	e5b42008 	ldr	r2, [r4, #8]!
40009d10:	e593300c 	ldr	r3, [r3, #12]
40009d14:	e38cc001 	orr	ip, ip, #1
40009d18:	e581c004 	str	ip, [r1, #4]
40009d1c:	e1a00006 	mov	r0, r6
40009d20:	e582300c 	str	r3, [r2, #12]
40009d24:	e5832008 	str	r2, [r3, #8]
40009d28:	eb0000db 	bl	4000a09c <__malloc_unlock>
40009d2c:	eafffeb4 	b	40009804 <_malloc_r+0x9c>
40009d30:	e1a01322 	lsr	r1, r2, #6
40009d34:	e2811038 	add	r1, r1, #56	; 0x38
40009d38:	e1a00081 	lsl	r0, r1, #1
40009d3c:	eaffffc4 	b	40009c54 <_malloc_r+0x4ec>
40009d40:	e1540007 	cmp	r4, r7
40009d44:	0affff46 	beq	40009a64 <_malloc_r+0x2fc>
40009d48:	e5974008 	ldr	r4, [r7, #8]
40009d4c:	e5943004 	ldr	r3, [r4, #4]
40009d50:	e3c33003 	bic	r3, r3, #3
40009d54:	eaffff83 	b	40009b68 <_malloc_r+0x400>
40009d58:	e5944000 	ldr	r4, [r4]
40009d5c:	e1540003 	cmp	r4, r3
40009d60:	e24ee001 	sub	lr, lr, #1
40009d64:	1a000045 	bne	40009e80 <_malloc_r+0x718>
40009d68:	e31e0003 	tst	lr, #3
40009d6c:	e2443008 	sub	r3, r4, #8
40009d70:	1afffff8 	bne	40009d58 <_malloc_r+0x5f0>
40009d74:	e5973004 	ldr	r3, [r7, #4]
40009d78:	e1c33000 	bic	r3, r3, r0
40009d7c:	e5873004 	str	r3, [r7, #4]
40009d80:	e1a00080 	lsl	r0, r0, #1
40009d84:	e1500003 	cmp	r0, r3
40009d88:	8affff18 	bhi	400099f0 <_malloc_r+0x288>
40009d8c:	e3500000 	cmp	r0, #0
40009d90:	0affff16 	beq	400099f0 <_malloc_r+0x288>
40009d94:	e1130000 	tst	r3, r0
40009d98:	e1a0e009 	mov	lr, r9
40009d9c:	1afffedf 	bne	40009920 <_malloc_r+0x1b8>
40009da0:	e1a00080 	lsl	r0, r0, #1
40009da4:	e1130000 	tst	r3, r0
40009da8:	e28ee004 	add	lr, lr, #4
40009dac:	0afffffb 	beq	40009da0 <_malloc_r+0x638>
40009db0:	eafffeda 	b	40009920 <_malloc_r+0x1b8>
40009db4:	e35e0f55 	cmp	lr, #340	; 0x154
40009db8:	8a00000f 	bhi	40009dfc <_malloc_r+0x694>
40009dbc:	e1a0e7a5 	lsr	lr, r5, #15
40009dc0:	e28ee077 	add	lr, lr, #119	; 0x77
40009dc4:	e1a0108e 	lsl	r1, lr, #1
40009dc8:	eafffe95 	b	40009824 <_malloc_r+0xbc>
40009dcc:	e3a03001 	mov	r3, #1
40009dd0:	e5883004 	str	r3, [r8, #4]
40009dd4:	e1a04008 	mov	r4, r8
40009dd8:	e3a03000 	mov	r3, #0
40009ddc:	eaffff61 	b	40009b68 <_malloc_r+0x400>
40009de0:	e59c2004 	ldr	r2, [ip, #4]
40009de4:	e1a01141 	asr	r1, r1, #2
40009de8:	e3a00001 	mov	r0, #1
40009dec:	e1821110 	orr	r1, r2, r0, lsl r1
40009df0:	e1a02003 	mov	r2, r3
40009df4:	e58c1004 	str	r1, [ip, #4]
40009df8:	eaffffa3 	b	40009c8c <_malloc_r+0x524>
40009dfc:	e59f308c 	ldr	r3, [pc, #140]	; 40009e90 <_malloc_r+0x728>
40009e00:	e15e0003 	cmp	lr, r3
40009e04:	91a0e925 	lsrls	lr, r5, #18
40009e08:	928ee07c 	addls	lr, lr, #124	; 0x7c
40009e0c:	91a0108e 	lslls	r1, lr, #1
40009e10:	83a010fc 	movhi	r1, #252	; 0xfc
40009e14:	83a0e07e 	movhi	lr, #126	; 0x7e
40009e18:	eafffe81 	b	40009824 <_malloc_r+0xbc>
40009e1c:	e1b01a02 	lsls	r1, r2, #20
40009e20:	1affff14 	bne	40009a78 <_malloc_r+0x310>
40009e24:	e08b1009 	add	r1, fp, r9
40009e28:	e5972008 	ldr	r2, [r7, #8]
40009e2c:	e3811001 	orr	r1, r1, #1
40009e30:	e5821004 	str	r1, [r2, #4]
40009e34:	eaffff3e 	b	40009b34 <_malloc_r+0x3cc>
40009e38:	e2841008 	add	r1, r4, #8
40009e3c:	e1a00006 	mov	r0, r6
40009e40:	eb0009a3 	bl	4000c4d4 <_free_r>
40009e44:	e59b3004 	ldr	r3, [fp, #4]
40009e48:	eaffff39 	b	40009b34 <_malloc_r+0x3cc>
40009e4c:	e3530f55 	cmp	r3, #340	; 0x154
40009e50:	91a017a2 	lsrls	r1, r2, #15
40009e54:	92811077 	addls	r1, r1, #119	; 0x77
40009e58:	91a00081 	lslls	r0, r1, #1
40009e5c:	9affff7c 	bls	40009c54 <_malloc_r+0x4ec>
40009e60:	e59f1028 	ldr	r1, [pc, #40]	; 40009e90 <_malloc_r+0x728>
40009e64:	e1530001 	cmp	r3, r1
40009e68:	91a01922 	lsrls	r1, r2, #18
40009e6c:	9281107c 	addls	r1, r1, #124	; 0x7c
40009e70:	91a00081 	lslls	r0, r1, #1
40009e74:	83a000fc 	movhi	r0, #252	; 0xfc
40009e78:	83a0107e 	movhi	r1, #126	; 0x7e
40009e7c:	eaffff74 	b	40009c54 <_malloc_r+0x4ec>
40009e80:	e5973004 	ldr	r3, [r7, #4]
40009e84:	eaffffbd 	b	40009d80 <_malloc_r+0x618>
40009e88:	4001752c 	andmi	r7, r1, ip, lsr #10
40009e8c:	40017a24 	andmi	r7, r1, r4, lsr #20
40009e90:	00000554 	andeq	r0, r0, r4, asr r5

40009e94 <memchr>:
40009e94:	e3100003 	tst	r0, #3
40009e98:	e92d0070 	push	{r4, r5, r6}
40009e9c:	e20110ff 	and	r1, r1, #255	; 0xff
40009ea0:	0a00003a 	beq	40009f90 <memchr+0xfc>
40009ea4:	e3520000 	cmp	r2, #0
40009ea8:	e242c001 	sub	ip, r2, #1
40009eac:	0a000021 	beq	40009f38 <memchr+0xa4>
40009eb0:	e5d03000 	ldrb	r3, [r0]
40009eb4:	e1530001 	cmp	r3, r1
40009eb8:	0a00001f 	beq	40009f3c <memchr+0xa8>
40009ebc:	e2803001 	add	r3, r0, #1
40009ec0:	ea000006 	b	40009ee0 <memchr+0x4c>
40009ec4:	e35c0000 	cmp	ip, #0
40009ec8:	0a00001a 	beq	40009f38 <memchr+0xa4>
40009ecc:	e5d02000 	ldrb	r2, [r0]
40009ed0:	e1520001 	cmp	r2, r1
40009ed4:	e2833001 	add	r3, r3, #1
40009ed8:	e24cc001 	sub	ip, ip, #1
40009edc:	0a000016 	beq	40009f3c <memchr+0xa8>
40009ee0:	e3130003 	tst	r3, #3
40009ee4:	e1a00003 	mov	r0, r3
40009ee8:	1afffff5 	bne	40009ec4 <memchr+0x30>
40009eec:	e35c0003 	cmp	ip, #3
40009ef0:	8a000013 	bhi	40009f44 <memchr+0xb0>
40009ef4:	e35c0000 	cmp	ip, #0
40009ef8:	e24c4001 	sub	r4, ip, #1
40009efc:	0a000025 	beq	40009f98 <memchr+0x104>
40009f00:	e5d03000 	ldrb	r3, [r0]
40009f04:	e1530001 	cmp	r3, r1
40009f08:	0a00000b 	beq	40009f3c <memchr+0xa8>
40009f0c:	e2802001 	add	r2, r0, #1
40009f10:	e3a03000 	mov	r3, #0
40009f14:	ea000004 	b	40009f2c <memchr+0x98>
40009f18:	e5d0c000 	ldrb	ip, [r0]
40009f1c:	e15c0001 	cmp	ip, r1
40009f20:	e2822001 	add	r2, r2, #1
40009f24:	e2833001 	add	r3, r3, #1
40009f28:	0a000003 	beq	40009f3c <memchr+0xa8>
40009f2c:	e1530004 	cmp	r3, r4
40009f30:	e1a00002 	mov	r0, r2
40009f34:	1afffff7 	bne	40009f18 <memchr+0x84>
40009f38:	e3a00000 	mov	r0, #0
40009f3c:	e8bd0070 	pop	{r4, r5, r6}
40009f40:	e12fff1e 	bx	lr
40009f44:	e1816401 	orr	r6, r1, r1, lsl #8
40009f48:	e1a03000 	mov	r3, r0
40009f4c:	e1866806 	orr	r6, r6, r6, lsl #16
40009f50:	e5935000 	ldr	r5, [r3]
40009f54:	e59f4044 	ldr	r4, [pc, #68]	; 40009fa0 <memchr+0x10c>
40009f58:	e0265005 	eor	r5, r6, r5
40009f5c:	e0854004 	add	r4, r5, r4
40009f60:	e59f203c 	ldr	r2, [pc, #60]	; 40009fa4 <memchr+0x110>
40009f64:	e1c44005 	bic	r4, r4, r5
40009f68:	e0042002 	and	r2, r4, r2
40009f6c:	e3520000 	cmp	r2, #0
40009f70:	e1a00003 	mov	r0, r3
40009f74:	e2833004 	add	r3, r3, #4
40009f78:	1affffdd 	bne	40009ef4 <memchr+0x60>
40009f7c:	e24cc004 	sub	ip, ip, #4
40009f80:	e35c0003 	cmp	ip, #3
40009f84:	e1a00003 	mov	r0, r3
40009f88:	8afffff0 	bhi	40009f50 <memchr+0xbc>
40009f8c:	eaffffd8 	b	40009ef4 <memchr+0x60>
40009f90:	e1a0c002 	mov	ip, r2
40009f94:	eaffffd4 	b	40009eec <memchr+0x58>
40009f98:	e1a0000c 	mov	r0, ip
40009f9c:	eaffffe6 	b	40009f3c <memchr+0xa8>
40009fa0:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
40009fa4:	80808080 	addhi	r8, r0, r0, lsl #1

40009fa8 <memcpy>:
40009fa8:	e352000f 	cmp	r2, #15
40009fac:	e92d00f0 	push	{r4, r5, r6, r7}
40009fb0:	9a00002a 	bls	4000a060 <memcpy+0xb8>
40009fb4:	e1803001 	orr	r3, r0, r1
40009fb8:	e3130003 	tst	r3, #3
40009fbc:	1a000031 	bne	4000a088 <memcpy+0xe0>
40009fc0:	e2426010 	sub	r6, r2, #16
40009fc4:	e1a06226 	lsr	r6, r6, #4
40009fc8:	e0805206 	add	r5, r0, r6, lsl #4
40009fcc:	e2855010 	add	r5, r5, #16
40009fd0:	e1a0c001 	mov	ip, r1
40009fd4:	e1a03000 	mov	r3, r0
40009fd8:	e59c4000 	ldr	r4, [ip]
40009fdc:	e5834000 	str	r4, [r3]
40009fe0:	e59c4004 	ldr	r4, [ip, #4]
40009fe4:	e5834004 	str	r4, [r3, #4]
40009fe8:	e59c4008 	ldr	r4, [ip, #8]
40009fec:	e5834008 	str	r4, [r3, #8]
40009ff0:	e59c400c 	ldr	r4, [ip, #12]
40009ff4:	e2833010 	add	r3, r3, #16
40009ff8:	e5034004 	str	r4, [r3, #-4]
40009ffc:	e1530005 	cmp	r3, r5
4000a000:	e28cc010 	add	ip, ip, #16
4000a004:	1afffff3 	bne	40009fd8 <memcpy+0x30>
4000a008:	e2863001 	add	r3, r6, #1
4000a00c:	e202700f 	and	r7, r2, #15
4000a010:	e1a03203 	lsl	r3, r3, #4
4000a014:	e3570003 	cmp	r7, #3
4000a018:	e0811003 	add	r1, r1, r3
4000a01c:	e0803003 	add	r3, r0, r3
4000a020:	9a00001a 	bls	4000a090 <memcpy+0xe8>
4000a024:	e1a05001 	mov	r5, r1
4000a028:	e1a04003 	mov	r4, r3
4000a02c:	e1a0c007 	mov	ip, r7
4000a030:	e24cc004 	sub	ip, ip, #4
4000a034:	e4956004 	ldr	r6, [r5], #4
4000a038:	e35c0003 	cmp	ip, #3
4000a03c:	e4846004 	str	r6, [r4], #4
4000a040:	8afffffa 	bhi	4000a030 <memcpy+0x88>
4000a044:	e247c004 	sub	ip, r7, #4
4000a048:	e3ccc003 	bic	ip, ip, #3
4000a04c:	e28cc004 	add	ip, ip, #4
4000a050:	e083300c 	add	r3, r3, ip
4000a054:	e081100c 	add	r1, r1, ip
4000a058:	e2022003 	and	r2, r2, #3
4000a05c:	ea000000 	b	4000a064 <memcpy+0xbc>
4000a060:	e1a03000 	mov	r3, r0
4000a064:	e3520000 	cmp	r2, #0
4000a068:	0a000004 	beq	4000a080 <memcpy+0xd8>
4000a06c:	e0812002 	add	r2, r1, r2
4000a070:	e4d1c001 	ldrb	ip, [r1], #1
4000a074:	e1510002 	cmp	r1, r2
4000a078:	e4c3c001 	strb	ip, [r3], #1
4000a07c:	1afffffb 	bne	4000a070 <memcpy+0xc8>
4000a080:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000a084:	e12fff1e 	bx	lr
4000a088:	e1a03000 	mov	r3, r0
4000a08c:	eafffff6 	b	4000a06c <memcpy+0xc4>
4000a090:	e1a02007 	mov	r2, r7
4000a094:	eafffff2 	b	4000a064 <memcpy+0xbc>

4000a098 <__malloc_lock>:
4000a098:	e12fff1e 	bx	lr

4000a09c <__malloc_unlock>:
4000a09c:	e12fff1e 	bx	lr

4000a0a0 <_Balloc>:
4000a0a0:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000a0a4:	e3520000 	cmp	r2, #0
4000a0a8:	e92d4070 	push	{r4, r5, r6, lr}
4000a0ac:	e1a05000 	mov	r5, r0
4000a0b0:	e1a04001 	mov	r4, r1
4000a0b4:	0a000009 	beq	4000a0e0 <_Balloc+0x40>
4000a0b8:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000a0bc:	e3500000 	cmp	r0, #0
4000a0c0:	0a00000f 	beq	4000a104 <_Balloc+0x64>
4000a0c4:	e5901000 	ldr	r1, [r0]
4000a0c8:	e7821104 	str	r1, [r2, r4, lsl #2]
4000a0cc:	e3a02000 	mov	r2, #0
4000a0d0:	e5802010 	str	r2, [r0, #16]
4000a0d4:	e580200c 	str	r2, [r0, #12]
4000a0d8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000a0dc:	e12fff1e 	bx	lr
4000a0e0:	e3a02021 	mov	r2, #33	; 0x21
4000a0e4:	e3a01004 	mov	r1, #4
4000a0e8:	eb000892 	bl	4000c338 <_calloc_r>
4000a0ec:	e3500000 	cmp	r0, #0
4000a0f0:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000a0f4:	11a02000 	movne	r2, r0
4000a0f8:	1affffee 	bne	4000a0b8 <_Balloc+0x18>
4000a0fc:	e3a00000 	mov	r0, #0
4000a100:	eafffff4 	b	4000a0d8 <_Balloc+0x38>
4000a104:	e3a01001 	mov	r1, #1
4000a108:	e1a06411 	lsl	r6, r1, r4
4000a10c:	e2862005 	add	r2, r6, #5
4000a110:	e1a00005 	mov	r0, r5
4000a114:	e1a02102 	lsl	r2, r2, #2
4000a118:	eb000886 	bl	4000c338 <_calloc_r>
4000a11c:	e3500000 	cmp	r0, #0
4000a120:	0afffff5 	beq	4000a0fc <_Balloc+0x5c>
4000a124:	e9800050 	stmib	r0, {r4, r6}
4000a128:	eaffffe7 	b	4000a0cc <_Balloc+0x2c>

4000a12c <_Bfree>:
4000a12c:	e3510000 	cmp	r1, #0
4000a130:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000a134:	15912004 	ldrne	r2, [r1, #4]
4000a138:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000a13c:	15810000 	strne	r0, [r1]
4000a140:	17831102 	strne	r1, [r3, r2, lsl #2]
4000a144:	e12fff1e 	bx	lr

4000a148 <__multadd>:
4000a148:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000a14c:	e5917010 	ldr	r7, [r1, #16]
4000a150:	e24dd00c 	sub	sp, sp, #12
4000a154:	e1a08001 	mov	r8, r1
4000a158:	e1a09000 	mov	r9, r0
4000a15c:	e2814014 	add	r4, r1, #20
4000a160:	e3a0c000 	mov	ip, #0
4000a164:	e5946000 	ldr	r6, [r4]
4000a168:	e1a05806 	lsl	r5, r6, #16
4000a16c:	e1a05825 	lsr	r5, r5, #16
4000a170:	e0253592 	mla	r5, r2, r5, r3
4000a174:	e1a03826 	lsr	r3, r6, #16
4000a178:	e0030392 	mul	r3, r2, r3
4000a17c:	e1a01805 	lsl	r1, r5, #16
4000a180:	e0833825 	add	r3, r3, r5, lsr #16
4000a184:	e28cc001 	add	ip, ip, #1
4000a188:	e1a01821 	lsr	r1, r1, #16
4000a18c:	e0811803 	add	r1, r1, r3, lsl #16
4000a190:	e157000c 	cmp	r7, ip
4000a194:	e4841004 	str	r1, [r4], #4
4000a198:	e1a03823 	lsr	r3, r3, #16
4000a19c:	cafffff0 	bgt	4000a164 <__multadd+0x1c>
4000a1a0:	e3530000 	cmp	r3, #0
4000a1a4:	0a000006 	beq	4000a1c4 <__multadd+0x7c>
4000a1a8:	e5982008 	ldr	r2, [r8, #8]
4000a1ac:	e1570002 	cmp	r7, r2
4000a1b0:	aa000007 	bge	4000a1d4 <__multadd+0x8c>
4000a1b4:	e0882107 	add	r2, r8, r7, lsl #2
4000a1b8:	e2877001 	add	r7, r7, #1
4000a1bc:	e5823014 	str	r3, [r2, #20]
4000a1c0:	e5887010 	str	r7, [r8, #16]
4000a1c4:	e1a00008 	mov	r0, r8
4000a1c8:	e28dd00c 	add	sp, sp, #12
4000a1cc:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000a1d0:	e12fff1e 	bx	lr
4000a1d4:	e5981004 	ldr	r1, [r8, #4]
4000a1d8:	e1a00009 	mov	r0, r9
4000a1dc:	e2811001 	add	r1, r1, #1
4000a1e0:	e58d3004 	str	r3, [sp, #4]
4000a1e4:	ebffffad 	bl	4000a0a0 <_Balloc>
4000a1e8:	e5982010 	ldr	r2, [r8, #16]
4000a1ec:	e2822002 	add	r2, r2, #2
4000a1f0:	e288100c 	add	r1, r8, #12
4000a1f4:	e1a04000 	mov	r4, r0
4000a1f8:	e1a02102 	lsl	r2, r2, #2
4000a1fc:	e280000c 	add	r0, r0, #12
4000a200:	ebffff68 	bl	40009fa8 <memcpy>
4000a204:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000a208:	e5981004 	ldr	r1, [r8, #4]
4000a20c:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000a210:	e59d3004 	ldr	r3, [sp, #4]
4000a214:	e5880000 	str	r0, [r8]
4000a218:	e7828101 	str	r8, [r2, r1, lsl #2]
4000a21c:	e1a08004 	mov	r8, r4
4000a220:	eaffffe3 	b	4000a1b4 <__multadd+0x6c>

4000a224 <__s2b>:
4000a224:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a228:	e1a08003 	mov	r8, r3
4000a22c:	e59f30d4 	ldr	r3, [pc, #212]	; 4000a308 <__s2b+0xe4>
4000a230:	e288c008 	add	ip, r8, #8
4000a234:	e0c3e39c 	smull	lr, r3, ip, r3
4000a238:	e1a0cfcc 	asr	ip, ip, #31
4000a23c:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000a240:	e3530001 	cmp	r3, #1
4000a244:	e1a05000 	mov	r5, r0
4000a248:	e1a04001 	mov	r4, r1
4000a24c:	e1a07002 	mov	r7, r2
4000a250:	e59d6020 	ldr	r6, [sp, #32]
4000a254:	da000029 	ble	4000a300 <__s2b+0xdc>
4000a258:	e3a0c001 	mov	ip, #1
4000a25c:	e3a01000 	mov	r1, #0
4000a260:	e1a0c08c 	lsl	ip, ip, #1
4000a264:	e153000c 	cmp	r3, ip
4000a268:	e2811001 	add	r1, r1, #1
4000a26c:	cafffffb 	bgt	4000a260 <__s2b+0x3c>
4000a270:	e1a00005 	mov	r0, r5
4000a274:	ebffff89 	bl	4000a0a0 <_Balloc>
4000a278:	e3570009 	cmp	r7, #9
4000a27c:	e3a03001 	mov	r3, #1
4000a280:	e5806014 	str	r6, [r0, #20]
4000a284:	e5803010 	str	r3, [r0, #16]
4000a288:	d284400a 	addle	r4, r4, #10
4000a28c:	d3a07009 	movle	r7, #9
4000a290:	da00000c 	ble	4000a2c8 <__s2b+0xa4>
4000a294:	e2849009 	add	r9, r4, #9
4000a298:	e1a06009 	mov	r6, r9
4000a29c:	e0844007 	add	r4, r4, r7
4000a2a0:	e4d63001 	ldrb	r3, [r6], #1
4000a2a4:	e1a01000 	mov	r1, r0
4000a2a8:	e2433030 	sub	r3, r3, #48	; 0x30
4000a2ac:	e1a00005 	mov	r0, r5
4000a2b0:	e3a0200a 	mov	r2, #10
4000a2b4:	ebffffa3 	bl	4000a148 <__multadd>
4000a2b8:	e1560004 	cmp	r6, r4
4000a2bc:	1afffff7 	bne	4000a2a0 <__s2b+0x7c>
4000a2c0:	e0894007 	add	r4, r9, r7
4000a2c4:	e2444008 	sub	r4, r4, #8
4000a2c8:	e1580007 	cmp	r8, r7
4000a2cc:	da000009 	ble	4000a2f8 <__s2b+0xd4>
4000a2d0:	e0677008 	rsb	r7, r7, r8
4000a2d4:	e0847007 	add	r7, r4, r7
4000a2d8:	e4d43001 	ldrb	r3, [r4], #1
4000a2dc:	e1a01000 	mov	r1, r0
4000a2e0:	e2433030 	sub	r3, r3, #48	; 0x30
4000a2e4:	e1a00005 	mov	r0, r5
4000a2e8:	e3a0200a 	mov	r2, #10
4000a2ec:	ebffff95 	bl	4000a148 <__multadd>
4000a2f0:	e1540007 	cmp	r4, r7
4000a2f4:	1afffff7 	bne	4000a2d8 <__s2b+0xb4>
4000a2f8:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a2fc:	e12fff1e 	bx	lr
4000a300:	e3a01000 	mov	r1, #0
4000a304:	eaffffd9 	b	4000a270 <__s2b+0x4c>
4000a308:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000a30c <__hi0bits>:
4000a30c:	e1b03820 	lsrs	r3, r0, #16
4000a310:	01a00800 	lsleq	r0, r0, #16
4000a314:	03a03010 	moveq	r3, #16
4000a318:	13a03000 	movne	r3, #0
4000a31c:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000a320:	01a00400 	lsleq	r0, r0, #8
4000a324:	02833008 	addeq	r3, r3, #8
4000a328:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000a32c:	01a00200 	lsleq	r0, r0, #4
4000a330:	02833004 	addeq	r3, r3, #4
4000a334:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000a338:	01a00100 	lsleq	r0, r0, #2
4000a33c:	02833002 	addeq	r3, r3, #2
4000a340:	e3500000 	cmp	r0, #0
4000a344:	ba000005 	blt	4000a360 <__hi0bits+0x54>
4000a348:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000a34c:	1a000001 	bne	4000a358 <__hi0bits+0x4c>
4000a350:	e3a00020 	mov	r0, #32
4000a354:	e12fff1e 	bx	lr
4000a358:	e2830001 	add	r0, r3, #1
4000a35c:	e12fff1e 	bx	lr
4000a360:	e1a00003 	mov	r0, r3
4000a364:	e12fff1e 	bx	lr

4000a368 <__lo0bits>:
4000a368:	e5903000 	ldr	r3, [r0]
4000a36c:	e2132007 	ands	r2, r3, #7
4000a370:	0a000009 	beq	4000a39c <__lo0bits+0x34>
4000a374:	e3130001 	tst	r3, #1
4000a378:	1a00001d 	bne	4000a3f4 <__lo0bits+0x8c>
4000a37c:	e3130002 	tst	r3, #2
4000a380:	11a030a3 	lsrne	r3, r3, #1
4000a384:	01a03123 	lsreq	r3, r3, #2
4000a388:	15803000 	strne	r3, [r0]
4000a38c:	05803000 	streq	r3, [r0]
4000a390:	13a00001 	movne	r0, #1
4000a394:	03a00002 	moveq	r0, #2
4000a398:	e12fff1e 	bx	lr
4000a39c:	e1b01803 	lsls	r1, r3, #16
4000a3a0:	01a03823 	lsreq	r3, r3, #16
4000a3a4:	03a02010 	moveq	r2, #16
4000a3a8:	e31300ff 	tst	r3, #255	; 0xff
4000a3ac:	01a03423 	lsreq	r3, r3, #8
4000a3b0:	02822008 	addeq	r2, r2, #8
4000a3b4:	e313000f 	tst	r3, #15
4000a3b8:	01a03223 	lsreq	r3, r3, #4
4000a3bc:	02822004 	addeq	r2, r2, #4
4000a3c0:	e3130003 	tst	r3, #3
4000a3c4:	01a03123 	lsreq	r3, r3, #2
4000a3c8:	02822002 	addeq	r2, r2, #2
4000a3cc:	e3130001 	tst	r3, #1
4000a3d0:	1a000004 	bne	4000a3e8 <__lo0bits+0x80>
4000a3d4:	e1b030a3 	lsrs	r3, r3, #1
4000a3d8:	1a000001 	bne	4000a3e4 <__lo0bits+0x7c>
4000a3dc:	e3a00020 	mov	r0, #32
4000a3e0:	e12fff1e 	bx	lr
4000a3e4:	e2822001 	add	r2, r2, #1
4000a3e8:	e5803000 	str	r3, [r0]
4000a3ec:	e1a00002 	mov	r0, r2
4000a3f0:	e12fff1e 	bx	lr
4000a3f4:	e3a00000 	mov	r0, #0
4000a3f8:	e12fff1e 	bx	lr

4000a3fc <__i2b>:
4000a3fc:	e92d4010 	push	{r4, lr}
4000a400:	e1a04001 	mov	r4, r1
4000a404:	e3a01001 	mov	r1, #1
4000a408:	ebffff24 	bl	4000a0a0 <_Balloc>
4000a40c:	e3a02001 	mov	r2, #1
4000a410:	e5804014 	str	r4, [r0, #20]
4000a414:	e5802010 	str	r2, [r0, #16]
4000a418:	e8bd4010 	pop	{r4, lr}
4000a41c:	e12fff1e 	bx	lr

4000a420 <__multiply>:
4000a420:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a424:	e5919010 	ldr	r9, [r1, #16]
4000a428:	e592a010 	ldr	sl, [r2, #16]
4000a42c:	e159000a 	cmp	r9, sl
4000a430:	e24dd014 	sub	sp, sp, #20
4000a434:	e1a08001 	mov	r8, r1
4000a438:	e1a06002 	mov	r6, r2
4000a43c:	aa000004 	bge	4000a454 <__multiply+0x34>
4000a440:	e1a02009 	mov	r2, r9
4000a444:	e1a08006 	mov	r8, r6
4000a448:	e1a0900a 	mov	r9, sl
4000a44c:	e1a06001 	mov	r6, r1
4000a450:	e1a0a002 	mov	sl, r2
4000a454:	e5983008 	ldr	r3, [r8, #8]
4000a458:	e089500a 	add	r5, r9, sl
4000a45c:	e5981004 	ldr	r1, [r8, #4]
4000a460:	e1550003 	cmp	r5, r3
4000a464:	c2811001 	addgt	r1, r1, #1
4000a468:	ebffff0c 	bl	4000a0a0 <_Balloc>
4000a46c:	e2804014 	add	r4, r0, #20
4000a470:	e0847105 	add	r7, r4, r5, lsl #2
4000a474:	e1540007 	cmp	r4, r7
4000a478:	e58d0004 	str	r0, [sp, #4]
4000a47c:	31a03004 	movcc	r3, r4
4000a480:	33a00000 	movcc	r0, #0
4000a484:	2a000002 	bcs	4000a494 <__multiply+0x74>
4000a488:	e4830004 	str	r0, [r3], #4
4000a48c:	e1570003 	cmp	r7, r3
4000a490:	8afffffc 	bhi	4000a488 <__multiply+0x68>
4000a494:	e2866014 	add	r6, r6, #20
4000a498:	e086a10a 	add	sl, r6, sl, lsl #2
4000a49c:	e156000a 	cmp	r6, sl
4000a4a0:	e2888014 	add	r8, r8, #20
4000a4a4:	358d7008 	strcc	r7, [sp, #8]
4000a4a8:	358d500c 	strcc	r5, [sp, #12]
4000a4ac:	e088c109 	add	ip, r8, r9, lsl #2
4000a4b0:	31a0700a 	movcc	r7, sl
4000a4b4:	31a05008 	movcc	r5, r8
4000a4b8:	2a000040 	bcs	4000a5c0 <__multiply+0x1a0>
4000a4bc:	e4968004 	ldr	r8, [r6], #4
4000a4c0:	e1a09808 	lsl	r9, r8, #16
4000a4c4:	e1b09829 	lsrs	r9, r9, #16
4000a4c8:	0a00001b 	beq	4000a53c <__multiply+0x11c>
4000a4cc:	e3a08000 	mov	r8, #0
4000a4d0:	e1a02005 	mov	r2, r5
4000a4d4:	e1a03004 	mov	r3, r4
4000a4d8:	e1a0a008 	mov	sl, r8
4000a4dc:	ea000000 	b	4000a4e4 <__multiply+0xc4>
4000a4e0:	e1a03001 	mov	r3, r1
4000a4e4:	e4920004 	ldr	r0, [r2], #4
4000a4e8:	e5931000 	ldr	r1, [r3]
4000a4ec:	e1a0b800 	lsl	fp, r0, #16
4000a4f0:	e1a08801 	lsl	r8, r1, #16
4000a4f4:	e1a0b82b 	lsr	fp, fp, #16
4000a4f8:	e1a08828 	lsr	r8, r8, #16
4000a4fc:	e0288b99 	mla	r8, r9, fp, r8
4000a500:	e1a00820 	lsr	r0, r0, #16
4000a504:	e1a01821 	lsr	r1, r1, #16
4000a508:	e0211099 	mla	r1, r9, r0, r1
4000a50c:	e088800a 	add	r8, r8, sl
4000a510:	e1a00808 	lsl	r0, r8, #16
4000a514:	e1a00820 	lsr	r0, r0, #16
4000a518:	e0818828 	add	r8, r1, r8, lsr #16
4000a51c:	e1800808 	orr	r0, r0, r8, lsl #16
4000a520:	e1a01003 	mov	r1, r3
4000a524:	e15c0002 	cmp	ip, r2
4000a528:	e1a0a828 	lsr	sl, r8, #16
4000a52c:	e4810004 	str	r0, [r1], #4
4000a530:	8affffea 	bhi	4000a4e0 <__multiply+0xc0>
4000a534:	e583a004 	str	sl, [r3, #4]
4000a538:	e5168004 	ldr	r8, [r6, #-4]
4000a53c:	e1b08828 	lsrs	r8, r8, #16
4000a540:	0a000019 	beq	4000a5ac <__multiply+0x18c>
4000a544:	e5949000 	ldr	r9, [r4]
4000a548:	e3a0a000 	mov	sl, #0
4000a54c:	e1a02004 	mov	r2, r4
4000a550:	e1a00009 	mov	r0, r9
4000a554:	e1a03005 	mov	r3, r5
4000a558:	e1a0100a 	mov	r1, sl
4000a55c:	e1d3a0b0 	ldrh	sl, [r3]
4000a560:	e1a00820 	lsr	r0, r0, #16
4000a564:	e02a0a98 	mla	sl, r8, sl, r0
4000a568:	e1a09809 	lsl	r9, r9, #16
4000a56c:	e08aa001 	add	sl, sl, r1
4000a570:	e1a09829 	lsr	r9, r9, #16
4000a574:	e189980a 	orr	r9, r9, sl, lsl #16
4000a578:	e5829000 	str	r9, [r2]
4000a57c:	e1a0b002 	mov	fp, r2
4000a580:	e5b20004 	ldr	r0, [r2, #4]!
4000a584:	e4939004 	ldr	r9, [r3], #4
4000a588:	e1a01800 	lsl	r1, r0, #16
4000a58c:	e1a01821 	lsr	r1, r1, #16
4000a590:	e1a09829 	lsr	r9, r9, #16
4000a594:	e0291998 	mla	r9, r8, r9, r1
4000a598:	e15c0003 	cmp	ip, r3
4000a59c:	e089982a 	add	r9, r9, sl, lsr #16
4000a5a0:	e1a01829 	lsr	r1, r9, #16
4000a5a4:	8affffec 	bhi	4000a55c <__multiply+0x13c>
4000a5a8:	e58b9004 	str	r9, [fp, #4]
4000a5ac:	e1570006 	cmp	r7, r6
4000a5b0:	e2844004 	add	r4, r4, #4
4000a5b4:	8affffc0 	bhi	4000a4bc <__multiply+0x9c>
4000a5b8:	e59d7008 	ldr	r7, [sp, #8]
4000a5bc:	e59d500c 	ldr	r5, [sp, #12]
4000a5c0:	e3550000 	cmp	r5, #0
4000a5c4:	da000009 	ble	4000a5f0 <__multiply+0x1d0>
4000a5c8:	e5173004 	ldr	r3, [r7, #-4]
4000a5cc:	e3530000 	cmp	r3, #0
4000a5d0:	e2477004 	sub	r7, r7, #4
4000a5d4:	0a000003 	beq	4000a5e8 <__multiply+0x1c8>
4000a5d8:	ea000004 	b	4000a5f0 <__multiply+0x1d0>
4000a5dc:	e5373004 	ldr	r3, [r7, #-4]!
4000a5e0:	e3530000 	cmp	r3, #0
4000a5e4:	1a000001 	bne	4000a5f0 <__multiply+0x1d0>
4000a5e8:	e2555001 	subs	r5, r5, #1
4000a5ec:	1afffffa 	bne	4000a5dc <__multiply+0x1bc>
4000a5f0:	e59d3004 	ldr	r3, [sp, #4]
4000a5f4:	e1a00003 	mov	r0, r3
4000a5f8:	e5835010 	str	r5, [r3, #16]
4000a5fc:	e28dd014 	add	sp, sp, #20
4000a600:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a604:	e12fff1e 	bx	lr

4000a608 <__pow5mult>:
4000a608:	e2123003 	ands	r3, r2, #3
4000a60c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a610:	e1a04002 	mov	r4, r2
4000a614:	e1a07000 	mov	r7, r0
4000a618:	e1a06001 	mov	r6, r1
4000a61c:	1a000025 	bne	4000a6b8 <__pow5mult+0xb0>
4000a620:	e1b04144 	asrs	r4, r4, #2
4000a624:	0a000019 	beq	4000a690 <__pow5mult+0x88>
4000a628:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000a62c:	e3550000 	cmp	r5, #0
4000a630:	0a000027 	beq	4000a6d4 <__pow5mult+0xcc>
4000a634:	e3a08000 	mov	r8, #0
4000a638:	ea000005 	b	4000a654 <__pow5mult+0x4c>
4000a63c:	e1b040c4 	asrs	r4, r4, #1
4000a640:	0a000012 	beq	4000a690 <__pow5mult+0x88>
4000a644:	e5950000 	ldr	r0, [r5]
4000a648:	e3500000 	cmp	r0, #0
4000a64c:	0a000012 	beq	4000a69c <__pow5mult+0x94>
4000a650:	e1a05000 	mov	r5, r0
4000a654:	e3140001 	tst	r4, #1
4000a658:	0afffff7 	beq	4000a63c <__pow5mult+0x34>
4000a65c:	e1a01006 	mov	r1, r6
4000a660:	e1a02005 	mov	r2, r5
4000a664:	e1a00007 	mov	r0, r7
4000a668:	ebffff6c 	bl	4000a420 <__multiply>
4000a66c:	e3560000 	cmp	r6, #0
4000a670:	15962004 	ldrne	r2, [r6, #4]
4000a674:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000a678:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000a67c:	15861000 	strne	r1, [r6]
4000a680:	17836102 	strne	r6, [r3, r2, lsl #2]
4000a684:	e1b040c4 	asrs	r4, r4, #1
4000a688:	e1a06000 	mov	r6, r0
4000a68c:	1affffec 	bne	4000a644 <__pow5mult+0x3c>
4000a690:	e1a00006 	mov	r0, r6
4000a694:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000a698:	e12fff1e 	bx	lr
4000a69c:	e1a00007 	mov	r0, r7
4000a6a0:	e1a01005 	mov	r1, r5
4000a6a4:	e1a02005 	mov	r2, r5
4000a6a8:	ebffff5c 	bl	4000a420 <__multiply>
4000a6ac:	e5850000 	str	r0, [r5]
4000a6b0:	e5808000 	str	r8, [r0]
4000a6b4:	eaffffe5 	b	4000a650 <__pow5mult+0x48>
4000a6b8:	e59f2044 	ldr	r2, [pc, #68]	; 4000a704 <__pow5mult+0xfc>
4000a6bc:	e2433001 	sub	r3, r3, #1
4000a6c0:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000a6c4:	e3a03000 	mov	r3, #0
4000a6c8:	ebfffe9e 	bl	4000a148 <__multadd>
4000a6cc:	e1a06000 	mov	r6, r0
4000a6d0:	eaffffd2 	b	4000a620 <__pow5mult+0x18>
4000a6d4:	e3a01001 	mov	r1, #1
4000a6d8:	e1a00007 	mov	r0, r7
4000a6dc:	ebfffe6f 	bl	4000a0a0 <_Balloc>
4000a6e0:	e59f1020 	ldr	r1, [pc, #32]	; 4000a708 <__pow5mult+0x100>
4000a6e4:	e3a02001 	mov	r2, #1
4000a6e8:	e3a03000 	mov	r3, #0
4000a6ec:	e5801014 	str	r1, [r0, #20]
4000a6f0:	e5802010 	str	r2, [r0, #16]
4000a6f4:	e1a05000 	mov	r5, r0
4000a6f8:	e5870048 	str	r0, [r7, #72]	; 0x48
4000a6fc:	e5803000 	str	r3, [r0]
4000a700:	eaffffcb 	b	4000a634 <__pow5mult+0x2c>
4000a704:	400169a0 	andmi	r6, r1, r0, lsr #19
4000a708:	00000271 	andeq	r0, r0, r1, ror r2

4000a70c <__lshift>:
4000a70c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a710:	e5918010 	ldr	r8, [r1, #16]
4000a714:	e1a092c2 	asr	r9, r2, #5
4000a718:	e5913008 	ldr	r3, [r1, #8]
4000a71c:	e0898008 	add	r8, r9, r8
4000a720:	e2885001 	add	r5, r8, #1
4000a724:	e1550003 	cmp	r5, r3
4000a728:	e1a06001 	mov	r6, r1
4000a72c:	e1a0a002 	mov	sl, r2
4000a730:	e1a07000 	mov	r7, r0
4000a734:	e5911004 	ldr	r1, [r1, #4]
4000a738:	da000003 	ble	4000a74c <__lshift+0x40>
4000a73c:	e1a03083 	lsl	r3, r3, #1
4000a740:	e1550003 	cmp	r5, r3
4000a744:	e2811001 	add	r1, r1, #1
4000a748:	cafffffb 	bgt	4000a73c <__lshift+0x30>
4000a74c:	e1a00007 	mov	r0, r7
4000a750:	ebfffe52 	bl	4000a0a0 <_Balloc>
4000a754:	e3590000 	cmp	r9, #0
4000a758:	e280c014 	add	ip, r0, #20
4000a75c:	da000007 	ble	4000a780 <__lshift+0x74>
4000a760:	e3a03000 	mov	r3, #0
4000a764:	e1a02003 	mov	r2, r3
4000a768:	e1a0400c 	mov	r4, ip
4000a76c:	e2833001 	add	r3, r3, #1
4000a770:	e1530009 	cmp	r3, r9
4000a774:	e4842004 	str	r2, [r4], #4
4000a778:	1afffffb 	bne	4000a76c <__lshift+0x60>
4000a77c:	e08cc103 	add	ip, ip, r3, lsl #2
4000a780:	e5961010 	ldr	r1, [r6, #16]
4000a784:	e2863014 	add	r3, r6, #20
4000a788:	e21aa01f 	ands	sl, sl, #31
4000a78c:	e0831101 	add	r1, r3, r1, lsl #2
4000a790:	0a000017 	beq	4000a7f4 <__lshift+0xe8>
4000a794:	e26a9020 	rsb	r9, sl, #32
4000a798:	e3a02000 	mov	r2, #0
4000a79c:	ea000000 	b	4000a7a4 <__lshift+0x98>
4000a7a0:	e1a0c004 	mov	ip, r4
4000a7a4:	e5934000 	ldr	r4, [r3]
4000a7a8:	e1822a14 	orr	r2, r2, r4, lsl sl
4000a7ac:	e1a0400c 	mov	r4, ip
4000a7b0:	e4842004 	str	r2, [r4], #4
4000a7b4:	e4932004 	ldr	r2, [r3], #4
4000a7b8:	e1530001 	cmp	r3, r1
4000a7bc:	e1a02932 	lsr	r2, r2, r9
4000a7c0:	3afffff6 	bcc	4000a7a0 <__lshift+0x94>
4000a7c4:	e3520000 	cmp	r2, #0
4000a7c8:	e58c2004 	str	r2, [ip, #4]
4000a7cc:	12885002 	addne	r5, r8, #2
4000a7d0:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000a7d4:	e5962004 	ldr	r2, [r6, #4]
4000a7d8:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000a7dc:	e2455001 	sub	r5, r5, #1
4000a7e0:	e5805010 	str	r5, [r0, #16]
4000a7e4:	e5861000 	str	r1, [r6]
4000a7e8:	e7836102 	str	r6, [r3, r2, lsl #2]
4000a7ec:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a7f0:	e12fff1e 	bx	lr
4000a7f4:	e4932004 	ldr	r2, [r3], #4
4000a7f8:	e1510003 	cmp	r1, r3
4000a7fc:	e48c2004 	str	r2, [ip], #4
4000a800:	9afffff2 	bls	4000a7d0 <__lshift+0xc4>
4000a804:	e4932004 	ldr	r2, [r3], #4
4000a808:	e1510003 	cmp	r1, r3
4000a80c:	e48c2004 	str	r2, [ip], #4
4000a810:	8afffff7 	bhi	4000a7f4 <__lshift+0xe8>
4000a814:	eaffffed 	b	4000a7d0 <__lshift+0xc4>

4000a818 <__mcmp>:
4000a818:	e5902010 	ldr	r2, [r0, #16]
4000a81c:	e5913010 	ldr	r3, [r1, #16]
4000a820:	e0522003 	subs	r2, r2, r3
4000a824:	1a00000f 	bne	4000a868 <__mcmp+0x50>
4000a828:	e1a03103 	lsl	r3, r3, #2
4000a82c:	e2800014 	add	r0, r0, #20
4000a830:	e2811014 	add	r1, r1, #20
4000a834:	e0811003 	add	r1, r1, r3
4000a838:	e0803003 	add	r3, r0, r3
4000a83c:	ea000001 	b	4000a848 <__mcmp+0x30>
4000a840:	e1500003 	cmp	r0, r3
4000a844:	2a000009 	bcs	4000a870 <__mcmp+0x58>
4000a848:	e5332004 	ldr	r2, [r3, #-4]!
4000a84c:	e531c004 	ldr	ip, [r1, #-4]!
4000a850:	e152000c 	cmp	r2, ip
4000a854:	0afffff9 	beq	4000a840 <__mcmp+0x28>
4000a858:	e15c0002 	cmp	ip, r2
4000a85c:	93a00001 	movls	r0, #1
4000a860:	83e00000 	mvnhi	r0, #0
4000a864:	e12fff1e 	bx	lr
4000a868:	e1a00002 	mov	r0, r2
4000a86c:	e12fff1e 	bx	lr
4000a870:	e3a00000 	mov	r0, #0
4000a874:	e12fff1e 	bx	lr

4000a878 <__mdiff>:
4000a878:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a87c:	e1a05001 	mov	r5, r1
4000a880:	e1a06000 	mov	r6, r0
4000a884:	e1a01002 	mov	r1, r2
4000a888:	e1a00005 	mov	r0, r5
4000a88c:	e1a04002 	mov	r4, r2
4000a890:	ebffffe0 	bl	4000a818 <__mcmp>
4000a894:	e2507000 	subs	r7, r0, #0
4000a898:	0a00003f 	beq	4000a99c <__mdiff+0x124>
4000a89c:	b1a03005 	movlt	r3, r5
4000a8a0:	b1a05004 	movlt	r5, r4
4000a8a4:	e1a00006 	mov	r0, r6
4000a8a8:	e5951004 	ldr	r1, [r5, #4]
4000a8ac:	b1a04003 	movlt	r4, r3
4000a8b0:	a3a08000 	movge	r8, #0
4000a8b4:	b3a08001 	movlt	r8, #1
4000a8b8:	ebfffdf8 	bl	4000a0a0 <_Balloc>
4000a8bc:	e5949010 	ldr	r9, [r4, #16]
4000a8c0:	e5957010 	ldr	r7, [r5, #16]
4000a8c4:	e285c014 	add	ip, r5, #20
4000a8c8:	e2844014 	add	r4, r4, #20
4000a8cc:	e580800c 	str	r8, [r0, #12]
4000a8d0:	e2803014 	add	r3, r0, #20
4000a8d4:	e08c8107 	add	r8, ip, r7, lsl #2
4000a8d8:	e0849109 	add	r9, r4, r9, lsl #2
4000a8dc:	e3a02000 	mov	r2, #0
4000a8e0:	e49c5004 	ldr	r5, [ip], #4
4000a8e4:	e4946004 	ldr	r6, [r4], #4
4000a8e8:	e1a01805 	lsl	r1, r5, #16
4000a8ec:	e0822821 	add	r2, r2, r1, lsr #16
4000a8f0:	e1a0a806 	lsl	sl, r6, #16
4000a8f4:	e042182a 	sub	r1, r2, sl, lsr #16
4000a8f8:	e1a02826 	lsr	r2, r6, #16
4000a8fc:	e0622825 	rsb	r2, r2, r5, lsr #16
4000a900:	e1a05801 	lsl	r5, r1, #16
4000a904:	e0822841 	add	r2, r2, r1, asr #16
4000a908:	e1a05825 	lsr	r5, r5, #16
4000a90c:	e1855802 	orr	r5, r5, r2, lsl #16
4000a910:	e1590004 	cmp	r9, r4
4000a914:	e4835004 	str	r5, [r3], #4
4000a918:	e1a02842 	asr	r2, r2, #16
4000a91c:	e1a0100c 	mov	r1, ip
4000a920:	8affffee 	bhi	4000a8e0 <__mdiff+0x68>
4000a924:	e158000c 	cmp	r8, ip
4000a928:	e1a06003 	mov	r6, r3
4000a92c:	9a000010 	bls	4000a974 <__mdiff+0xfc>
4000a930:	e4914004 	ldr	r4, [r1], #4
4000a934:	e1a05804 	lsl	r5, r4, #16
4000a938:	e0822825 	add	r2, r2, r5, lsr #16
4000a93c:	e1a05802 	lsl	r5, r2, #16
4000a940:	e1a04824 	lsr	r4, r4, #16
4000a944:	e0842842 	add	r2, r4, r2, asr #16
4000a948:	e1a05825 	lsr	r5, r5, #16
4000a94c:	e1855802 	orr	r5, r5, r2, lsl #16
4000a950:	e1580001 	cmp	r8, r1
4000a954:	e4835004 	str	r5, [r3], #4
4000a958:	e1a02842 	asr	r2, r2, #16
4000a95c:	8afffff3 	bhi	4000a930 <__mdiff+0xb8>
4000a960:	e1e0300c 	mvn	r3, ip
4000a964:	e0833008 	add	r3, r3, r8
4000a968:	e3c33003 	bic	r3, r3, #3
4000a96c:	e2833004 	add	r3, r3, #4
4000a970:	e0863003 	add	r3, r6, r3
4000a974:	e3550000 	cmp	r5, #0
4000a978:	e2433004 	sub	r3, r3, #4
4000a97c:	1a000003 	bne	4000a990 <__mdiff+0x118>
4000a980:	e5332004 	ldr	r2, [r3, #-4]!
4000a984:	e3520000 	cmp	r2, #0
4000a988:	e2477001 	sub	r7, r7, #1
4000a98c:	0afffffb 	beq	4000a980 <__mdiff+0x108>
4000a990:	e5807010 	str	r7, [r0, #16]
4000a994:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a998:	e12fff1e 	bx	lr
4000a99c:	e1a00006 	mov	r0, r6
4000a9a0:	e1a01007 	mov	r1, r7
4000a9a4:	ebfffdbd 	bl	4000a0a0 <_Balloc>
4000a9a8:	e3a03001 	mov	r3, #1
4000a9ac:	e5807014 	str	r7, [r0, #20]
4000a9b0:	e5803010 	str	r3, [r0, #16]
4000a9b4:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a9b8:	e12fff1e 	bx	lr

4000a9bc <__ulp>:
4000a9bc:	e59f3058 	ldr	r3, [pc, #88]	; 4000aa1c <__ulp+0x60>
4000a9c0:	e0013003 	and	r3, r1, r3
4000a9c4:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000a9c8:	e3530000 	cmp	r3, #0
4000a9cc:	da000002 	ble	4000a9dc <__ulp+0x20>
4000a9d0:	e1a01003 	mov	r1, r3
4000a9d4:	e3a00000 	mov	r0, #0
4000a9d8:	e12fff1e 	bx	lr
4000a9dc:	e2633000 	rsb	r3, r3, #0
4000a9e0:	e1a03a43 	asr	r3, r3, #20
4000a9e4:	e3530013 	cmp	r3, #19
4000a9e8:	da000007 	ble	4000aa0c <__ulp+0x50>
4000a9ec:	e3530032 	cmp	r3, #50	; 0x32
4000a9f0:	d2633033 	rsble	r3, r3, #51	; 0x33
4000a9f4:	d3a02001 	movle	r2, #1
4000a9f8:	d1a03312 	lslle	r3, r2, r3
4000a9fc:	c3a03001 	movgt	r3, #1
4000aa00:	e3a01000 	mov	r1, #0
4000aa04:	e1a00003 	mov	r0, r3
4000aa08:	e12fff1e 	bx	lr
4000aa0c:	e3a02702 	mov	r2, #524288	; 0x80000
4000aa10:	e1a01352 	asr	r1, r2, r3
4000aa14:	e3a00000 	mov	r0, #0
4000aa18:	e12fff1e 	bx	lr
4000aa1c:	7ff00000 	svcvc	0x00f00000	; IMB

4000aa20 <__b2d>:
4000aa20:	e590c010 	ldr	ip, [r0, #16]
4000aa24:	e2802014 	add	r2, r0, #20
4000aa28:	e082c10c 	add	ip, r2, ip, lsl #2
4000aa2c:	e92d4038 	push	{r3, r4, r5, lr}
4000aa30:	e51c4004 	ldr	r4, [ip, #-4]
4000aa34:	e1a00004 	mov	r0, r4
4000aa38:	ebfffe33 	bl	4000a30c <__hi0bits>
4000aa3c:	e2603020 	rsb	r3, r0, #32
4000aa40:	e350000a 	cmp	r0, #10
4000aa44:	e5813000 	str	r3, [r1]
4000aa48:	e24c1004 	sub	r1, ip, #4
4000aa4c:	ca00000d 	bgt	4000aa88 <__b2d+0x68>
4000aa50:	e260500b 	rsb	r5, r0, #11
4000aa54:	e1a03534 	lsr	r3, r4, r5
4000aa58:	e1520001 	cmp	r2, r1
4000aa5c:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000aa60:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000aa64:	351c1008 	ldrcc	r1, [ip, #-8]
4000aa68:	31a05531 	lsrcc	r5, r1, r5
4000aa6c:	23a05000 	movcs	r5, #0
4000aa70:	e2800015 	add	r0, r0, #21
4000aa74:	e1852014 	orr	r2, r5, r4, lsl r0
4000aa78:	e1a01003 	mov	r1, r3
4000aa7c:	e1a00002 	mov	r0, r2
4000aa80:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aa84:	e12fff1e 	bx	lr
4000aa88:	e1520001 	cmp	r2, r1
4000aa8c:	324c1008 	subcc	r1, ip, #8
4000aa90:	23a0c000 	movcs	ip, #0
4000aa94:	351cc008 	ldrcc	ip, [ip, #-8]
4000aa98:	e250500b 	subs	r5, r0, #11
4000aa9c:	0a00000d 	beq	4000aad8 <__b2d+0xb8>
4000aaa0:	e1a04514 	lsl	r4, r4, r5
4000aaa4:	e1510002 	cmp	r1, r2
4000aaa8:	85111004 	ldrhi	r1, [r1, #-4]
4000aaac:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000aab0:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000aab4:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000aab8:	e184303c 	orr	r3, r4, ip, lsr r0
4000aabc:	81a00031 	lsrhi	r0, r1, r0
4000aac0:	93a00000 	movls	r0, #0
4000aac4:	e180251c 	orr	r2, r0, ip, lsl r5
4000aac8:	e1a01003 	mov	r1, r3
4000aacc:	e1a00002 	mov	r0, r2
4000aad0:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aad4:	e12fff1e 	bx	lr
4000aad8:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000aadc:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000aae0:	e1a0200c 	mov	r2, ip
4000aae4:	e1a01003 	mov	r1, r3
4000aae8:	e1a00002 	mov	r0, r2
4000aaec:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aaf0:	e12fff1e 	bx	lr

4000aaf4 <__d2b>:
4000aaf4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000aaf8:	e3a01001 	mov	r1, #1
4000aafc:	e24dd008 	sub	sp, sp, #8
4000ab00:	e1a05003 	mov	r5, r3
4000ab04:	e1a04002 	mov	r4, r2
4000ab08:	e59d7020 	ldr	r7, [sp, #32]
4000ab0c:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000ab10:	ebfffd62 	bl	4000a0a0 <_Balloc>
4000ab14:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000ab18:	e1b08a23 	lsrs	r8, r3, #20
4000ab1c:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000ab20:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000ab24:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000ab28:	e3540000 	cmp	r4, #0
4000ab2c:	e1a0c000 	mov	ip, r0
4000ab30:	e58d3004 	str	r3, [sp, #4]
4000ab34:	0a00001e 	beq	4000abb4 <__d2b+0xc0>
4000ab38:	e28d0008 	add	r0, sp, #8
4000ab3c:	e5204008 	str	r4, [r0, #-8]!
4000ab40:	e1a0000d 	mov	r0, sp
4000ab44:	ebfffe07 	bl	4000a368 <__lo0bits>
4000ab48:	e89d000c 	ldm	sp, {r2, r3}
4000ab4c:	e3500000 	cmp	r0, #0
4000ab50:	12601020 	rsbne	r1, r0, #32
4000ab54:	11822113 	orrne	r2, r2, r3, lsl r1
4000ab58:	11a03033 	lsrne	r3, r3, r0
4000ab5c:	158c2014 	strne	r2, [ip, #20]
4000ab60:	058c2014 	streq	r2, [ip, #20]
4000ab64:	158d3004 	strne	r3, [sp, #4]
4000ab68:	e3530000 	cmp	r3, #0
4000ab6c:	03a02001 	moveq	r2, #1
4000ab70:	13a02002 	movne	r2, #2
4000ab74:	e3580000 	cmp	r8, #0
4000ab78:	e58c3018 	str	r3, [ip, #24]
4000ab7c:	e58c2010 	str	r2, [ip, #16]
4000ab80:	1a000014 	bne	4000abd8 <__d2b+0xe4>
4000ab84:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000ab88:	e08c3102 	add	r3, ip, r2, lsl #2
4000ab8c:	e2400002 	sub	r0, r0, #2
4000ab90:	e5870000 	str	r0, [r7]
4000ab94:	e5930010 	ldr	r0, [r3, #16]
4000ab98:	ebfffddb 	bl	4000a30c <__hi0bits>
4000ab9c:	e0600282 	rsb	r0, r0, r2, lsl #5
4000aba0:	e5860000 	str	r0, [r6]
4000aba4:	e1a0000c 	mov	r0, ip
4000aba8:	e28dd008 	add	sp, sp, #8
4000abac:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000abb0:	e12fff1e 	bx	lr
4000abb4:	e28d0004 	add	r0, sp, #4
4000abb8:	ebfffdea 	bl	4000a368 <__lo0bits>
4000abbc:	e59d3004 	ldr	r3, [sp, #4]
4000abc0:	e3a02001 	mov	r2, #1
4000abc4:	e3580000 	cmp	r8, #0
4000abc8:	e58c3014 	str	r3, [ip, #20]
4000abcc:	e58c2010 	str	r2, [ip, #16]
4000abd0:	e2800020 	add	r0, r0, #32
4000abd4:	0affffea 	beq	4000ab84 <__d2b+0x90>
4000abd8:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000abdc:	e2488003 	sub	r8, r8, #3
4000abe0:	e0888000 	add	r8, r8, r0
4000abe4:	e2600035 	rsb	r0, r0, #53	; 0x35
4000abe8:	e5878000 	str	r8, [r7]
4000abec:	e5860000 	str	r0, [r6]
4000abf0:	e1a0000c 	mov	r0, ip
4000abf4:	e28dd008 	add	sp, sp, #8
4000abf8:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000abfc:	e12fff1e 	bx	lr

4000ac00 <__ratio>:
4000ac00:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000ac04:	e24dd00c 	sub	sp, sp, #12
4000ac08:	e1a06001 	mov	r6, r1
4000ac0c:	e1a0100d 	mov	r1, sp
4000ac10:	e1a07000 	mov	r7, r0
4000ac14:	ebffff81 	bl	4000aa20 <__b2d>
4000ac18:	e1a05001 	mov	r5, r1
4000ac1c:	e1a04000 	mov	r4, r0
4000ac20:	e28d1004 	add	r1, sp, #4
4000ac24:	e1a00006 	mov	r0, r6
4000ac28:	ebffff7c 	bl	4000aa20 <__b2d>
4000ac2c:	e597e010 	ldr	lr, [r7, #16]
4000ac30:	e1a03001 	mov	r3, r1
4000ac34:	e1a02000 	mov	r2, r0
4000ac38:	e596c010 	ldr	ip, [r6, #16]
4000ac3c:	e89d0003 	ldm	sp, {r0, r1}
4000ac40:	e06cc00e 	rsb	ip, ip, lr
4000ac44:	e0611000 	rsb	r1, r1, r0
4000ac48:	e081c28c 	add	ip, r1, ip, lsl #5
4000ac4c:	e35c0000 	cmp	ip, #0
4000ac50:	e1a01005 	mov	r1, r5
4000ac54:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000ac58:	e1a07003 	mov	r7, r3
4000ac5c:	c1a04004 	movgt	r4, r4
4000ac60:	c1a05001 	movgt	r5, r1
4000ac64:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000ac68:	d1a02002 	movle	r2, r2
4000ac6c:	d1a03007 	movle	r3, r7
4000ac70:	e1a00004 	mov	r0, r4
4000ac74:	e1a01005 	mov	r1, r5
4000ac78:	eb000ad3 	bl	4000d7cc <__aeabi_ddiv>
4000ac7c:	e28dd00c 	add	sp, sp, #12
4000ac80:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000ac84:	e12fff1e 	bx	lr

4000ac88 <_mprec_log10>:
4000ac88:	e3500017 	cmp	r0, #23
4000ac8c:	e92d4010 	push	{r4, lr}
4000ac90:	e1a04000 	mov	r4, r0
4000ac94:	da000008 	ble	4000acbc <_mprec_log10+0x34>
4000ac98:	e59f1034 	ldr	r1, [pc, #52]	; 4000acd4 <_mprec_log10+0x4c>
4000ac9c:	e3a00000 	mov	r0, #0
4000aca0:	e3a02000 	mov	r2, #0
4000aca4:	e59f302c 	ldr	r3, [pc, #44]	; 4000acd8 <_mprec_log10+0x50>
4000aca8:	eb000a23 	bl	4000d53c <__aeabi_dmul>
4000acac:	e2544001 	subs	r4, r4, #1
4000acb0:	1afffffa 	bne	4000aca0 <_mprec_log10+0x18>
4000acb4:	e8bd4010 	pop	{r4, lr}
4000acb8:	e12fff1e 	bx	lr
4000acbc:	e59f3018 	ldr	r3, [pc, #24]	; 4000acdc <_mprec_log10+0x54>
4000acc0:	e0834180 	add	r4, r3, r0, lsl #3
4000acc4:	e2841010 	add	r1, r4, #16
4000acc8:	e8910003 	ldm	r1, {r0, r1}
4000accc:	e8bd4010 	pop	{r4, lr}
4000acd0:	e12fff1e 	bx	lr
4000acd4:	3ff00000 	svccc	0x00f00000	; IMB
4000acd8:	40240000 	eormi	r0, r4, r0
4000acdc:	400169a0 	andmi	r6, r1, r0, lsr #19

4000ace0 <__copybits>:
4000ace0:	e92d0030 	push	{r4, r5}
4000ace4:	e5924010 	ldr	r4, [r2, #16]
4000ace8:	e2823014 	add	r3, r2, #20
4000acec:	e2411001 	sub	r1, r1, #1
4000acf0:	e1a052c1 	asr	r5, r1, #5
4000acf4:	e0834104 	add	r4, r3, r4, lsl #2
4000acf8:	e2855001 	add	r5, r5, #1
4000acfc:	e1530004 	cmp	r3, r4
4000ad00:	e0805105 	add	r5, r0, r5, lsl #2
4000ad04:	2a000009 	bcs	4000ad30 <__copybits+0x50>
4000ad08:	e1a01000 	mov	r1, r0
4000ad0c:	e493c004 	ldr	ip, [r3], #4
4000ad10:	e1540003 	cmp	r4, r3
4000ad14:	e481c004 	str	ip, [r1], #4
4000ad18:	8afffffb 	bhi	4000ad0c <__copybits+0x2c>
4000ad1c:	e0623004 	rsb	r3, r2, r4
4000ad20:	e2433015 	sub	r3, r3, #21
4000ad24:	e3c33003 	bic	r3, r3, #3
4000ad28:	e2833004 	add	r3, r3, #4
4000ad2c:	e0800003 	add	r0, r0, r3
4000ad30:	e1550000 	cmp	r5, r0
4000ad34:	9a000003 	bls	4000ad48 <__copybits+0x68>
4000ad38:	e3a03000 	mov	r3, #0
4000ad3c:	e4803004 	str	r3, [r0], #4
4000ad40:	e1550000 	cmp	r5, r0
4000ad44:	8afffffc 	bhi	4000ad3c <__copybits+0x5c>
4000ad48:	e8bd0030 	pop	{r4, r5}
4000ad4c:	e12fff1e 	bx	lr

4000ad50 <__any_on>:
4000ad50:	e5903010 	ldr	r3, [r0, #16]
4000ad54:	e1a022c1 	asr	r2, r1, #5
4000ad58:	e1530002 	cmp	r3, r2
4000ad5c:	e2800014 	add	r0, r0, #20
4000ad60:	b0803103 	addlt	r3, r0, r3, lsl #2
4000ad64:	ba00000a 	blt	4000ad94 <__any_on+0x44>
4000ad68:	da000008 	ble	4000ad90 <__any_on+0x40>
4000ad6c:	e211101f 	ands	r1, r1, #31
4000ad70:	0a000006 	beq	4000ad90 <__any_on+0x40>
4000ad74:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000ad78:	e1a0c133 	lsr	ip, r3, r1
4000ad7c:	e153011c 	cmp	r3, ip, lsl r1
4000ad80:	e0803102 	add	r3, r0, r2, lsl #2
4000ad84:	0a000002 	beq	4000ad94 <__any_on+0x44>
4000ad88:	e3a00001 	mov	r0, #1
4000ad8c:	e12fff1e 	bx	lr
4000ad90:	e0803102 	add	r3, r0, r2, lsl #2
4000ad94:	e1500003 	cmp	r0, r3
4000ad98:	2a000009 	bcs	4000adc4 <__any_on+0x74>
4000ad9c:	e5132004 	ldr	r2, [r3, #-4]
4000ada0:	e3520000 	cmp	r2, #0
4000ada4:	e2433004 	sub	r3, r3, #4
4000ada8:	0a000003 	beq	4000adbc <__any_on+0x6c>
4000adac:	eafffff5 	b	4000ad88 <__any_on+0x38>
4000adb0:	e5332004 	ldr	r2, [r3, #-4]!
4000adb4:	e3520000 	cmp	r2, #0
4000adb8:	1afffff2 	bne	4000ad88 <__any_on+0x38>
4000adbc:	e1500003 	cmp	r0, r3
4000adc0:	3afffffa 	bcc	4000adb0 <__any_on+0x60>
4000adc4:	e3a00000 	mov	r0, #0
4000adc8:	e12fff1e 	bx	lr

4000adcc <__fpclassifyd>:
4000adcc:	e1903001 	orrs	r3, r0, r1
4000add0:	1a000001 	bne	4000addc <__fpclassifyd+0x10>
4000add4:	e3a00002 	mov	r0, #2
4000add8:	e12fff1e 	bx	lr
4000addc:	e2703001 	rsbs	r3, r0, #1
4000ade0:	33a03000 	movcc	r3, #0
4000ade4:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000ade8:	03500000 	cmpeq	r0, #0
4000adec:	0afffff8 	beq	4000add4 <__fpclassifyd+0x8>
4000adf0:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000adf4:	e59f1034 	ldr	r1, [pc, #52]	; 4000ae30 <__fpclassifyd+0x64>
4000adf8:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000adfc:	e1500001 	cmp	r0, r1
4000ae00:	8a000001 	bhi	4000ae0c <__fpclassifyd+0x40>
4000ae04:	e3a00004 	mov	r0, #4
4000ae08:	e12fff1e 	bx	lr
4000ae0c:	e3520601 	cmp	r2, #1048576	; 0x100000
4000ae10:	2a000001 	bcs	4000ae1c <__fpclassifyd+0x50>
4000ae14:	e3a00003 	mov	r0, #3
4000ae18:	e12fff1e 	bx	lr
4000ae1c:	e59f0010 	ldr	r0, [pc, #16]	; 4000ae34 <__fpclassifyd+0x68>
4000ae20:	e1520000 	cmp	r2, r0
4000ae24:	13a00000 	movne	r0, #0
4000ae28:	02030001 	andeq	r0, r3, #1
4000ae2c:	e12fff1e 	bx	lr
4000ae30:	7fdfffff 	svcvc	0x00dfffff
4000ae34:	7ff00000 	svcvc	0x00f00000	; IMB

4000ae38 <_sbrk_r>:
4000ae38:	e92d4038 	push	{r3, r4, r5, lr}
4000ae3c:	e59f4034 	ldr	r4, [pc, #52]	; 4000ae78 <_sbrk_r+0x40>
4000ae40:	e3a03000 	mov	r3, #0
4000ae44:	e1a05000 	mov	r5, r0
4000ae48:	e1a00001 	mov	r0, r1
4000ae4c:	e5843000 	str	r3, [r4]
4000ae50:	ebffe47d 	bl	4000404c <_sbrk>
4000ae54:	e3700001 	cmn	r0, #1
4000ae58:	0a000001 	beq	4000ae64 <_sbrk_r+0x2c>
4000ae5c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ae60:	e12fff1e 	bx	lr
4000ae64:	e5943000 	ldr	r3, [r4]
4000ae68:	e3530000 	cmp	r3, #0
4000ae6c:	15853000 	strne	r3, [r5]
4000ae70:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ae74:	e12fff1e 	bx	lr
4000ae78:	40017a58 	andmi	r7, r1, r8, asr sl

4000ae7c <strcmp>:
4000ae7c:	e0202001 	eor	r2, r0, r1
4000ae80:	e3120003 	tst	r2, #3
4000ae84:	1a000021 	bne	4000af10 <strcmp+0x94>
4000ae88:	e2102003 	ands	r2, r0, #3
4000ae8c:	e3c00003 	bic	r0, r0, #3
4000ae90:	e3c11003 	bic	r1, r1, #3
4000ae94:	e490c004 	ldr	ip, [r0], #4
4000ae98:	04913004 	ldreq	r3, [r1], #4
4000ae9c:	0a000006 	beq	4000aebc <strcmp+0x40>
4000aea0:	e2222003 	eor	r2, r2, #3
4000aea4:	e1a02182 	lsl	r2, r2, #3
4000aea8:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000aeac:	e1a02233 	lsr	r2, r3, r2
4000aeb0:	e4913004 	ldr	r3, [r1], #4
4000aeb4:	e18cc002 	orr	ip, ip, r2
4000aeb8:	e1833002 	orr	r3, r3, r2
4000aebc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000aec0:	e3a04001 	mov	r4, #1
4000aec4:	e1844404 	orr	r4, r4, r4, lsl #8
4000aec8:	e1844804 	orr	r4, r4, r4, lsl #16
4000aecc:	e04c2004 	sub	r2, ip, r4
4000aed0:	e15c0003 	cmp	ip, r3
4000aed4:	01c2200c 	biceq	r2, r2, ip
4000aed8:	01120384 	tsteq	r2, r4, lsl #7
4000aedc:	0490c004 	ldreq	ip, [r0], #4
4000aee0:	04913004 	ldreq	r3, [r1], #4
4000aee4:	0afffff8 	beq	4000aecc <strcmp+0x50>
4000aee8:	e1a00c0c 	lsl	r0, ip, #24
4000aeec:	e1a0c42c 	lsr	ip, ip, #8
4000aef0:	e3500001 	cmp	r0, #1
4000aef4:	21500c03 	cmpcs	r0, r3, lsl #24
4000aef8:	01a03423 	lsreq	r3, r3, #8
4000aefc:	0afffff9 	beq	4000aee8 <strcmp+0x6c>
4000af00:	e20330ff 	and	r3, r3, #255	; 0xff
4000af04:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000af08:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000af0c:	e12fff1e 	bx	lr
4000af10:	e3100003 	tst	r0, #3
4000af14:	0a000006 	beq	4000af34 <strcmp+0xb8>
4000af18:	e4d02001 	ldrb	r2, [r0], #1
4000af1c:	e4d13001 	ldrb	r3, [r1], #1
4000af20:	e3520001 	cmp	r2, #1
4000af24:	21520003 	cmpcs	r2, r3
4000af28:	0afffff8 	beq	4000af10 <strcmp+0x94>
4000af2c:	e0420003 	sub	r0, r2, r3
4000af30:	e12fff1e 	bx	lr
4000af34:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000af38:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000af3c:	e3a02001 	mov	r2, #1
4000af40:	e1822402 	orr	r2, r2, r2, lsl #8
4000af44:	e1822802 	orr	r2, r2, r2, lsl #16
4000af48:	e201c003 	and	ip, r1, #3
4000af4c:	e3c11003 	bic	r1, r1, #3
4000af50:	e4904004 	ldr	r4, [r0], #4
4000af54:	e4915004 	ldr	r5, [r1], #4
4000af58:	e35c0002 	cmp	ip, #2
4000af5c:	0a000017 	beq	4000afc0 <strcmp+0x144>
4000af60:	8a00002d 	bhi	4000b01c <strcmp+0x1a0>
4000af64:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000af68:	e15c0425 	cmp	ip, r5, lsr #8
4000af6c:	e0443002 	sub	r3, r4, r2
4000af70:	e1c33004 	bic	r3, r3, r4
4000af74:	1a000007 	bne	4000af98 <strcmp+0x11c>
4000af78:	e0133382 	ands	r3, r3, r2, lsl #7
4000af7c:	04915004 	ldreq	r5, [r1], #4
4000af80:	1a000006 	bne	4000afa0 <strcmp+0x124>
4000af84:	e02cc004 	eor	ip, ip, r4
4000af88:	e15c0c05 	cmp	ip, r5, lsl #24
4000af8c:	1a000008 	bne	4000afb4 <strcmp+0x138>
4000af90:	e4904004 	ldr	r4, [r0], #4
4000af94:	eafffff2 	b	4000af64 <strcmp+0xe8>
4000af98:	e1a05425 	lsr	r5, r5, #8
4000af9c:	ea000037 	b	4000b080 <strcmp+0x204>
4000afa0:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000afa4:	1a000031 	bne	4000b070 <strcmp+0x1f4>
4000afa8:	e5d15000 	ldrb	r5, [r1]
4000afac:	e1a0cc24 	lsr	ip, r4, #24
4000afb0:	ea000032 	b	4000b080 <strcmp+0x204>
4000afb4:	e1a0cc24 	lsr	ip, r4, #24
4000afb8:	e20550ff 	and	r5, r5, #255	; 0xff
4000afbc:	ea00002f 	b	4000b080 <strcmp+0x204>
4000afc0:	e1a0c804 	lsl	ip, r4, #16
4000afc4:	e0443002 	sub	r3, r4, r2
4000afc8:	e1a0c82c 	lsr	ip, ip, #16
4000afcc:	e1c33004 	bic	r3, r3, r4
4000afd0:	e15c0825 	cmp	ip, r5, lsr #16
4000afd4:	1a00000e 	bne	4000b014 <strcmp+0x198>
4000afd8:	e0133382 	ands	r3, r3, r2, lsl #7
4000afdc:	04915004 	ldreq	r5, [r1], #4
4000afe0:	1a000004 	bne	4000aff8 <strcmp+0x17c>
4000afe4:	e02cc004 	eor	ip, ip, r4
4000afe8:	e15c0805 	cmp	ip, r5, lsl #16
4000afec:	1a000006 	bne	4000b00c <strcmp+0x190>
4000aff0:	e4904004 	ldr	r4, [r0], #4
4000aff4:	eafffff1 	b	4000afc0 <strcmp+0x144>
4000aff8:	e1b03803 	lsls	r3, r3, #16
4000affc:	1a00001b 	bne	4000b070 <strcmp+0x1f4>
4000b000:	e1d150b0 	ldrh	r5, [r1]
4000b004:	e1a0c824 	lsr	ip, r4, #16
4000b008:	ea00001c 	b	4000b080 <strcmp+0x204>
4000b00c:	e1a05805 	lsl	r5, r5, #16
4000b010:	e1a0c824 	lsr	ip, r4, #16
4000b014:	e1a05825 	lsr	r5, r5, #16
4000b018:	ea000018 	b	4000b080 <strcmp+0x204>
4000b01c:	e204c0ff 	and	ip, r4, #255	; 0xff
4000b020:	e15c0c25 	cmp	ip, r5, lsr #24
4000b024:	e0443002 	sub	r3, r4, r2
4000b028:	e1c33004 	bic	r3, r3, r4
4000b02c:	1a000007 	bne	4000b050 <strcmp+0x1d4>
4000b030:	e0133382 	ands	r3, r3, r2, lsl #7
4000b034:	04915004 	ldreq	r5, [r1], #4
4000b038:	1a000006 	bne	4000b058 <strcmp+0x1dc>
4000b03c:	e02cc004 	eor	ip, ip, r4
4000b040:	e15c0405 	cmp	ip, r5, lsl #8
4000b044:	1a000006 	bne	4000b064 <strcmp+0x1e8>
4000b048:	e4904004 	ldr	r4, [r0], #4
4000b04c:	eafffff2 	b	4000b01c <strcmp+0x1a0>
4000b050:	e1a05c25 	lsr	r5, r5, #24
4000b054:	ea000009 	b	4000b080 <strcmp+0x204>
4000b058:	e31400ff 	tst	r4, #255	; 0xff
4000b05c:	0a000003 	beq	4000b070 <strcmp+0x1f4>
4000b060:	e4915004 	ldr	r5, [r1], #4
4000b064:	e1a0c424 	lsr	ip, r4, #8
4000b068:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000b06c:	ea000003 	b	4000b080 <strcmp+0x204>
4000b070:	e3a00000 	mov	r0, #0
4000b074:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b078:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b07c:	e12fff1e 	bx	lr
4000b080:	e20c20ff 	and	r2, ip, #255	; 0xff
4000b084:	e20500ff 	and	r0, r5, #255	; 0xff
4000b088:	e3500001 	cmp	r0, #1
4000b08c:	21500002 	cmpcs	r0, r2
4000b090:	01a0c42c 	lsreq	ip, ip, #8
4000b094:	01a05425 	lsreq	r5, r5, #8
4000b098:	0afffff8 	beq	4000b080 <strcmp+0x204>
4000b09c:	e0420000 	sub	r0, r2, r0
4000b0a0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b0a4:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b0a8:	e12fff1e 	bx	lr

4000b0ac <__ssprint_r>:
4000b0ac:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b0b0:	e5924008 	ldr	r4, [r2, #8]
4000b0b4:	e3540000 	cmp	r4, #0
4000b0b8:	e24dd00c 	sub	sp, sp, #12
4000b0bc:	e1a0a002 	mov	sl, r2
4000b0c0:	e1a08000 	mov	r8, r0
4000b0c4:	e1a05001 	mov	r5, r1
4000b0c8:	e5926000 	ldr	r6, [r2]
4000b0cc:	0a00005c 	beq	4000b244 <__ssprint_r+0x198>
4000b0d0:	e3a0b000 	mov	fp, #0
4000b0d4:	e1a0400b 	mov	r4, fp
4000b0d8:	e3540000 	cmp	r4, #0
4000b0dc:	e5910000 	ldr	r0, [r1]
4000b0e0:	e5913008 	ldr	r3, [r1, #8]
4000b0e4:	0a000037 	beq	4000b1c8 <__ssprint_r+0x11c>
4000b0e8:	e1540003 	cmp	r4, r3
4000b0ec:	e1a07003 	mov	r7, r3
4000b0f0:	3a00003c 	bcc	4000b1e8 <__ssprint_r+0x13c>
4000b0f4:	e1d530bc 	ldrh	r3, [r5, #12]
4000b0f8:	e3130d12 	tst	r3, #1152	; 0x480
4000b0fc:	01a09007 	moveq	r9, r7
4000b100:	0a000022 	beq	4000b190 <__ssprint_r+0xe4>
4000b104:	e2851010 	add	r1, r5, #16
4000b108:	e8910082 	ldm	r1, {r1, r7}
4000b10c:	e0877087 	add	r7, r7, r7, lsl #1
4000b110:	e0877fa7 	add	r7, r7, r7, lsr #31
4000b114:	e0619000 	rsb	r9, r1, r0
4000b118:	e2842001 	add	r2, r4, #1
4000b11c:	e1a070c7 	asr	r7, r7, #1
4000b120:	e0822009 	add	r2, r2, r9
4000b124:	e1570002 	cmp	r7, r2
4000b128:	31a07002 	movcc	r7, r2
4000b12c:	21a02007 	movcs	r2, r7
4000b130:	e3130b01 	tst	r3, #1024	; 0x400
4000b134:	0a00002e 	beq	4000b1f4 <__ssprint_r+0x148>
4000b138:	e1a01002 	mov	r1, r2
4000b13c:	e1a00008 	mov	r0, r8
4000b140:	ebfff988 	bl	40009768 <_malloc_r>
4000b144:	e2503000 	subs	r3, r0, #0
4000b148:	0a000030 	beq	4000b210 <__ssprint_r+0x164>
4000b14c:	e5951010 	ldr	r1, [r5, #16]
4000b150:	e1a02009 	mov	r2, r9
4000b154:	e58d3004 	str	r3, [sp, #4]
4000b158:	ebfffb92 	bl	40009fa8 <memcpy>
4000b15c:	e1d520bc 	ldrh	r2, [r5, #12]
4000b160:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000b164:	e3822080 	orr	r2, r2, #128	; 0x80
4000b168:	e1c520bc 	strh	r2, [r5, #12]
4000b16c:	e59d3004 	ldr	r3, [sp, #4]
4000b170:	e0830009 	add	r0, r3, r9
4000b174:	e5853010 	str	r3, [r5, #16]
4000b178:	e0699007 	rsb	r9, r9, r7
4000b17c:	e5850000 	str	r0, [r5]
4000b180:	e5859008 	str	r9, [r5, #8]
4000b184:	e5857014 	str	r7, [r5, #20]
4000b188:	e1a09004 	mov	r9, r4
4000b18c:	e1a07004 	mov	r7, r4
4000b190:	e1a02009 	mov	r2, r9
4000b194:	e1a0100b 	mov	r1, fp
4000b198:	eb000568 	bl	4000c740 <memmove>
4000b19c:	e59a2008 	ldr	r2, [sl, #8]
4000b1a0:	e5953008 	ldr	r3, [r5, #8]
4000b1a4:	e5950000 	ldr	r0, [r5]
4000b1a8:	e0644002 	rsb	r4, r4, r2
4000b1ac:	e0673003 	rsb	r3, r7, r3
4000b1b0:	e0800009 	add	r0, r0, r9
4000b1b4:	e3540000 	cmp	r4, #0
4000b1b8:	e5853008 	str	r3, [r5, #8]
4000b1bc:	e5850000 	str	r0, [r5]
4000b1c0:	e58a4008 	str	r4, [sl, #8]
4000b1c4:	0a00001e 	beq	4000b244 <__ssprint_r+0x198>
4000b1c8:	e5964004 	ldr	r4, [r6, #4]
4000b1cc:	e3540000 	cmp	r4, #0
4000b1d0:	e596b000 	ldr	fp, [r6]
4000b1d4:	e2866008 	add	r6, r6, #8
4000b1d8:	0afffffa 	beq	4000b1c8 <__ssprint_r+0x11c>
4000b1dc:	e1540003 	cmp	r4, r3
4000b1e0:	e1a07003 	mov	r7, r3
4000b1e4:	2affffc2 	bcs	4000b0f4 <__ssprint_r+0x48>
4000b1e8:	e1a07004 	mov	r7, r4
4000b1ec:	e1a09004 	mov	r9, r4
4000b1f0:	eaffffe6 	b	4000b190 <__ssprint_r+0xe4>
4000b1f4:	e1a00008 	mov	r0, r8
4000b1f8:	eb0005da 	bl	4000c968 <_realloc_r>
4000b1fc:	e2503000 	subs	r3, r0, #0
4000b200:	1affffda 	bne	4000b170 <__ssprint_r+0xc4>
4000b204:	e1a00008 	mov	r0, r8
4000b208:	e5951010 	ldr	r1, [r5, #16]
4000b20c:	eb0004b0 	bl	4000c4d4 <_free_r>
4000b210:	e1d520bc 	ldrh	r2, [r5, #12]
4000b214:	e3a0300c 	mov	r3, #12
4000b218:	e3e04000 	mvn	r4, #0
4000b21c:	e5883000 	str	r3, [r8]
4000b220:	e3822040 	orr	r2, r2, #64	; 0x40
4000b224:	e3a03000 	mov	r3, #0
4000b228:	e1a00004 	mov	r0, r4
4000b22c:	e1c520bc 	strh	r2, [r5, #12]
4000b230:	e58a3008 	str	r3, [sl, #8]
4000b234:	e58a3004 	str	r3, [sl, #4]
4000b238:	e28dd00c 	add	sp, sp, #12
4000b23c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b240:	e12fff1e 	bx	lr
4000b244:	e1a00004 	mov	r0, r4
4000b248:	e58a4004 	str	r4, [sl, #4]
4000b24c:	e28dd00c 	add	sp, sp, #12
4000b250:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b254:	e12fff1e 	bx	lr

4000b258 <_svfiprintf_r>:
4000b258:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b25c:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000b260:	e58d1018 	str	r1, [sp, #24]
4000b264:	e1d110bc 	ldrh	r1, [r1, #12]
4000b268:	e3110080 	tst	r1, #128	; 0x80
4000b26c:	e1a07002 	mov	r7, r2
4000b270:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b274:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000b278:	0a000003 	beq	4000b28c <_svfiprintf_r+0x34>
4000b27c:	e59d4018 	ldr	r4, [sp, #24]
4000b280:	e5943010 	ldr	r3, [r4, #16]
4000b284:	e3530000 	cmp	r3, #0
4000b288:	0a0003fb 	beq	4000c27c <_svfiprintf_r+0x1024>
4000b28c:	e28d4080 	add	r4, sp, #128	; 0x80
4000b290:	e28d507f 	add	r5, sp, #127	; 0x7f
4000b294:	e3a03000 	mov	r3, #0
4000b298:	e1a0c004 	mov	ip, r4
4000b29c:	e58d4004 	str	r4, [sp, #4]
4000b2a0:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000c268 <_svfiprintf_r+0x1010>
4000b2a4:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000b2a8:	e0654004 	rsb	r4, r5, r4
4000b2ac:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000b2b0:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b2b4:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000b2b8:	e58d5000 	str	r5, [sp]
4000b2bc:	e58d3020 	str	r3, [sp, #32]
4000b2c0:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000b2c4:	e28a8010 	add	r8, sl, #16
4000b2c8:	e1a0600c 	mov	r6, ip
4000b2cc:	e5d73000 	ldrb	r3, [r7]
4000b2d0:	e3530000 	cmp	r3, #0
4000b2d4:	13530025 	cmpne	r3, #37	; 0x25
4000b2d8:	0a0002f7 	beq	4000bebc <_svfiprintf_r+0xc64>
4000b2dc:	e2873001 	add	r3, r7, #1
4000b2e0:	e1a04003 	mov	r4, r3
4000b2e4:	e5d33000 	ldrb	r3, [r3]
4000b2e8:	e3530025 	cmp	r3, #37	; 0x25
4000b2ec:	13530000 	cmpne	r3, #0
4000b2f0:	e2843001 	add	r3, r4, #1
4000b2f4:	1afffff9 	bne	4000b2e0 <_svfiprintf_r+0x88>
4000b2f8:	e0545007 	subs	r5, r4, r7
4000b2fc:	0a00000d 	beq	4000b338 <_svfiprintf_r+0xe0>
4000b300:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000b304:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000b308:	e2833001 	add	r3, r3, #1
4000b30c:	e3530007 	cmp	r3, #7
4000b310:	e0822005 	add	r2, r2, r5
4000b314:	e5867000 	str	r7, [r6]
4000b318:	e5865004 	str	r5, [r6, #4]
4000b31c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b320:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000b324:	d2866008 	addle	r6, r6, #8
4000b328:	ca000350 	bgt	4000c070 <_svfiprintf_r+0xe18>
4000b32c:	e59dc020 	ldr	ip, [sp, #32]
4000b330:	e08cc005 	add	ip, ip, r5
4000b334:	e58dc020 	str	ip, [sp, #32]
4000b338:	e5d43000 	ldrb	r3, [r4]
4000b33c:	e3530000 	cmp	r3, #0
4000b340:	0a0002ec 	beq	4000bef8 <_svfiprintf_r+0xca0>
4000b344:	e3a03000 	mov	r3, #0
4000b348:	e1a01003 	mov	r1, r3
4000b34c:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b350:	e58d3014 	str	r3, [sp, #20]
4000b354:	e58d3008 	str	r3, [sp, #8]
4000b358:	e2847001 	add	r7, r4, #1
4000b35c:	e5d43001 	ldrb	r3, [r4, #1]
4000b360:	e3e04000 	mvn	r4, #0
4000b364:	e58d400c 	str	r4, [sp, #12]
4000b368:	e1a00001 	mov	r0, r1
4000b36c:	e2877001 	add	r7, r7, #1
4000b370:	e2432020 	sub	r2, r3, #32
4000b374:	e3520058 	cmp	r2, #88	; 0x58
4000b378:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000b37c:	ea00021b 	b	4000bbf0 <_svfiprintf_r+0x998>
4000b380:	4000b864 	andmi	fp, r0, r4, ror #16
4000b384:	4000bbf0 	strdmi	fp, [r0], -r0
4000b388:	4000bbf0 	strdmi	fp, [r0], -r0
4000b38c:	4000b874 	andmi	fp, r0, r4, ror r8
4000b390:	4000bbf0 	strdmi	fp, [r0], -r0
4000b394:	4000bbf0 	strdmi	fp, [r0], -r0
4000b398:	4000bbf0 	strdmi	fp, [r0], -r0
4000b39c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3a0:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3a4:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3a8:	4000b4e4 	andmi	fp, r0, r4, ror #9
4000b3ac:	4000b7f4 	strdmi	fp, [r0], -r4
4000b3b0:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3b4:	4000b500 	andmi	fp, r0, r0, lsl #10
4000b3b8:	4000bb94 	mulmi	r0, r4, fp
4000b3bc:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3c0:	4000bb80 	andmi	fp, r0, r0, lsl #23
4000b3c4:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3c8:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3cc:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3d0:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3d4:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3d8:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3dc:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3e0:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3e4:	4000b9f8 	strdmi	fp, [r0], -r8
4000b3e8:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3ec:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3f0:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3f4:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3f8:	4000bbf0 	strdmi	fp, [r0], -r0
4000b3fc:	4000bbf0 	strdmi	fp, [r0], -r0
4000b400:	4000bbf0 	strdmi	fp, [r0], -r0
4000b404:	4000bbf0 	strdmi	fp, [r0], -r0
4000b408:	4000bbf0 	strdmi	fp, [r0], -r0
4000b40c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b410:	4000b9a0 	andmi	fp, r0, r0, lsr #19
4000b414:	4000bbf0 	strdmi	fp, [r0], -r0
4000b418:	4000bbf0 	strdmi	fp, [r0], -r0
4000b41c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b420:	4000bbf0 	strdmi	fp, [r0], -r0
4000b424:	4000bbf0 	strdmi	fp, [r0], -r0
4000b428:	4000bbf0 	strdmi	fp, [r0], -r0
4000b42c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b430:	4000bbf0 	strdmi	fp, [r0], -r0
4000b434:	4000bbf0 	strdmi	fp, [r0], -r0
4000b438:	4000bbf0 	strdmi	fp, [r0], -r0
4000b43c:	4000b960 	andmi	fp, r0, r0, ror #18
4000b440:	4000bbf0 	strdmi	fp, [r0], -r0
4000b444:	4000bbf0 	strdmi	fp, [r0], -r0
4000b448:	4000bbf0 	strdmi	fp, [r0], -r0
4000b44c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b450:	4000bbf0 	strdmi	fp, [r0], -r0
4000b454:	4000b910 	andmi	fp, r0, r0, lsl r9
4000b458:	4000bbf0 	strdmi	fp, [r0], -r0
4000b45c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b460:	4000b8c4 	andmi	fp, r0, r4, asr #17
4000b464:	4000bbf0 	strdmi	fp, [r0], -r0
4000b468:	4000bbf0 	strdmi	fp, [r0], -r0
4000b46c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b470:	4000bbf0 	strdmi	fp, [r0], -r0
4000b474:	4000bbf0 	strdmi	fp, [r0], -r0
4000b478:	4000bbf0 	strdmi	fp, [r0], -r0
4000b47c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b480:	4000bbf0 	strdmi	fp, [r0], -r0
4000b484:	4000bbf0 	strdmi	fp, [r0], -r0
4000b488:	4000bbf0 	strdmi	fp, [r0], -r0
4000b48c:	4000b888 	andmi	fp, r0, r8, lsl #17
4000b490:	4000ba98 	mulmi	r0, r8, sl
4000b494:	4000bbf0 	strdmi	fp, [r0], -r0
4000b498:	4000bbf0 	strdmi	fp, [r0], -r0
4000b49c:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4a0:	4000ba84 	andmi	fp, r0, r4, lsl #21
4000b4a4:	4000ba98 	mulmi	r0, r8, sl
4000b4a8:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4ac:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4b0:	4000ba54 	andmi	fp, r0, r4, asr sl
4000b4b4:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4b8:	4000ba1c 	andmi	fp, r0, ip, lsl sl
4000b4bc:	4000b77c 	andmi	fp, r0, ip, ror r7
4000b4c0:	4000b7ac 	andmi	fp, r0, ip, lsr #15
4000b4c4:	4000bb6c 	andmi	fp, r0, ip, ror #22
4000b4c8:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4cc:	4000bb08 	andmi	fp, r0, r8, lsl #22
4000b4d0:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4d4:	4000b514 	andmi	fp, r0, r4, lsl r5
4000b4d8:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4dc:	4000bbf0 	strdmi	fp, [r0], -r0
4000b4e0:	4000b800 	andmi	fp, r0, r0, lsl #16
4000b4e4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b4e8:	e5940000 	ldr	r0, [r4]
4000b4ec:	e3500000 	cmp	r0, #0
4000b4f0:	e2843004 	add	r3, r4, #4
4000b4f4:	aa000313 	bge	4000c148 <_svfiprintf_r+0xef0>
4000b4f8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b4fc:	e2600000 	rsb	r0, r0, #0
4000b500:	e59d5008 	ldr	r5, [sp, #8]
4000b504:	e3855004 	orr	r5, r5, #4
4000b508:	e58d5008 	str	r5, [sp, #8]
4000b50c:	e5d73000 	ldrb	r3, [r7]
4000b510:	eaffff95 	b	4000b36c <_svfiprintf_r+0x114>
4000b514:	e59d5008 	ldr	r5, [sp, #8]
4000b518:	e3150020 	tst	r5, #32
4000b51c:	e58d0014 	str	r0, [sp, #20]
4000b520:	0a000101 	beq	4000b92c <_svfiprintf_r+0x6d4>
4000b524:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b528:	e28c3007 	add	r3, ip, #7
4000b52c:	e3c33007 	bic	r3, r3, #7
4000b530:	e2834008 	add	r4, r3, #8
4000b534:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b538:	e8930030 	ldm	r3, {r4, r5}
4000b53c:	e3a03001 	mov	r3, #1
4000b540:	e3a0b000 	mov	fp, #0
4000b544:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b548:	e59dc00c 	ldr	ip, [sp, #12]
4000b54c:	e35c0000 	cmp	ip, #0
4000b550:	a59dc008 	ldrge	ip, [sp, #8]
4000b554:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000b558:	a58dc008 	strge	ip, [sp, #8]
4000b55c:	e1940005 	orrs	r0, r4, r5
4000b560:	e59dc00c 	ldr	ip, [sp, #12]
4000b564:	03a02000 	moveq	r2, #0
4000b568:	13a02001 	movne	r2, #1
4000b56c:	e35c0000 	cmp	ip, #0
4000b570:	13822001 	orrne	r2, r2, #1
4000b574:	e3520000 	cmp	r2, #0
4000b578:	0a000251 	beq	4000bec4 <_svfiprintf_r+0xc6c>
4000b57c:	e3530001 	cmp	r3, #1
4000b580:	0a0002d6 	beq	4000c0e0 <_svfiprintf_r+0xe88>
4000b584:	e3530002 	cmp	r3, #2
4000b588:	e28d207f 	add	r2, sp, #127	; 0x7f
4000b58c:	1a000061 	bne	4000b718 <_svfiprintf_r+0x4c0>
4000b590:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000b594:	e1a03224 	lsr	r3, r4, #4
4000b598:	e204c00f 	and	ip, r4, #15
4000b59c:	e1833e05 	orr	r3, r3, r5, lsl #28
4000b5a0:	e1a01225 	lsr	r1, r5, #4
4000b5a4:	e1a04003 	mov	r4, r3
4000b5a8:	e1a05001 	mov	r5, r1
4000b5ac:	e7d0300c 	ldrb	r3, [r0, ip]
4000b5b0:	e194c005 	orrs	ip, r4, r5
4000b5b4:	e1a09002 	mov	r9, r2
4000b5b8:	e5c23000 	strb	r3, [r2]
4000b5bc:	e2422001 	sub	r2, r2, #1
4000b5c0:	1afffff3 	bne	4000b594 <_svfiprintf_r+0x33c>
4000b5c4:	e59d5004 	ldr	r5, [sp, #4]
4000b5c8:	e0694005 	rsb	r4, r9, r5
4000b5cc:	e59d500c 	ldr	r5, [sp, #12]
4000b5d0:	e1550004 	cmp	r5, r4
4000b5d4:	b1a05004 	movlt	r5, r4
4000b5d8:	e35b0000 	cmp	fp, #0
4000b5dc:	e58d5010 	str	r5, [sp, #16]
4000b5e0:	12855001 	addne	r5, r5, #1
4000b5e4:	158d5010 	strne	r5, [sp, #16]
4000b5e8:	e59dc008 	ldr	ip, [sp, #8]
4000b5ec:	e21cc002 	ands	ip, ip, #2
4000b5f0:	159d3010 	ldrne	r3, [sp, #16]
4000b5f4:	e59d5008 	ldr	r5, [sp, #8]
4000b5f8:	12833002 	addne	r3, r3, #2
4000b5fc:	158d3010 	strne	r3, [sp, #16]
4000b600:	e2155084 	ands	r5, r5, #132	; 0x84
4000b604:	e58dc01c 	str	ip, [sp, #28]
4000b608:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000b60c:	1a000182 	bne	4000bc1c <_svfiprintf_r+0x9c4>
4000b610:	e28d3010 	add	r3, sp, #16
4000b614:	e8931008 	ldm	r3, {r3, ip}
4000b618:	e063500c 	rsb	r5, r3, ip
4000b61c:	e3550000 	cmp	r5, #0
4000b620:	da00017d 	ble	4000bc1c <_svfiprintf_r+0x9c4>
4000b624:	e3550010 	cmp	r5, #16
4000b628:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000c268 <_svfiprintf_r+0x1010>
4000b62c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b630:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b634:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000b638:	da000022 	ble	4000b6c8 <_svfiprintf_r+0x470>
4000b63c:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000c268 <_svfiprintf_r+0x1010>
4000b640:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000b644:	e1a00006 	mov	r0, r6
4000b648:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000b64c:	e1a06005 	mov	r6, r5
4000b650:	e3a0b010 	mov	fp, #16
4000b654:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000b658:	e59d5018 	ldr	r5, [sp, #24]
4000b65c:	ea000002 	b	4000b66c <_svfiprintf_r+0x414>
4000b660:	e2466010 	sub	r6, r6, #16
4000b664:	e3560010 	cmp	r6, #16
4000b668:	da000013 	ble	4000b6bc <_svfiprintf_r+0x464>
4000b66c:	e2822001 	add	r2, r2, #1
4000b670:	e3520007 	cmp	r2, #7
4000b674:	e2811010 	add	r1, r1, #16
4000b678:	e8800c00 	stm	r0, {sl, fp}
4000b67c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b680:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b684:	d2800008 	addle	r0, r0, #8
4000b688:	dafffff4 	ble	4000b660 <_svfiprintf_r+0x408>
4000b68c:	e1a00004 	mov	r0, r4
4000b690:	e1a01005 	mov	r1, r5
4000b694:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b698:	ebfffe83 	bl	4000b0ac <__ssprint_r>
4000b69c:	e3500000 	cmp	r0, #0
4000b6a0:	1a00021a 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000b6a4:	e2466010 	sub	r6, r6, #16
4000b6a8:	e3560010 	cmp	r6, #16
4000b6ac:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b6b0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b6b4:	e28d0080 	add	r0, sp, #128	; 0x80
4000b6b8:	caffffeb 	bgt	4000b66c <_svfiprintf_r+0x414>
4000b6bc:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000b6c0:	e1a05006 	mov	r5, r6
4000b6c4:	e1a06000 	mov	r6, r0
4000b6c8:	e2822001 	add	r2, r2, #1
4000b6cc:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000b6d0:	e3520007 	cmp	r2, #7
4000b6d4:	e0851001 	add	r1, r5, r1
4000b6d8:	e586c000 	str	ip, [r6]
4000b6dc:	e5865004 	str	r5, [r6, #4]
4000b6e0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b6e4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b6e8:	d2866008 	addle	r6, r6, #8
4000b6ec:	da00014c 	ble	4000bc24 <_svfiprintf_r+0x9cc>
4000b6f0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000b6f4:	e59d1018 	ldr	r1, [sp, #24]
4000b6f8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b6fc:	ebfffe6a 	bl	4000b0ac <__ssprint_r>
4000b700:	e3500000 	cmp	r0, #0
4000b704:	1a000201 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000b708:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b70c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b710:	e28d6080 	add	r6, sp, #128	; 0x80
4000b714:	ea000142 	b	4000bc24 <_svfiprintf_r+0x9cc>
4000b718:	e1a031a4 	lsr	r3, r4, #3
4000b71c:	e1833e85 	orr	r3, r3, r5, lsl #29
4000b720:	e1a001a5 	lsr	r0, r5, #3
4000b724:	e2041007 	and	r1, r4, #7
4000b728:	e1a05000 	mov	r5, r0
4000b72c:	e1a04003 	mov	r4, r3
4000b730:	e1940005 	orrs	r0, r4, r5
4000b734:	e2813030 	add	r3, r1, #48	; 0x30
4000b738:	e1a09002 	mov	r9, r2
4000b73c:	e5c23000 	strb	r3, [r2]
4000b740:	e2422001 	sub	r2, r2, #1
4000b744:	1afffff3 	bne	4000b718 <_svfiprintf_r+0x4c0>
4000b748:	e59d4008 	ldr	r4, [sp, #8]
4000b74c:	e3140001 	tst	r4, #1
4000b750:	e1a01009 	mov	r1, r9
4000b754:	0affff9a 	beq	4000b5c4 <_svfiprintf_r+0x36c>
4000b758:	e3530030 	cmp	r3, #48	; 0x30
4000b75c:	059dc004 	ldreq	ip, [sp, #4]
4000b760:	159d5004 	ldrne	r5, [sp, #4]
4000b764:	11a09002 	movne	r9, r2
4000b768:	13a03030 	movne	r3, #48	; 0x30
4000b76c:	0069400c 	rsbeq	r4, r9, ip
4000b770:	10694005 	rsbne	r4, r9, r5
4000b774:	15413001 	strbne	r3, [r1, #-1]
4000b778:	eaffff93 	b	4000b5cc <_svfiprintf_r+0x374>
4000b77c:	e59dc008 	ldr	ip, [sp, #8]
4000b780:	e21c3020 	ands	r3, ip, #32
4000b784:	e58d0014 	str	r0, [sp, #20]
4000b788:	0a00007b 	beq	4000b97c <_svfiprintf_r+0x724>
4000b78c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b790:	e2843007 	add	r3, r4, #7
4000b794:	e3c33007 	bic	r3, r3, #7
4000b798:	e2835008 	add	r5, r3, #8
4000b79c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b7a0:	e8930030 	ldm	r3, {r4, r5}
4000b7a4:	e3a03000 	mov	r3, #0
4000b7a8:	eaffff64 	b	4000b540 <_svfiprintf_r+0x2e8>
4000b7ac:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b7b0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b7b4:	e59d5008 	ldr	r5, [sp, #8]
4000b7b8:	e28cc004 	add	ip, ip, #4
4000b7bc:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b7c0:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000c26c <_svfiprintf_r+0x1014>
4000b7c4:	e3855002 	orr	r5, r5, #2
4000b7c8:	e5934000 	ldr	r4, [r3]
4000b7cc:	e3a02030 	mov	r2, #48	; 0x30
4000b7d0:	e3a03078 	mov	r3, #120	; 0x78
4000b7d4:	e58d5008 	str	r5, [sp, #8]
4000b7d8:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b7dc:	e58d0014 	str	r0, [sp, #20]
4000b7e0:	e3a05000 	mov	r5, #0
4000b7e4:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b7e8:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000b7ec:	e3a03002 	mov	r3, #2
4000b7f0:	eaffff52 	b	4000b540 <_svfiprintf_r+0x2e8>
4000b7f4:	e5d73000 	ldrb	r3, [r7]
4000b7f8:	e3a0102b 	mov	r1, #43	; 0x2b
4000b7fc:	eafffeda 	b	4000b36c <_svfiprintf_r+0x114>
4000b800:	e59d5008 	ldr	r5, [sp, #8]
4000b804:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000c26c <_svfiprintf_r+0x1014>
4000b808:	e3150020 	tst	r5, #32
4000b80c:	e58d0014 	str	r0, [sp, #20]
4000b810:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b814:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000b818:	0a000030 	beq	4000b8e0 <_svfiprintf_r+0x688>
4000b81c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b820:	e28c2007 	add	r2, ip, #7
4000b824:	e3c22007 	bic	r2, r2, #7
4000b828:	e2824008 	add	r4, r2, #8
4000b82c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b830:	e8920030 	ldm	r2, {r4, r5}
4000b834:	e59dc008 	ldr	ip, [sp, #8]
4000b838:	e31c0001 	tst	ip, #1
4000b83c:	0a0000e9 	beq	4000bbe8 <_svfiprintf_r+0x990>
4000b840:	e1940005 	orrs	r0, r4, r5
4000b844:	0a0000e7 	beq	4000bbe8 <_svfiprintf_r+0x990>
4000b848:	e3a02030 	mov	r2, #48	; 0x30
4000b84c:	e38cc002 	orr	ip, ip, #2
4000b850:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b854:	e58dc008 	str	ip, [sp, #8]
4000b858:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b85c:	e3a03002 	mov	r3, #2
4000b860:	eaffff36 	b	4000b540 <_svfiprintf_r+0x2e8>
4000b864:	e3510000 	cmp	r1, #0
4000b868:	e5d73000 	ldrb	r3, [r7]
4000b86c:	03a01020 	moveq	r1, #32
4000b870:	eafffebd 	b	4000b36c <_svfiprintf_r+0x114>
4000b874:	e59dc008 	ldr	ip, [sp, #8]
4000b878:	e38cc001 	orr	ip, ip, #1
4000b87c:	e58dc008 	str	ip, [sp, #8]
4000b880:	e5d73000 	ldrb	r3, [r7]
4000b884:	eafffeb8 	b	4000b36c <_svfiprintf_r+0x114>
4000b888:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b88c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b890:	e5932000 	ldr	r2, [r3]
4000b894:	e3a04001 	mov	r4, #1
4000b898:	e3a03000 	mov	r3, #0
4000b89c:	e2855004 	add	r5, r5, #4
4000b8a0:	e58d0014 	str	r0, [sp, #20]
4000b8a4:	e58d4010 	str	r4, [sp, #16]
4000b8a8:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000b8ac:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b8b0:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b8b4:	e28d9058 	add	r9, sp, #88	; 0x58
4000b8b8:	e3a05000 	mov	r5, #0
4000b8bc:	e58d500c 	str	r5, [sp, #12]
4000b8c0:	eaffff48 	b	4000b5e8 <_svfiprintf_r+0x390>
4000b8c4:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000c270 <_svfiprintf_r+0x1018>
4000b8c8:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000b8cc:	e59d5008 	ldr	r5, [sp, #8]
4000b8d0:	e3150020 	tst	r5, #32
4000b8d4:	e58d0014 	str	r0, [sp, #20]
4000b8d8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b8dc:	1affffce 	bne	4000b81c <_svfiprintf_r+0x5c4>
4000b8e0:	e59d5008 	ldr	r5, [sp, #8]
4000b8e4:	e3150010 	tst	r5, #16
4000b8e8:	1a00022d 	bne	4000c1a4 <_svfiprintf_r+0xf4c>
4000b8ec:	e59d4008 	ldr	r4, [sp, #8]
4000b8f0:	e3140040 	tst	r4, #64	; 0x40
4000b8f4:	0a00022a 	beq	4000c1a4 <_svfiprintf_r+0xf4c>
4000b8f8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b8fc:	e1d540b0 	ldrh	r4, [r5]
4000b900:	e2855004 	add	r5, r5, #4
4000b904:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b908:	e3a05000 	mov	r5, #0
4000b90c:	eaffffc8 	b	4000b834 <_svfiprintf_r+0x5dc>
4000b910:	e59d4008 	ldr	r4, [sp, #8]
4000b914:	e3844010 	orr	r4, r4, #16
4000b918:	e58d4008 	str	r4, [sp, #8]
4000b91c:	e59d5008 	ldr	r5, [sp, #8]
4000b920:	e3150020 	tst	r5, #32
4000b924:	e58d0014 	str	r0, [sp, #20]
4000b928:	1afffefd 	bne	4000b524 <_svfiprintf_r+0x2cc>
4000b92c:	e59d5008 	ldr	r5, [sp, #8]
4000b930:	e3150010 	tst	r5, #16
4000b934:	1a000213 	bne	4000c188 <_svfiprintf_r+0xf30>
4000b938:	e59d4008 	ldr	r4, [sp, #8]
4000b93c:	e3140040 	tst	r4, #64	; 0x40
4000b940:	0a000210 	beq	4000c188 <_svfiprintf_r+0xf30>
4000b944:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b948:	e1d540b0 	ldrh	r4, [r5]
4000b94c:	e2855004 	add	r5, r5, #4
4000b950:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b954:	e3a03001 	mov	r3, #1
4000b958:	e3a05000 	mov	r5, #0
4000b95c:	eafffef7 	b	4000b540 <_svfiprintf_r+0x2e8>
4000b960:	e59d5008 	ldr	r5, [sp, #8]
4000b964:	e3855010 	orr	r5, r5, #16
4000b968:	e58d5008 	str	r5, [sp, #8]
4000b96c:	e59dc008 	ldr	ip, [sp, #8]
4000b970:	e21c3020 	ands	r3, ip, #32
4000b974:	e58d0014 	str	r0, [sp, #20]
4000b978:	1affff83 	bne	4000b78c <_svfiprintf_r+0x534>
4000b97c:	e59dc008 	ldr	ip, [sp, #8]
4000b980:	e21c2010 	ands	r2, ip, #16
4000b984:	0a00020c 	beq	4000c1bc <_svfiprintf_r+0xf64>
4000b988:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b98c:	e5954000 	ldr	r4, [r5]
4000b990:	e2855004 	add	r5, r5, #4
4000b994:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b998:	e3a05000 	mov	r5, #0
4000b99c:	eafffee7 	b	4000b540 <_svfiprintf_r+0x2e8>
4000b9a0:	e59dc008 	ldr	ip, [sp, #8]
4000b9a4:	e38cc010 	orr	ip, ip, #16
4000b9a8:	e58dc008 	str	ip, [sp, #8]
4000b9ac:	e59d4008 	ldr	r4, [sp, #8]
4000b9b0:	e3140020 	tst	r4, #32
4000b9b4:	e58d0014 	str	r0, [sp, #20]
4000b9b8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b9bc:	0a00003a 	beq	4000baac <_svfiprintf_r+0x854>
4000b9c0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b9c4:	e2851007 	add	r1, r5, #7
4000b9c8:	e3c11007 	bic	r1, r1, #7
4000b9cc:	e891000c 	ldm	r1, {r2, r3}
4000b9d0:	e2811008 	add	r1, r1, #8
4000b9d4:	e3520000 	cmp	r2, #0
4000b9d8:	e2d30000 	sbcs	r0, r3, #0
4000b9dc:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000b9e0:	e1a04002 	mov	r4, r2
4000b9e4:	e1a05003 	mov	r5, r3
4000b9e8:	ba000040 	blt	4000baf0 <_svfiprintf_r+0x898>
4000b9ec:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000b9f0:	e3a03001 	mov	r3, #1
4000b9f4:	eafffed3 	b	4000b548 <_svfiprintf_r+0x2f0>
4000b9f8:	e2432030 	sub	r2, r3, #48	; 0x30
4000b9fc:	e3a00000 	mov	r0, #0
4000ba00:	e4d73001 	ldrb	r3, [r7], #1
4000ba04:	e0800100 	add	r0, r0, r0, lsl #2
4000ba08:	e0820080 	add	r0, r2, r0, lsl #1
4000ba0c:	e2432030 	sub	r2, r3, #48	; 0x30
4000ba10:	e3520009 	cmp	r2, #9
4000ba14:	9afffff9 	bls	4000ba00 <_svfiprintf_r+0x7a8>
4000ba18:	eafffe54 	b	4000b370 <_svfiprintf_r+0x118>
4000ba1c:	e59d4008 	ldr	r4, [sp, #8]
4000ba20:	e3140020 	tst	r4, #32
4000ba24:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000ba28:	1a0001f3 	bne	4000c1fc <_svfiprintf_r+0xfa4>
4000ba2c:	e59dc008 	ldr	ip, [sp, #8]
4000ba30:	e31c0010 	tst	ip, #16
4000ba34:	0a000201 	beq	4000c240 <_svfiprintf_r+0xfe8>
4000ba38:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000ba3c:	e59d5020 	ldr	r5, [sp, #32]
4000ba40:	e5943000 	ldr	r3, [r4]
4000ba44:	e2844004 	add	r4, r4, #4
4000ba48:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000ba4c:	e5835000 	str	r5, [r3]
4000ba50:	eafffe1d 	b	4000b2cc <_svfiprintf_r+0x74>
4000ba54:	e5d73000 	ldrb	r3, [r7]
4000ba58:	e353006c 	cmp	r3, #108	; 0x6c
4000ba5c:	059d4008 	ldreq	r4, [sp, #8]
4000ba60:	159d5008 	ldrne	r5, [sp, #8]
4000ba64:	e1a02007 	mov	r2, r7
4000ba68:	03844020 	orreq	r4, r4, #32
4000ba6c:	13855010 	orrne	r5, r5, #16
4000ba70:	02877001 	addeq	r7, r7, #1
4000ba74:	058d4008 	streq	r4, [sp, #8]
4000ba78:	05d23001 	ldrbeq	r3, [r2, #1]
4000ba7c:	158d5008 	strne	r5, [sp, #8]
4000ba80:	eafffe39 	b	4000b36c <_svfiprintf_r+0x114>
4000ba84:	e59dc008 	ldr	ip, [sp, #8]
4000ba88:	e38cc040 	orr	ip, ip, #64	; 0x40
4000ba8c:	e58dc008 	str	ip, [sp, #8]
4000ba90:	e5d73000 	ldrb	r3, [r7]
4000ba94:	eafffe34 	b	4000b36c <_svfiprintf_r+0x114>
4000ba98:	e59d4008 	ldr	r4, [sp, #8]
4000ba9c:	e3140020 	tst	r4, #32
4000baa0:	e58d0014 	str	r0, [sp, #20]
4000baa4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000baa8:	1affffc4 	bne	4000b9c0 <_svfiprintf_r+0x768>
4000baac:	e59dc008 	ldr	ip, [sp, #8]
4000bab0:	e31c0010 	tst	ip, #16
4000bab4:	1a0001cd 	bne	4000c1f0 <_svfiprintf_r+0xf98>
4000bab8:	e59d4008 	ldr	r4, [sp, #8]
4000babc:	e3140040 	tst	r4, #64	; 0x40
4000bac0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bac4:	0a0001ca 	beq	4000c1f4 <_svfiprintf_r+0xf9c>
4000bac8:	e1d540f0 	ldrsh	r4, [r5]
4000bacc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bad0:	e1a05fc4 	asr	r5, r4, #31
4000bad4:	e1a02004 	mov	r2, r4
4000bad8:	e1a03005 	mov	r3, r5
4000badc:	e28cc004 	add	ip, ip, #4
4000bae0:	e3520000 	cmp	r2, #0
4000bae4:	e2d30000 	sbcs	r0, r3, #0
4000bae8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000baec:	aaffffbe 	bge	4000b9ec <_svfiprintf_r+0x794>
4000baf0:	e3a0b02d 	mov	fp, #45	; 0x2d
4000baf4:	e2744000 	rsbs	r4, r4, #0
4000baf8:	e2e55000 	rsc	r5, r5, #0
4000bafc:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bb00:	e3a03001 	mov	r3, #1
4000bb04:	eafffe8f 	b	4000b548 <_svfiprintf_r+0x2f0>
4000bb08:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bb0c:	e5949000 	ldr	r9, [r4]
4000bb10:	e3a0b000 	mov	fp, #0
4000bb14:	e159000b 	cmp	r9, fp
4000bb18:	e58d0014 	str	r0, [sp, #20]
4000bb1c:	e2845004 	add	r5, r4, #4
4000bb20:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bb24:	0a0001e5 	beq	4000c2c0 <_svfiprintf_r+0x1068>
4000bb28:	e59dc00c 	ldr	ip, [sp, #12]
4000bb2c:	e35c0000 	cmp	ip, #0
4000bb30:	e1a00009 	mov	r0, r9
4000bb34:	ba0001bb 	blt	4000c228 <_svfiprintf_r+0xfd0>
4000bb38:	e1a0100b 	mov	r1, fp
4000bb3c:	e1a0200c 	mov	r2, ip
4000bb40:	ebfff8d3 	bl	40009e94 <memchr>
4000bb44:	e3500000 	cmp	r0, #0
4000bb48:	0a0001e4 	beq	4000c2e0 <_svfiprintf_r+0x1088>
4000bb4c:	e59d400c 	ldr	r4, [sp, #12]
4000bb50:	e0690000 	rsb	r0, r9, r0
4000bb54:	e58db00c 	str	fp, [sp, #12]
4000bb58:	e1540000 	cmp	r4, r0
4000bb5c:	a1a04000 	movge	r4, r0
4000bb60:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bb64:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bb68:	eafffe97 	b	4000b5cc <_svfiprintf_r+0x374>
4000bb6c:	e59dc008 	ldr	ip, [sp, #8]
4000bb70:	e38cc020 	orr	ip, ip, #32
4000bb74:	e58dc008 	str	ip, [sp, #8]
4000bb78:	e5d73000 	ldrb	r3, [r7]
4000bb7c:	eafffdfa 	b	4000b36c <_svfiprintf_r+0x114>
4000bb80:	e59d5008 	ldr	r5, [sp, #8]
4000bb84:	e3855080 	orr	r5, r5, #128	; 0x80
4000bb88:	e58d5008 	str	r5, [sp, #8]
4000bb8c:	e5d73000 	ldrb	r3, [r7]
4000bb90:	eafffdf5 	b	4000b36c <_svfiprintf_r+0x114>
4000bb94:	e5d73000 	ldrb	r3, [r7]
4000bb98:	e353002a 	cmp	r3, #42	; 0x2a
4000bb9c:	e2874001 	add	r4, r7, #1
4000bba0:	0a0001d3 	beq	4000c2f4 <_svfiprintf_r+0x109c>
4000bba4:	e2432030 	sub	r2, r3, #48	; 0x30
4000bba8:	e3520009 	cmp	r2, #9
4000bbac:	83a0c000 	movhi	ip, #0
4000bbb0:	81a07004 	movhi	r7, r4
4000bbb4:	858dc00c 	strhi	ip, [sp, #12]
4000bbb8:	8afffdec 	bhi	4000b370 <_svfiprintf_r+0x118>
4000bbbc:	e3a0c000 	mov	ip, #0
4000bbc0:	e4d43001 	ldrb	r3, [r4], #1
4000bbc4:	e08cc10c 	add	ip, ip, ip, lsl #2
4000bbc8:	e082c08c 	add	ip, r2, ip, lsl #1
4000bbcc:	e2432030 	sub	r2, r3, #48	; 0x30
4000bbd0:	e3520009 	cmp	r2, #9
4000bbd4:	9afffff9 	bls	4000bbc0 <_svfiprintf_r+0x968>
4000bbd8:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000bbdc:	e58dc00c 	str	ip, [sp, #12]
4000bbe0:	e1a07004 	mov	r7, r4
4000bbe4:	eafffde1 	b	4000b370 <_svfiprintf_r+0x118>
4000bbe8:	e3a03002 	mov	r3, #2
4000bbec:	eafffe53 	b	4000b540 <_svfiprintf_r+0x2e8>
4000bbf0:	e3530000 	cmp	r3, #0
4000bbf4:	e58d0014 	str	r0, [sp, #20]
4000bbf8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bbfc:	0a0000bd 	beq	4000bef8 <_svfiprintf_r+0xca0>
4000bc00:	e3a02000 	mov	r2, #0
4000bc04:	e3a04001 	mov	r4, #1
4000bc08:	e58d4010 	str	r4, [sp, #16]
4000bc0c:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000bc10:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000bc14:	e28d9058 	add	r9, sp, #88	; 0x58
4000bc18:	eaffff26 	b	4000b8b8 <_svfiprintf_r+0x660>
4000bc1c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bc20:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bc24:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000bc28:	e3530000 	cmp	r3, #0
4000bc2c:	0a000009 	beq	4000bc58 <_svfiprintf_r+0xa00>
4000bc30:	e2822001 	add	r2, r2, #1
4000bc34:	e3520007 	cmp	r2, #7
4000bc38:	e2811001 	add	r1, r1, #1
4000bc3c:	e28d0047 	add	r0, sp, #71	; 0x47
4000bc40:	e3a03001 	mov	r3, #1
4000bc44:	e8860009 	stm	r6, {r0, r3}
4000bc48:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bc4c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bc50:	d2866008 	addle	r6, r6, #8
4000bc54:	ca00010d 	bgt	4000c090 <_svfiprintf_r+0xe38>
4000bc58:	e59d301c 	ldr	r3, [sp, #28]
4000bc5c:	e3530000 	cmp	r3, #0
4000bc60:	0a000009 	beq	4000bc8c <_svfiprintf_r+0xa34>
4000bc64:	e2822001 	add	r2, r2, #1
4000bc68:	e3520007 	cmp	r2, #7
4000bc6c:	e2811002 	add	r1, r1, #2
4000bc70:	e28d0048 	add	r0, sp, #72	; 0x48
4000bc74:	e3a03002 	mov	r3, #2
4000bc78:	e8860009 	stm	r6, {r0, r3}
4000bc7c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bc80:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bc84:	d2866008 	addle	r6, r6, #8
4000bc88:	ca00010a 	bgt	4000c0b8 <_svfiprintf_r+0xe60>
4000bc8c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000bc90:	e3550080 	cmp	r5, #128	; 0x80
4000bc94:	0a0000a5 	beq	4000bf30 <_svfiprintf_r+0xcd8>
4000bc98:	e59dc00c 	ldr	ip, [sp, #12]
4000bc9c:	e064500c 	rsb	r5, r4, ip
4000bca0:	e3550000 	cmp	r5, #0
4000bca4:	da000038 	ble	4000bd8c <_svfiprintf_r+0xb34>
4000bca8:	e3550010 	cmp	r5, #16
4000bcac:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000c274 <_svfiprintf_r+0x101c>
4000bcb0:	d58d301c 	strle	r3, [sp, #28]
4000bcb4:	da000022 	ble	4000bd44 <_svfiprintf_r+0xaec>
4000bcb8:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000c274 <_svfiprintf_r+0x101c>
4000bcbc:	e58d400c 	str	r4, [sp, #12]
4000bcc0:	e1a00006 	mov	r0, r6
4000bcc4:	e58dc01c 	str	ip, [sp, #28]
4000bcc8:	e1a06005 	mov	r6, r5
4000bccc:	e3a0b010 	mov	fp, #16
4000bcd0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bcd4:	e59d5018 	ldr	r5, [sp, #24]
4000bcd8:	ea000002 	b	4000bce8 <_svfiprintf_r+0xa90>
4000bcdc:	e2466010 	sub	r6, r6, #16
4000bce0:	e3560010 	cmp	r6, #16
4000bce4:	da000013 	ble	4000bd38 <_svfiprintf_r+0xae0>
4000bce8:	e2822001 	add	r2, r2, #1
4000bcec:	e3520007 	cmp	r2, #7
4000bcf0:	e2811010 	add	r1, r1, #16
4000bcf4:	e8800900 	stm	r0, {r8, fp}
4000bcf8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bcfc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bd00:	d2800008 	addle	r0, r0, #8
4000bd04:	dafffff4 	ble	4000bcdc <_svfiprintf_r+0xa84>
4000bd08:	e1a00004 	mov	r0, r4
4000bd0c:	e1a01005 	mov	r1, r5
4000bd10:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bd14:	ebfffce4 	bl	4000b0ac <__ssprint_r>
4000bd18:	e3500000 	cmp	r0, #0
4000bd1c:	1a00007b 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000bd20:	e2466010 	sub	r6, r6, #16
4000bd24:	e3560010 	cmp	r6, #16
4000bd28:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bd2c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bd30:	e28d0080 	add	r0, sp, #128	; 0x80
4000bd34:	caffffeb 	bgt	4000bce8 <_svfiprintf_r+0xa90>
4000bd38:	e59d400c 	ldr	r4, [sp, #12]
4000bd3c:	e1a05006 	mov	r5, r6
4000bd40:	e1a06000 	mov	r6, r0
4000bd44:	e2822001 	add	r2, r2, #1
4000bd48:	e59d301c 	ldr	r3, [sp, #28]
4000bd4c:	e3520007 	cmp	r2, #7
4000bd50:	e0811005 	add	r1, r1, r5
4000bd54:	e8860028 	stm	r6, {r3, r5}
4000bd58:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bd5c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bd60:	d2866008 	addle	r6, r6, #8
4000bd64:	da000008 	ble	4000bd8c <_svfiprintf_r+0xb34>
4000bd68:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bd6c:	e59d1018 	ldr	r1, [sp, #24]
4000bd70:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bd74:	ebfffccc 	bl	4000b0ac <__ssprint_r>
4000bd78:	e3500000 	cmp	r0, #0
4000bd7c:	1a000063 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000bd80:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bd84:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bd88:	e28d6080 	add	r6, sp, #128	; 0x80
4000bd8c:	e2822001 	add	r2, r2, #1
4000bd90:	e3520007 	cmp	r2, #7
4000bd94:	e0811004 	add	r1, r1, r4
4000bd98:	e5869000 	str	r9, [r6]
4000bd9c:	e5864004 	str	r4, [r6, #4]
4000bda0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bda4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bda8:	d2866008 	addle	r6, r6, #8
4000bdac:	ca00009f 	bgt	4000c030 <_svfiprintf_r+0xdd8>
4000bdb0:	e59d4008 	ldr	r4, [sp, #8]
4000bdb4:	e3140004 	tst	r4, #4
4000bdb8:	0a00002f 	beq	4000be7c <_svfiprintf_r+0xc24>
4000bdbc:	e59d5014 	ldr	r5, [sp, #20]
4000bdc0:	e59dc010 	ldr	ip, [sp, #16]
4000bdc4:	e06c4005 	rsb	r4, ip, r5
4000bdc8:	e3540000 	cmp	r4, #0
4000bdcc:	da00002a 	ble	4000be7c <_svfiprintf_r+0xc24>
4000bdd0:	e3540010 	cmp	r4, #16
4000bdd4:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000c268 <_svfiprintf_r+0x1010>
4000bdd8:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bddc:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000bde0:	da00001d 	ble	4000be5c <_svfiprintf_r+0xc04>
4000bde4:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000c268 <_svfiprintf_r+0x1010>
4000bde8:	e3a05010 	mov	r5, #16
4000bdec:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000bdf0:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000bdf4:	e59db018 	ldr	fp, [sp, #24]
4000bdf8:	ea000002 	b	4000be08 <_svfiprintf_r+0xbb0>
4000bdfc:	e2444010 	sub	r4, r4, #16
4000be00:	e3540010 	cmp	r4, #16
4000be04:	da000014 	ble	4000be5c <_svfiprintf_r+0xc04>
4000be08:	e2833001 	add	r3, r3, #1
4000be0c:	e3530007 	cmp	r3, #7
4000be10:	e2811010 	add	r1, r1, #16
4000be14:	e586a000 	str	sl, [r6]
4000be18:	e5865004 	str	r5, [r6, #4]
4000be1c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000be20:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000be24:	d2866008 	addle	r6, r6, #8
4000be28:	dafffff3 	ble	4000bdfc <_svfiprintf_r+0xba4>
4000be2c:	e1a00009 	mov	r0, r9
4000be30:	e1a0100b 	mov	r1, fp
4000be34:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be38:	ebfffc9b 	bl	4000b0ac <__ssprint_r>
4000be3c:	e3500000 	cmp	r0, #0
4000be40:	1a000032 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000be44:	e2444010 	sub	r4, r4, #16
4000be48:	e3540010 	cmp	r4, #16
4000be4c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000be50:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000be54:	e28d6080 	add	r6, sp, #128	; 0x80
4000be58:	caffffea 	bgt	4000be08 <_svfiprintf_r+0xbb0>
4000be5c:	e2833001 	add	r3, r3, #1
4000be60:	e3530007 	cmp	r3, #7
4000be64:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000be68:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000be6c:	e0811004 	add	r1, r1, r4
4000be70:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000be74:	e8860018 	stm	r6, {r3, r4}
4000be78:	ca0000b5 	bgt	4000c154 <_svfiprintf_r+0xefc>
4000be7c:	e28d5010 	add	r5, sp, #16
4000be80:	e59d4020 	ldr	r4, [sp, #32]
4000be84:	e8951020 	ldm	r5, {r5, ip}
4000be88:	e155000c 	cmp	r5, ip
4000be8c:	a0844005 	addge	r4, r4, r5
4000be90:	b084400c 	addlt	r4, r4, ip
4000be94:	e3510000 	cmp	r1, #0
4000be98:	e58d4020 	str	r4, [sp, #32]
4000be9c:	1a00006c 	bne	4000c054 <_svfiprintf_r+0xdfc>
4000bea0:	e3a03000 	mov	r3, #0
4000bea4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bea8:	e5d73000 	ldrb	r3, [r7]
4000beac:	e3530000 	cmp	r3, #0
4000beb0:	13530025 	cmpne	r3, #37	; 0x25
4000beb4:	e28d6080 	add	r6, sp, #128	; 0x80
4000beb8:	1afffd07 	bne	4000b2dc <_svfiprintf_r+0x84>
4000bebc:	e1a04007 	mov	r4, r7
4000bec0:	eafffd1c 	b	4000b338 <_svfiprintf_r+0xe0>
4000bec4:	e3530000 	cmp	r3, #0
4000bec8:	11a04002 	movne	r4, r2
4000becc:	128d9080 	addne	r9, sp, #128	; 0x80
4000bed0:	1afffdbd 	bne	4000b5cc <_svfiprintf_r+0x374>
4000bed4:	e59dc008 	ldr	ip, [sp, #8]
4000bed8:	e31c0001 	tst	ip, #1
4000bedc:	13a03030 	movne	r3, #48	; 0x30
4000bee0:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000bee4:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000bee8:	128d907f 	addne	r9, sp, #127	; 0x7f
4000beec:	01a04003 	moveq	r4, r3
4000bef0:	028d9080 	addeq	r9, sp, #128	; 0x80
4000bef4:	eafffdb4 	b	4000b5cc <_svfiprintf_r+0x374>
4000bef8:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000befc:	e3530000 	cmp	r3, #0
4000bf00:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000bf04:	159d1018 	ldrne	r1, [sp, #24]
4000bf08:	128d204c 	addne	r2, sp, #76	; 0x4c
4000bf0c:	1bfffc66 	blne	4000b0ac <__ssprint_r>
4000bf10:	e59d4018 	ldr	r4, [sp, #24]
4000bf14:	e1d430bc 	ldrh	r3, [r4, #12]
4000bf18:	e59d0020 	ldr	r0, [sp, #32]
4000bf1c:	e3130040 	tst	r3, #64	; 0x40
4000bf20:	13e00000 	mvnne	r0, #0
4000bf24:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000bf28:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bf2c:	e12fff1e 	bx	lr
4000bf30:	e28d3010 	add	r3, sp, #16
4000bf34:	e8931008 	ldm	r3, {r3, ip}
4000bf38:	e063500c 	rsb	r5, r3, ip
4000bf3c:	e3550000 	cmp	r5, #0
4000bf40:	daffff54 	ble	4000bc98 <_svfiprintf_r+0xa40>
4000bf44:	e3550010 	cmp	r5, #16
4000bf48:	d59fc324 	ldrle	ip, [pc, #804]	; 4000c274 <_svfiprintf_r+0x101c>
4000bf4c:	d58dc01c 	strle	ip, [sp, #28]
4000bf50:	da000022 	ble	4000bfe0 <_svfiprintf_r+0xd88>
4000bf54:	e59f3318 	ldr	r3, [pc, #792]	; 4000c274 <_svfiprintf_r+0x101c>
4000bf58:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000bf5c:	e1a00006 	mov	r0, r6
4000bf60:	e58d301c 	str	r3, [sp, #28]
4000bf64:	e1a06005 	mov	r6, r5
4000bf68:	e3a0b010 	mov	fp, #16
4000bf6c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bf70:	e59d5018 	ldr	r5, [sp, #24]
4000bf74:	ea000002 	b	4000bf84 <_svfiprintf_r+0xd2c>
4000bf78:	e2466010 	sub	r6, r6, #16
4000bf7c:	e3560010 	cmp	r6, #16
4000bf80:	da000013 	ble	4000bfd4 <_svfiprintf_r+0xd7c>
4000bf84:	e2822001 	add	r2, r2, #1
4000bf88:	e3520007 	cmp	r2, #7
4000bf8c:	e2811010 	add	r1, r1, #16
4000bf90:	e8800900 	stm	r0, {r8, fp}
4000bf94:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bf98:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bf9c:	d2800008 	addle	r0, r0, #8
4000bfa0:	dafffff4 	ble	4000bf78 <_svfiprintf_r+0xd20>
4000bfa4:	e1a00004 	mov	r0, r4
4000bfa8:	e1a01005 	mov	r1, r5
4000bfac:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bfb0:	ebfffc3d 	bl	4000b0ac <__ssprint_r>
4000bfb4:	e3500000 	cmp	r0, #0
4000bfb8:	1affffd4 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000bfbc:	e2466010 	sub	r6, r6, #16
4000bfc0:	e3560010 	cmp	r6, #16
4000bfc4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bfc8:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bfcc:	e28d0080 	add	r0, sp, #128	; 0x80
4000bfd0:	caffffeb 	bgt	4000bf84 <_svfiprintf_r+0xd2c>
4000bfd4:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000bfd8:	e1a05006 	mov	r5, r6
4000bfdc:	e1a06000 	mov	r6, r0
4000bfe0:	e2822001 	add	r2, r2, #1
4000bfe4:	e59dc01c 	ldr	ip, [sp, #28]
4000bfe8:	e3520007 	cmp	r2, #7
4000bfec:	e0811005 	add	r1, r1, r5
4000bff0:	e586c000 	str	ip, [r6]
4000bff4:	e5865004 	str	r5, [r6, #4]
4000bff8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bffc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c000:	d2866008 	addle	r6, r6, #8
4000c004:	daffff23 	ble	4000bc98 <_svfiprintf_r+0xa40>
4000c008:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c00c:	e59d1018 	ldr	r1, [sp, #24]
4000c010:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c014:	ebfffc24 	bl	4000b0ac <__ssprint_r>
4000c018:	e3500000 	cmp	r0, #0
4000c01c:	1affffbb 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c020:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c024:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c028:	e28d6080 	add	r6, sp, #128	; 0x80
4000c02c:	eaffff19 	b	4000bc98 <_svfiprintf_r+0xa40>
4000c030:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c034:	e59d1018 	ldr	r1, [sp, #24]
4000c038:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c03c:	ebfffc1a 	bl	4000b0ac <__ssprint_r>
4000c040:	e3500000 	cmp	r0, #0
4000c044:	1affffb1 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c048:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c04c:	e28d6080 	add	r6, sp, #128	; 0x80
4000c050:	eaffff56 	b	4000bdb0 <_svfiprintf_r+0xb58>
4000c054:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c058:	e59d1018 	ldr	r1, [sp, #24]
4000c05c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c060:	ebfffc11 	bl	4000b0ac <__ssprint_r>
4000c064:	e3500000 	cmp	r0, #0
4000c068:	0affff8c 	beq	4000bea0 <_svfiprintf_r+0xc48>
4000c06c:	eaffffa7 	b	4000bf10 <_svfiprintf_r+0xcb8>
4000c070:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c074:	e59d1018 	ldr	r1, [sp, #24]
4000c078:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c07c:	ebfffc0a 	bl	4000b0ac <__ssprint_r>
4000c080:	e3500000 	cmp	r0, #0
4000c084:	1affffa1 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c088:	e28d6080 	add	r6, sp, #128	; 0x80
4000c08c:	eafffca6 	b	4000b32c <_svfiprintf_r+0xd4>
4000c090:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c094:	e59d1018 	ldr	r1, [sp, #24]
4000c098:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c09c:	ebfffc02 	bl	4000b0ac <__ssprint_r>
4000c0a0:	e3500000 	cmp	r0, #0
4000c0a4:	1affff99 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c0a8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c0ac:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c0b0:	e28d6080 	add	r6, sp, #128	; 0x80
4000c0b4:	eafffee7 	b	4000bc58 <_svfiprintf_r+0xa00>
4000c0b8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c0bc:	e59d1018 	ldr	r1, [sp, #24]
4000c0c0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0c4:	ebfffbf8 	bl	4000b0ac <__ssprint_r>
4000c0c8:	e3500000 	cmp	r0, #0
4000c0cc:	1affff8f 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c0d0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c0d4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c0d8:	e28d6080 	add	r6, sp, #128	; 0x80
4000c0dc:	eafffeea 	b	4000bc8c <_svfiprintf_r+0xa34>
4000c0e0:	e3550000 	cmp	r5, #0
4000c0e4:	03540009 	cmpeq	r4, #9
4000c0e8:	9a000021 	bls	4000c174 <_svfiprintf_r+0xf1c>
4000c0ec:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000c0f0:	e58d6010 	str	r6, [sp, #16]
4000c0f4:	e1a0600c 	mov	r6, ip
4000c0f8:	e1a00004 	mov	r0, r4
4000c0fc:	e1a01005 	mov	r1, r5
4000c100:	e3a0200a 	mov	r2, #10
4000c104:	e3a03000 	mov	r3, #0
4000c108:	eb00069a 	bl	4000db78 <__aeabi_uldivmod>
4000c10c:	e2822030 	add	r2, r2, #48	; 0x30
4000c110:	e5c62000 	strb	r2, [r6]
4000c114:	e1a00004 	mov	r0, r4
4000c118:	e1a01005 	mov	r1, r5
4000c11c:	e3a0200a 	mov	r2, #10
4000c120:	e3a03000 	mov	r3, #0
4000c124:	eb000693 	bl	4000db78 <__aeabi_uldivmod>
4000c128:	e1a04000 	mov	r4, r0
4000c12c:	e1a05001 	mov	r5, r1
4000c130:	e194c005 	orrs	ip, r4, r5
4000c134:	e1a09006 	mov	r9, r6
4000c138:	e2466001 	sub	r6, r6, #1
4000c13c:	1affffed 	bne	4000c0f8 <_svfiprintf_r+0xea0>
4000c140:	e59d6010 	ldr	r6, [sp, #16]
4000c144:	eafffd1e 	b	4000b5c4 <_svfiprintf_r+0x36c>
4000c148:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c14c:	e5d73000 	ldrb	r3, [r7]
4000c150:	eafffc85 	b	4000b36c <_svfiprintf_r+0x114>
4000c154:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c158:	e59d1018 	ldr	r1, [sp, #24]
4000c15c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c160:	ebfffbd1 	bl	4000b0ac <__ssprint_r>
4000c164:	e3500000 	cmp	r0, #0
4000c168:	1affff68 	bne	4000bf10 <_svfiprintf_r+0xcb8>
4000c16c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c170:	eaffff41 	b	4000be7c <_svfiprintf_r+0xc24>
4000c174:	e2844030 	add	r4, r4, #48	; 0x30
4000c178:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000c17c:	e28d907f 	add	r9, sp, #127	; 0x7f
4000c180:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000c184:	eafffd10 	b	4000b5cc <_svfiprintf_r+0x374>
4000c188:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c18c:	e59c4000 	ldr	r4, [ip]
4000c190:	e28cc004 	add	ip, ip, #4
4000c194:	e3a03001 	mov	r3, #1
4000c198:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c19c:	e3a05000 	mov	r5, #0
4000c1a0:	eafffce6 	b	4000b540 <_svfiprintf_r+0x2e8>
4000c1a4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c1a8:	e59c4000 	ldr	r4, [ip]
4000c1ac:	e28cc004 	add	ip, ip, #4
4000c1b0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c1b4:	e3a05000 	mov	r5, #0
4000c1b8:	eafffd9d 	b	4000b834 <_svfiprintf_r+0x5dc>
4000c1bc:	e59dc008 	ldr	ip, [sp, #8]
4000c1c0:	e21c3040 	ands	r3, ip, #64	; 0x40
4000c1c4:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000c1c8:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000c1cc:	11d540b0 	ldrhne	r4, [r5]
4000c1d0:	059c4000 	ldreq	r4, [ip]
4000c1d4:	12855004 	addne	r5, r5, #4
4000c1d8:	028cc004 	addeq	ip, ip, #4
4000c1dc:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000c1e0:	11a03002 	movne	r3, r2
4000c1e4:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000c1e8:	e3a05000 	mov	r5, #0
4000c1ec:	eafffcd3 	b	4000b540 <_svfiprintf_r+0x2e8>
4000c1f0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c1f4:	e5954000 	ldr	r4, [r5]
4000c1f8:	eafffe33 	b	4000bacc <_svfiprintf_r+0x874>
4000c1fc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c200:	e59d4020 	ldr	r4, [sp, #32]
4000c204:	e5951000 	ldr	r1, [r5]
4000c208:	e1a05fc4 	asr	r5, r4, #31
4000c20c:	e1a03005 	mov	r3, r5
4000c210:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c214:	e1a02004 	mov	r2, r4
4000c218:	e2855004 	add	r5, r5, #4
4000c21c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c220:	e881000c 	stm	r1, {r2, r3}
4000c224:	eafffc28 	b	4000b2cc <_svfiprintf_r+0x74>
4000c228:	e58db00c 	str	fp, [sp, #12]
4000c22c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c230:	ebffe66a 	bl	40005be0 <strlen>
4000c234:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c238:	e1a04000 	mov	r4, r0
4000c23c:	eafffce2 	b	4000b5cc <_svfiprintf_r+0x374>
4000c240:	e59dc008 	ldr	ip, [sp, #8]
4000c244:	e31c0040 	tst	ip, #64	; 0x40
4000c248:	0a000015 	beq	4000c2a4 <_svfiprintf_r+0x104c>
4000c24c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c250:	e59d5020 	ldr	r5, [sp, #32]
4000c254:	e5943000 	ldr	r3, [r4]
4000c258:	e2844004 	add	r4, r4, #4
4000c25c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c260:	e1c350b0 	strh	r5, [r3]
4000c264:	eafffc18 	b	4000b2cc <_svfiprintf_r+0x74>
4000c268:	40016ac8 	andmi	r6, r1, r8, asr #21
4000c26c:	40016d58 	andmi	r6, r1, r8, asr sp
4000c270:	40016d44 	andmi	r6, r1, r4, asr #26
4000c274:	40016ad8 	ldrdmi	r6, [r1], -r8
4000c278:	40016d6c 	andmi	r6, r1, ip, ror #26
4000c27c:	e3a01040 	mov	r1, #64	; 0x40
4000c280:	ebfff538 	bl	40009768 <_malloc_r>
4000c284:	e3500000 	cmp	r0, #0
4000c288:	e5840000 	str	r0, [r4]
4000c28c:	e5840010 	str	r0, [r4, #16]
4000c290:	0a000023 	beq	4000c324 <_svfiprintf_r+0x10cc>
4000c294:	e59dc018 	ldr	ip, [sp, #24]
4000c298:	e3a03040 	mov	r3, #64	; 0x40
4000c29c:	e58c3014 	str	r3, [ip, #20]
4000c2a0:	eafffbf9 	b	4000b28c <_svfiprintf_r+0x34>
4000c2a4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c2a8:	e59d4020 	ldr	r4, [sp, #32]
4000c2ac:	e59c3000 	ldr	r3, [ip]
4000c2b0:	e28cc004 	add	ip, ip, #4
4000c2b4:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c2b8:	e5834000 	str	r4, [r3]
4000c2bc:	eafffc02 	b	4000b2cc <_svfiprintf_r+0x74>
4000c2c0:	e59d400c 	ldr	r4, [sp, #12]
4000c2c4:	e3540006 	cmp	r4, #6
4000c2c8:	23a04006 	movcs	r4, #6
4000c2cc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c2d0:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000c2d4:	e58d5010 	str	r5, [sp, #16]
4000c2d8:	e51f9068 	ldr	r9, [pc, #-104]	; 4000c278 <_svfiprintf_r+0x1020>
4000c2dc:	eafffd75 	b	4000b8b8 <_svfiprintf_r+0x660>
4000c2e0:	e59d400c 	ldr	r4, [sp, #12]
4000c2e4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c2e8:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c2ec:	e58d000c 	str	r0, [sp, #12]
4000c2f0:	eafffcb5 	b	4000b5cc <_svfiprintf_r+0x374>
4000c2f4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c2f8:	e5955000 	ldr	r5, [r5]
4000c2fc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c300:	e3550000 	cmp	r5, #0
4000c304:	e5d73001 	ldrb	r3, [r7, #1]
4000c308:	e28c2004 	add	r2, ip, #4
4000c30c:	e1a07004 	mov	r7, r4
4000c310:	b3e04000 	mvnlt	r4, #0
4000c314:	e58d500c 	str	r5, [sp, #12]
4000c318:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000c31c:	b58d400c 	strlt	r4, [sp, #12]
4000c320:	eafffc11 	b	4000b36c <_svfiprintf_r+0x114>
4000c324:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000c328:	e3a0300c 	mov	r3, #12
4000c32c:	e5853000 	str	r3, [r5]
4000c330:	e3e00000 	mvn	r0, #0
4000c334:	eafffefa 	b	4000bf24 <_svfiprintf_r+0xccc>

4000c338 <_calloc_r>:
4000c338:	e92d4010 	push	{r4, lr}
4000c33c:	e0010192 	mul	r1, r2, r1
4000c340:	ebfff508 	bl	40009768 <_malloc_r>
4000c344:	e2504000 	subs	r4, r0, #0
4000c348:	0a00000b 	beq	4000c37c <_calloc_r+0x44>
4000c34c:	e5142004 	ldr	r2, [r4, #-4]
4000c350:	e3c22003 	bic	r2, r2, #3
4000c354:	e2422004 	sub	r2, r2, #4
4000c358:	e3520024 	cmp	r2, #36	; 0x24
4000c35c:	8a000017 	bhi	4000c3c0 <_calloc_r+0x88>
4000c360:	e3520013 	cmp	r2, #19
4000c364:	91a03004 	movls	r3, r4
4000c368:	8a000006 	bhi	4000c388 <_calloc_r+0x50>
4000c36c:	e3a02000 	mov	r2, #0
4000c370:	e5832000 	str	r2, [r3]
4000c374:	e5832004 	str	r2, [r3, #4]
4000c378:	e5832008 	str	r2, [r3, #8]
4000c37c:	e1a00004 	mov	r0, r4
4000c380:	e8bd4010 	pop	{r4, lr}
4000c384:	e12fff1e 	bx	lr
4000c388:	e3a03000 	mov	r3, #0
4000c38c:	e352001b 	cmp	r2, #27
4000c390:	e5843000 	str	r3, [r4]
4000c394:	e5843004 	str	r3, [r4, #4]
4000c398:	92843008 	addls	r3, r4, #8
4000c39c:	9afffff2 	bls	4000c36c <_calloc_r+0x34>
4000c3a0:	e3520024 	cmp	r2, #36	; 0x24
4000c3a4:	e5843008 	str	r3, [r4, #8]
4000c3a8:	e584300c 	str	r3, [r4, #12]
4000c3ac:	05843010 	streq	r3, [r4, #16]
4000c3b0:	05843014 	streq	r3, [r4, #20]
4000c3b4:	12843010 	addne	r3, r4, #16
4000c3b8:	02843018 	addeq	r3, r4, #24
4000c3bc:	eaffffea 	b	4000c36c <_calloc_r+0x34>
4000c3c0:	e3a01000 	mov	r1, #0
4000c3c4:	eb00012a 	bl	4000c874 <memset>
4000c3c8:	e1a00004 	mov	r0, r4
4000c3cc:	e8bd4010 	pop	{r4, lr}
4000c3d0:	e12fff1e 	bx	lr

4000c3d4 <_malloc_trim_r>:
4000c3d4:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c3d8:	e59f50e8 	ldr	r5, [pc, #232]	; 4000c4c8 <_malloc_trim_r+0xf4>
4000c3dc:	e1a07001 	mov	r7, r1
4000c3e0:	e1a04000 	mov	r4, r0
4000c3e4:	ebfff72b 	bl	4000a098 <__malloc_lock>
4000c3e8:	e5953008 	ldr	r3, [r5, #8]
4000c3ec:	e5936004 	ldr	r6, [r3, #4]
4000c3f0:	e3c66003 	bic	r6, r6, #3
4000c3f4:	e0677006 	rsb	r7, r7, r6
4000c3f8:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000c3fc:	e287700f 	add	r7, r7, #15
4000c400:	e1a07627 	lsr	r7, r7, #12
4000c404:	e2477001 	sub	r7, r7, #1
4000c408:	e1a07607 	lsl	r7, r7, #12
4000c40c:	e3570a01 	cmp	r7, #4096	; 0x1000
4000c410:	ba000006 	blt	4000c430 <_malloc_trim_r+0x5c>
4000c414:	e1a00004 	mov	r0, r4
4000c418:	e3a01000 	mov	r1, #0
4000c41c:	ebfffa85 	bl	4000ae38 <_sbrk_r>
4000c420:	e5953008 	ldr	r3, [r5, #8]
4000c424:	e0833006 	add	r3, r3, r6
4000c428:	e1500003 	cmp	r0, r3
4000c42c:	0a000004 	beq	4000c444 <_malloc_trim_r+0x70>
4000c430:	e1a00004 	mov	r0, r4
4000c434:	ebfff718 	bl	4000a09c <__malloc_unlock>
4000c438:	e3a00000 	mov	r0, #0
4000c43c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c440:	e12fff1e 	bx	lr
4000c444:	e1a00004 	mov	r0, r4
4000c448:	e2671000 	rsb	r1, r7, #0
4000c44c:	ebfffa79 	bl	4000ae38 <_sbrk_r>
4000c450:	e3700001 	cmn	r0, #1
4000c454:	0a00000c 	beq	4000c48c <_malloc_trim_r+0xb8>
4000c458:	e59f306c 	ldr	r3, [pc, #108]	; 4000c4cc <_malloc_trim_r+0xf8>
4000c45c:	e5951008 	ldr	r1, [r5, #8]
4000c460:	e5932000 	ldr	r2, [r3]
4000c464:	e0676006 	rsb	r6, r7, r6
4000c468:	e3866001 	orr	r6, r6, #1
4000c46c:	e1a00004 	mov	r0, r4
4000c470:	e0677002 	rsb	r7, r7, r2
4000c474:	e5816004 	str	r6, [r1, #4]
4000c478:	e5837000 	str	r7, [r3]
4000c47c:	ebfff706 	bl	4000a09c <__malloc_unlock>
4000c480:	e3a00001 	mov	r0, #1
4000c484:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c488:	e12fff1e 	bx	lr
4000c48c:	e1a00004 	mov	r0, r4
4000c490:	e3a01000 	mov	r1, #0
4000c494:	ebfffa67 	bl	4000ae38 <_sbrk_r>
4000c498:	e5953008 	ldr	r3, [r5, #8]
4000c49c:	e0632000 	rsb	r2, r3, r0
4000c4a0:	e352000f 	cmp	r2, #15
4000c4a4:	daffffe1 	ble	4000c430 <_malloc_trim_r+0x5c>
4000c4a8:	e59f1020 	ldr	r1, [pc, #32]	; 4000c4d0 <_malloc_trim_r+0xfc>
4000c4ac:	e591c000 	ldr	ip, [r1]
4000c4b0:	e59f1014 	ldr	r1, [pc, #20]	; 4000c4cc <_malloc_trim_r+0xf8>
4000c4b4:	e3822001 	orr	r2, r2, #1
4000c4b8:	e06c0000 	rsb	r0, ip, r0
4000c4bc:	e5832004 	str	r2, [r3, #4]
4000c4c0:	e5810000 	str	r0, [r1]
4000c4c4:	eaffffd9 	b	4000c430 <_malloc_trim_r+0x5c>
4000c4c8:	4001752c 	andmi	r7, r1, ip, lsr #10
4000c4cc:	40017a28 	andmi	r7, r1, r8, lsr #20
4000c4d0:	40017934 	andmi	r7, r1, r4, lsr r9

4000c4d4 <_free_r>:
4000c4d4:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c4d8:	e2514000 	subs	r4, r1, #0
4000c4dc:	e1a06000 	mov	r6, r0
4000c4e0:	0a000046 	beq	4000c600 <_free_r+0x12c>
4000c4e4:	ebfff6eb 	bl	4000a098 <__malloc_lock>
4000c4e8:	e514e004 	ldr	lr, [r4, #-4]
4000c4ec:	e59f1238 	ldr	r1, [pc, #568]	; 4000c72c <_free_r+0x258>
4000c4f0:	e3ce3001 	bic	r3, lr, #1
4000c4f4:	e244c008 	sub	ip, r4, #8
4000c4f8:	e08c2003 	add	r2, ip, r3
4000c4fc:	e5910008 	ldr	r0, [r1, #8]
4000c500:	e5925004 	ldr	r5, [r2, #4]
4000c504:	e1500002 	cmp	r0, r2
4000c508:	e3c55003 	bic	r5, r5, #3
4000c50c:	0a00004a 	beq	4000c63c <_free_r+0x168>
4000c510:	e21ee001 	ands	lr, lr, #1
4000c514:	e5825004 	str	r5, [r2, #4]
4000c518:	13a0e000 	movne	lr, #0
4000c51c:	1a000009 	bne	4000c548 <_free_r+0x74>
4000c520:	e5144008 	ldr	r4, [r4, #-8]
4000c524:	e064c00c 	rsb	ip, r4, ip
4000c528:	e59c0008 	ldr	r0, [ip, #8]
4000c52c:	e2817008 	add	r7, r1, #8
4000c530:	e1500007 	cmp	r0, r7
4000c534:	e0833004 	add	r3, r3, r4
4000c538:	159c400c 	ldrne	r4, [ip, #12]
4000c53c:	1580400c 	strne	r4, [r0, #12]
4000c540:	15840008 	strne	r0, [r4, #8]
4000c544:	03a0e001 	moveq	lr, #1
4000c548:	e0820005 	add	r0, r2, r5
4000c54c:	e5900004 	ldr	r0, [r0, #4]
4000c550:	e3100001 	tst	r0, #1
4000c554:	1a000009 	bne	4000c580 <_free_r+0xac>
4000c558:	e35e0000 	cmp	lr, #0
4000c55c:	e5920008 	ldr	r0, [r2, #8]
4000c560:	e0833005 	add	r3, r3, r5
4000c564:	1a000002 	bne	4000c574 <_free_r+0xa0>
4000c568:	e59f41c0 	ldr	r4, [pc, #448]	; 4000c730 <_free_r+0x25c>
4000c56c:	e1500004 	cmp	r0, r4
4000c570:	0a000047 	beq	4000c694 <_free_r+0x1c0>
4000c574:	e592200c 	ldr	r2, [r2, #12]
4000c578:	e580200c 	str	r2, [r0, #12]
4000c57c:	e5820008 	str	r0, [r2, #8]
4000c580:	e3832001 	orr	r2, r3, #1
4000c584:	e35e0000 	cmp	lr, #0
4000c588:	e58c2004 	str	r2, [ip, #4]
4000c58c:	e78c3003 	str	r3, [ip, r3]
4000c590:	1a000018 	bne	4000c5f8 <_free_r+0x124>
4000c594:	e3530c02 	cmp	r3, #512	; 0x200
4000c598:	3a00001a 	bcc	4000c608 <_free_r+0x134>
4000c59c:	e1a024a3 	lsr	r2, r3, #9
4000c5a0:	e3520004 	cmp	r2, #4
4000c5a4:	8a000042 	bhi	4000c6b4 <_free_r+0x1e0>
4000c5a8:	e1a0e323 	lsr	lr, r3, #6
4000c5ac:	e28ee038 	add	lr, lr, #56	; 0x38
4000c5b0:	e1a0008e 	lsl	r0, lr, #1
4000c5b4:	e0810100 	add	r0, r1, r0, lsl #2
4000c5b8:	e5902008 	ldr	r2, [r0, #8]
4000c5bc:	e1520000 	cmp	r2, r0
4000c5c0:	e59f1164 	ldr	r1, [pc, #356]	; 4000c72c <_free_r+0x258>
4000c5c4:	0a000044 	beq	4000c6dc <_free_r+0x208>
4000c5c8:	e5921004 	ldr	r1, [r2, #4]
4000c5cc:	e3c11003 	bic	r1, r1, #3
4000c5d0:	e1530001 	cmp	r3, r1
4000c5d4:	2a000002 	bcs	4000c5e4 <_free_r+0x110>
4000c5d8:	e5922008 	ldr	r2, [r2, #8]
4000c5dc:	e1500002 	cmp	r0, r2
4000c5e0:	1afffff8 	bne	4000c5c8 <_free_r+0xf4>
4000c5e4:	e592300c 	ldr	r3, [r2, #12]
4000c5e8:	e58c300c 	str	r3, [ip, #12]
4000c5ec:	e58c2008 	str	r2, [ip, #8]
4000c5f0:	e583c008 	str	ip, [r3, #8]
4000c5f4:	e582c00c 	str	ip, [r2, #12]
4000c5f8:	e1a00006 	mov	r0, r6
4000c5fc:	ebfff6a6 	bl	4000a09c <__malloc_unlock>
4000c600:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c604:	e12fff1e 	bx	lr
4000c608:	e5912004 	ldr	r2, [r1, #4]
4000c60c:	e1a031a3 	lsr	r3, r3, #3
4000c610:	e1a00143 	asr	r0, r3, #2
4000c614:	e3a0e001 	mov	lr, #1
4000c618:	e182001e 	orr	r0, r2, lr, lsl r0
4000c61c:	e0813183 	add	r3, r1, r3, lsl #3
4000c620:	e5932008 	ldr	r2, [r3, #8]
4000c624:	e5810004 	str	r0, [r1, #4]
4000c628:	e58c2008 	str	r2, [ip, #8]
4000c62c:	e58c300c 	str	r3, [ip, #12]
4000c630:	e583c008 	str	ip, [r3, #8]
4000c634:	e582c00c 	str	ip, [r2, #12]
4000c638:	eaffffee 	b	4000c5f8 <_free_r+0x124>
4000c63c:	e31e0001 	tst	lr, #1
4000c640:	e0853003 	add	r3, r5, r3
4000c644:	1a000006 	bne	4000c664 <_free_r+0x190>
4000c648:	e5142008 	ldr	r2, [r4, #-8]
4000c64c:	e062c00c 	rsb	ip, r2, ip
4000c650:	e59c000c 	ldr	r0, [ip, #12]
4000c654:	e59ce008 	ldr	lr, [ip, #8]
4000c658:	e58e000c 	str	r0, [lr, #12]
4000c65c:	e580e008 	str	lr, [r0, #8]
4000c660:	e0833002 	add	r3, r3, r2
4000c664:	e59f20c8 	ldr	r2, [pc, #200]	; 4000c734 <_free_r+0x260>
4000c668:	e5920000 	ldr	r0, [r2]
4000c66c:	e3832001 	orr	r2, r3, #1
4000c670:	e1530000 	cmp	r3, r0
4000c674:	e58c2004 	str	r2, [ip, #4]
4000c678:	e581c008 	str	ip, [r1, #8]
4000c67c:	3affffdd 	bcc	4000c5f8 <_free_r+0x124>
4000c680:	e59f30b0 	ldr	r3, [pc, #176]	; 4000c738 <_free_r+0x264>
4000c684:	e1a00006 	mov	r0, r6
4000c688:	e5931000 	ldr	r1, [r3]
4000c68c:	ebffff50 	bl	4000c3d4 <_malloc_trim_r>
4000c690:	eaffffd8 	b	4000c5f8 <_free_r+0x124>
4000c694:	e3832001 	orr	r2, r3, #1
4000c698:	e581c014 	str	ip, [r1, #20]
4000c69c:	e581c010 	str	ip, [r1, #16]
4000c6a0:	e58c000c 	str	r0, [ip, #12]
4000c6a4:	e58c0008 	str	r0, [ip, #8]
4000c6a8:	e58c2004 	str	r2, [ip, #4]
4000c6ac:	e78c3003 	str	r3, [ip, r3]
4000c6b0:	eaffffd0 	b	4000c5f8 <_free_r+0x124>
4000c6b4:	e3520014 	cmp	r2, #20
4000c6b8:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000c6bc:	91a0008e 	lslls	r0, lr, #1
4000c6c0:	9affffbb 	bls	4000c5b4 <_free_r+0xe0>
4000c6c4:	e3520054 	cmp	r2, #84	; 0x54
4000c6c8:	8a00000a 	bhi	4000c6f8 <_free_r+0x224>
4000c6cc:	e1a0e623 	lsr	lr, r3, #12
4000c6d0:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000c6d4:	e1a0008e 	lsl	r0, lr, #1
4000c6d8:	eaffffb5 	b	4000c5b4 <_free_r+0xe0>
4000c6dc:	e5913004 	ldr	r3, [r1, #4]
4000c6e0:	e1a0e14e 	asr	lr, lr, #2
4000c6e4:	e3a00001 	mov	r0, #1
4000c6e8:	e1830e10 	orr	r0, r3, r0, lsl lr
4000c6ec:	e1a03002 	mov	r3, r2
4000c6f0:	e5810004 	str	r0, [r1, #4]
4000c6f4:	eaffffbb 	b	4000c5e8 <_free_r+0x114>
4000c6f8:	e3520f55 	cmp	r2, #340	; 0x154
4000c6fc:	91a0e7a3 	lsrls	lr, r3, #15
4000c700:	928ee077 	addls	lr, lr, #119	; 0x77
4000c704:	91a0008e 	lslls	r0, lr, #1
4000c708:	9affffa9 	bls	4000c5b4 <_free_r+0xe0>
4000c70c:	e59f0028 	ldr	r0, [pc, #40]	; 4000c73c <_free_r+0x268>
4000c710:	e1520000 	cmp	r2, r0
4000c714:	91a0e923 	lsrls	lr, r3, #18
4000c718:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000c71c:	91a0008e 	lslls	r0, lr, #1
4000c720:	83a000fc 	movhi	r0, #252	; 0xfc
4000c724:	83a0e07e 	movhi	lr, #126	; 0x7e
4000c728:	eaffffa1 	b	4000c5b4 <_free_r+0xe0>
4000c72c:	4001752c 	andmi	r7, r1, ip, lsr #10
4000c730:	40017534 	andmi	r7, r1, r4, lsr r5
4000c734:	40017938 	andmi	r7, r1, r8, lsr r9
4000c738:	40017a24 	andmi	r7, r1, r4, lsr #20
4000c73c:	00000554 	andeq	r0, r0, r4, asr r5

4000c740 <memmove>:
4000c740:	e1500001 	cmp	r0, r1
4000c744:	e92d00f0 	push	{r4, r5, r6, r7}
4000c748:	9a00000e 	bls	4000c788 <memmove+0x48>
4000c74c:	e081c002 	add	ip, r1, r2
4000c750:	e150000c 	cmp	r0, ip
4000c754:	2a00000b 	bcs	4000c788 <memmove+0x48>
4000c758:	e3520000 	cmp	r2, #0
4000c75c:	e0803002 	add	r3, r0, r2
4000c760:	e2422001 	sub	r2, r2, #1
4000c764:	0a000005 	beq	4000c780 <memmove+0x40>
4000c768:	e1a0100c 	mov	r1, ip
4000c76c:	e2422001 	sub	r2, r2, #1
4000c770:	e571c001 	ldrb	ip, [r1, #-1]!
4000c774:	e3720001 	cmn	r2, #1
4000c778:	e563c001 	strb	ip, [r3, #-1]!
4000c77c:	1afffffa 	bne	4000c76c <memmove+0x2c>
4000c780:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c784:	e12fff1e 	bx	lr
4000c788:	e352000f 	cmp	r2, #15
4000c78c:	8a000009 	bhi	4000c7b8 <memmove+0x78>
4000c790:	e1a03000 	mov	r3, r0
4000c794:	e3520000 	cmp	r2, #0
4000c798:	0afffff8 	beq	4000c780 <memmove+0x40>
4000c79c:	e0832002 	add	r2, r3, r2
4000c7a0:	e4d1c001 	ldrb	ip, [r1], #1
4000c7a4:	e4c3c001 	strb	ip, [r3], #1
4000c7a8:	e1530002 	cmp	r3, r2
4000c7ac:	1afffffb 	bne	4000c7a0 <memmove+0x60>
4000c7b0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c7b4:	e12fff1e 	bx	lr
4000c7b8:	e1803001 	orr	r3, r0, r1
4000c7bc:	e3130003 	tst	r3, #3
4000c7c0:	1a000027 	bne	4000c864 <memmove+0x124>
4000c7c4:	e2426010 	sub	r6, r2, #16
4000c7c8:	e1a06226 	lsr	r6, r6, #4
4000c7cc:	e0805206 	add	r5, r0, r6, lsl #4
4000c7d0:	e2855010 	add	r5, r5, #16
4000c7d4:	e1a0c001 	mov	ip, r1
4000c7d8:	e1a03000 	mov	r3, r0
4000c7dc:	e59c4000 	ldr	r4, [ip]
4000c7e0:	e5834000 	str	r4, [r3]
4000c7e4:	e59c4004 	ldr	r4, [ip, #4]
4000c7e8:	e5834004 	str	r4, [r3, #4]
4000c7ec:	e59c4008 	ldr	r4, [ip, #8]
4000c7f0:	e5834008 	str	r4, [r3, #8]
4000c7f4:	e59c400c 	ldr	r4, [ip, #12]
4000c7f8:	e2833010 	add	r3, r3, #16
4000c7fc:	e5034004 	str	r4, [r3, #-4]
4000c800:	e1530005 	cmp	r3, r5
4000c804:	e28cc010 	add	ip, ip, #16
4000c808:	1afffff3 	bne	4000c7dc <memmove+0x9c>
4000c80c:	e2863001 	add	r3, r6, #1
4000c810:	e202700f 	and	r7, r2, #15
4000c814:	e1a03203 	lsl	r3, r3, #4
4000c818:	e3570003 	cmp	r7, #3
4000c81c:	e0811003 	add	r1, r1, r3
4000c820:	e0803003 	add	r3, r0, r3
4000c824:	9a000010 	bls	4000c86c <memmove+0x12c>
4000c828:	e1a05001 	mov	r5, r1
4000c82c:	e1a04003 	mov	r4, r3
4000c830:	e1a0c007 	mov	ip, r7
4000c834:	e24cc004 	sub	ip, ip, #4
4000c838:	e4956004 	ldr	r6, [r5], #4
4000c83c:	e35c0003 	cmp	ip, #3
4000c840:	e4846004 	str	r6, [r4], #4
4000c844:	8afffffa 	bhi	4000c834 <memmove+0xf4>
4000c848:	e247c004 	sub	ip, r7, #4
4000c84c:	e3ccc003 	bic	ip, ip, #3
4000c850:	e28cc004 	add	ip, ip, #4
4000c854:	e083300c 	add	r3, r3, ip
4000c858:	e081100c 	add	r1, r1, ip
4000c85c:	e2022003 	and	r2, r2, #3
4000c860:	eaffffcb 	b	4000c794 <memmove+0x54>
4000c864:	e1a03000 	mov	r3, r0
4000c868:	eaffffcb 	b	4000c79c <memmove+0x5c>
4000c86c:	e1a02007 	mov	r2, r7
4000c870:	eaffffc7 	b	4000c794 <memmove+0x54>

4000c874 <memset>:
4000c874:	e3100003 	tst	r0, #3
4000c878:	e92d0070 	push	{r4, r5, r6}
4000c87c:	0a000037 	beq	4000c960 <memset+0xec>
4000c880:	e3520000 	cmp	r2, #0
4000c884:	e2422001 	sub	r2, r2, #1
4000c888:	0a000032 	beq	4000c958 <memset+0xe4>
4000c88c:	e201c0ff 	and	ip, r1, #255	; 0xff
4000c890:	e1a03000 	mov	r3, r0
4000c894:	ea000002 	b	4000c8a4 <memset+0x30>
4000c898:	e3520000 	cmp	r2, #0
4000c89c:	e2422001 	sub	r2, r2, #1
4000c8a0:	0a00002c 	beq	4000c958 <memset+0xe4>
4000c8a4:	e4c3c001 	strb	ip, [r3], #1
4000c8a8:	e3130003 	tst	r3, #3
4000c8ac:	1afffff9 	bne	4000c898 <memset+0x24>
4000c8b0:	e3520003 	cmp	r2, #3
4000c8b4:	9a000020 	bls	4000c93c <memset+0xc8>
4000c8b8:	e20140ff 	and	r4, r1, #255	; 0xff
4000c8bc:	e1844404 	orr	r4, r4, r4, lsl #8
4000c8c0:	e352000f 	cmp	r2, #15
4000c8c4:	e1844804 	orr	r4, r4, r4, lsl #16
4000c8c8:	9a000010 	bls	4000c910 <memset+0x9c>
4000c8cc:	e2426010 	sub	r6, r2, #16
4000c8d0:	e1a06226 	lsr	r6, r6, #4
4000c8d4:	e2835010 	add	r5, r3, #16
4000c8d8:	e0855206 	add	r5, r5, r6, lsl #4
4000c8dc:	e1a0c003 	mov	ip, r3
4000c8e0:	e58c4000 	str	r4, [ip]
4000c8e4:	e58c4004 	str	r4, [ip, #4]
4000c8e8:	e58c4008 	str	r4, [ip, #8]
4000c8ec:	e58c400c 	str	r4, [ip, #12]
4000c8f0:	e28cc010 	add	ip, ip, #16
4000c8f4:	e15c0005 	cmp	ip, r5
4000c8f8:	1afffff8 	bne	4000c8e0 <memset+0x6c>
4000c8fc:	e202200f 	and	r2, r2, #15
4000c900:	e2866001 	add	r6, r6, #1
4000c904:	e3520003 	cmp	r2, #3
4000c908:	e0833206 	add	r3, r3, r6, lsl #4
4000c90c:	9a00000a 	bls	4000c93c <memset+0xc8>
4000c910:	e1a05003 	mov	r5, r3
4000c914:	e1a0c002 	mov	ip, r2
4000c918:	e24cc004 	sub	ip, ip, #4
4000c91c:	e35c0003 	cmp	ip, #3
4000c920:	e4854004 	str	r4, [r5], #4
4000c924:	8afffffb 	bhi	4000c918 <memset+0xa4>
4000c928:	e242c004 	sub	ip, r2, #4
4000c92c:	e3ccc003 	bic	ip, ip, #3
4000c930:	e28cc004 	add	ip, ip, #4
4000c934:	e083300c 	add	r3, r3, ip
4000c938:	e2022003 	and	r2, r2, #3
4000c93c:	e3520000 	cmp	r2, #0
4000c940:	120110ff 	andne	r1, r1, #255	; 0xff
4000c944:	10832002 	addne	r2, r3, r2
4000c948:	0a000002 	beq	4000c958 <memset+0xe4>
4000c94c:	e4c31001 	strb	r1, [r3], #1
4000c950:	e1530002 	cmp	r3, r2
4000c954:	1afffffc 	bne	4000c94c <memset+0xd8>
4000c958:	e8bd0070 	pop	{r4, r5, r6}
4000c95c:	e12fff1e 	bx	lr
4000c960:	e1a03000 	mov	r3, r0
4000c964:	eaffffd1 	b	4000c8b0 <memset+0x3c>

4000c968 <_realloc_r>:
4000c968:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c96c:	e2514000 	subs	r4, r1, #0
4000c970:	e24dd00c 	sub	sp, sp, #12
4000c974:	e1a08002 	mov	r8, r2
4000c978:	e1a09000 	mov	r9, r0
4000c97c:	0a0000d1 	beq	4000ccc8 <_realloc_r+0x360>
4000c980:	ebfff5c4 	bl	4000a098 <__malloc_lock>
4000c984:	e288600b 	add	r6, r8, #11
4000c988:	e3560016 	cmp	r6, #22
4000c98c:	83c66007 	bichi	r6, r6, #7
4000c990:	93a02010 	movls	r2, #16
4000c994:	81a00fa6 	lsrhi	r0, r6, #31
4000c998:	91a06002 	movls	r6, r2
4000c99c:	93a00000 	movls	r0, #0
4000c9a0:	e5143004 	ldr	r3, [r4, #-4]
4000c9a4:	81a02006 	movhi	r2, r6
4000c9a8:	e1560008 	cmp	r6, r8
4000c9ac:	33800001 	orrcc	r0, r0, #1
4000c9b0:	e3500000 	cmp	r0, #0
4000c9b4:	e3c35003 	bic	r5, r3, #3
4000c9b8:	13a0300c 	movne	r3, #12
4000c9bc:	e2447008 	sub	r7, r4, #8
4000c9c0:	15893000 	strne	r3, [r9]
4000c9c4:	13a00000 	movne	r0, #0
4000c9c8:	1a000056 	bne	4000cb28 <_realloc_r+0x1c0>
4000c9cc:	e1550002 	cmp	r5, r2
4000c9d0:	aa000047 	bge	4000caf4 <_realloc_r+0x18c>
4000c9d4:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000ced0 <_realloc_r+0x568>
4000c9d8:	e59ac008 	ldr	ip, [sl, #8]
4000c9dc:	e0871005 	add	r1, r7, r5
4000c9e0:	e15c0001 	cmp	ip, r1
4000c9e4:	0a0000bc 	beq	4000ccdc <_realloc_r+0x374>
4000c9e8:	e591e004 	ldr	lr, [r1, #4]
4000c9ec:	e3ceb001 	bic	fp, lr, #1
4000c9f0:	e081b00b 	add	fp, r1, fp
4000c9f4:	e59bb004 	ldr	fp, [fp, #4]
4000c9f8:	e31b0001 	tst	fp, #1
4000c9fc:	11a01000 	movne	r1, r0
4000ca00:	0a000058 	beq	4000cb68 <_realloc_r+0x200>
4000ca04:	e3130001 	tst	r3, #1
4000ca08:	1a00008d 	bne	4000cc44 <_realloc_r+0x2dc>
4000ca0c:	e514b008 	ldr	fp, [r4, #-8]
4000ca10:	e06bb007 	rsb	fp, fp, r7
4000ca14:	e59b3004 	ldr	r3, [fp, #4]
4000ca18:	e3510000 	cmp	r1, #0
4000ca1c:	e3c33003 	bic	r3, r3, #3
4000ca20:	e0833005 	add	r3, r3, r5
4000ca24:	0a000059 	beq	4000cb90 <_realloc_r+0x228>
4000ca28:	e151000c 	cmp	r1, ip
4000ca2c:	e080c003 	add	ip, r0, r3
4000ca30:	0a0000de 	beq	4000cdb0 <_realloc_r+0x448>
4000ca34:	e15c0002 	cmp	ip, r2
4000ca38:	ba000054 	blt	4000cb90 <_realloc_r+0x228>
4000ca3c:	e2812008 	add	r2, r1, #8
4000ca40:	e892000c 	ldm	r2, {r2, r3}
4000ca44:	e582300c 	str	r3, [r2, #12]
4000ca48:	e5832008 	str	r2, [r3, #8]
4000ca4c:	e1a0700b 	mov	r7, fp
4000ca50:	e59b300c 	ldr	r3, [fp, #12]
4000ca54:	e5b71008 	ldr	r1, [r7, #8]!
4000ca58:	e2452004 	sub	r2, r5, #4
4000ca5c:	e3520024 	cmp	r2, #36	; 0x24
4000ca60:	e581300c 	str	r3, [r1, #12]
4000ca64:	e5831008 	str	r1, [r3, #8]
4000ca68:	8a00010a 	bhi	4000ce98 <_realloc_r+0x530>
4000ca6c:	e3520013 	cmp	r2, #19
4000ca70:	91a03007 	movls	r3, r7
4000ca74:	9a000014 	bls	4000cacc <_realloc_r+0x164>
4000ca78:	e5943000 	ldr	r3, [r4]
4000ca7c:	e58b3008 	str	r3, [fp, #8]
4000ca80:	e5943004 	ldr	r3, [r4, #4]
4000ca84:	e352001b 	cmp	r2, #27
4000ca88:	e58b300c 	str	r3, [fp, #12]
4000ca8c:	92844008 	addls	r4, r4, #8
4000ca90:	928b3010 	addls	r3, fp, #16
4000ca94:	9a00000c 	bls	4000cacc <_realloc_r+0x164>
4000ca98:	e5943008 	ldr	r3, [r4, #8]
4000ca9c:	e58b3010 	str	r3, [fp, #16]
4000caa0:	e594300c 	ldr	r3, [r4, #12]
4000caa4:	e58b3014 	str	r3, [fp, #20]
4000caa8:	e3520024 	cmp	r2, #36	; 0x24
4000caac:	05943010 	ldreq	r3, [r4, #16]
4000cab0:	058b3018 	streq	r3, [fp, #24]
4000cab4:	05942014 	ldreq	r2, [r4, #20]
4000cab8:	058b201c 	streq	r2, [fp, #28]
4000cabc:	12844010 	addne	r4, r4, #16
4000cac0:	128b3018 	addne	r3, fp, #24
4000cac4:	028b3020 	addeq	r3, fp, #32
4000cac8:	02844018 	addeq	r4, r4, #24
4000cacc:	e5942000 	ldr	r2, [r4]
4000cad0:	e5832000 	str	r2, [r3]
4000cad4:	e5942004 	ldr	r2, [r4, #4]
4000cad8:	e5832004 	str	r2, [r3, #4]
4000cadc:	e5942008 	ldr	r2, [r4, #8]
4000cae0:	e5832008 	str	r2, [r3, #8]
4000cae4:	e59b3004 	ldr	r3, [fp, #4]
4000cae8:	e1a04007 	mov	r4, r7
4000caec:	e1a0500c 	mov	r5, ip
4000caf0:	e1a0700b 	mov	r7, fp
4000caf4:	e0662005 	rsb	r2, r6, r5
4000caf8:	e352000f 	cmp	r2, #15
4000cafc:	e2033001 	and	r3, r3, #1
4000cb00:	8a00000b 	bhi	4000cb34 <_realloc_r+0x1cc>
4000cb04:	e1833005 	orr	r3, r3, r5
4000cb08:	e5873004 	str	r3, [r7, #4]
4000cb0c:	e0875005 	add	r5, r7, r5
4000cb10:	e5953004 	ldr	r3, [r5, #4]
4000cb14:	e3833001 	orr	r3, r3, #1
4000cb18:	e5853004 	str	r3, [r5, #4]
4000cb1c:	e1a00009 	mov	r0, r9
4000cb20:	ebfff55d 	bl	4000a09c <__malloc_unlock>
4000cb24:	e1a00004 	mov	r0, r4
4000cb28:	e28dd00c 	add	sp, sp, #12
4000cb2c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb30:	e12fff1e 	bx	lr
4000cb34:	e0871006 	add	r1, r7, r6
4000cb38:	e1833006 	orr	r3, r3, r6
4000cb3c:	e3820001 	orr	r0, r2, #1
4000cb40:	e5873004 	str	r3, [r7, #4]
4000cb44:	e5810004 	str	r0, [r1, #4]
4000cb48:	e0812002 	add	r2, r1, r2
4000cb4c:	e5923004 	ldr	r3, [r2, #4]
4000cb50:	e3833001 	orr	r3, r3, #1
4000cb54:	e2811008 	add	r1, r1, #8
4000cb58:	e5823004 	str	r3, [r2, #4]
4000cb5c:	e1a00009 	mov	r0, r9
4000cb60:	ebfffe5b 	bl	4000c4d4 <_free_r>
4000cb64:	eaffffec 	b	4000cb1c <_realloc_r+0x1b4>
4000cb68:	e3ce0003 	bic	r0, lr, #3
4000cb6c:	e080e005 	add	lr, r0, r5
4000cb70:	e15e0002 	cmp	lr, r2
4000cb74:	baffffa2 	blt	4000ca04 <_realloc_r+0x9c>
4000cb78:	e2811008 	add	r1, r1, #8
4000cb7c:	e8910006 	ldm	r1, {r1, r2}
4000cb80:	e1a0500e 	mov	r5, lr
4000cb84:	e581200c 	str	r2, [r1, #12]
4000cb88:	e5821008 	str	r1, [r2, #8]
4000cb8c:	eaffffd8 	b	4000caf4 <_realloc_r+0x18c>
4000cb90:	e1530002 	cmp	r3, r2
4000cb94:	ba00002a 	blt	4000cc44 <_realloc_r+0x2dc>
4000cb98:	e1a0700b 	mov	r7, fp
4000cb9c:	e5b70008 	ldr	r0, [r7, #8]!
4000cba0:	e59b100c 	ldr	r1, [fp, #12]
4000cba4:	e2452004 	sub	r2, r5, #4
4000cba8:	e3520024 	cmp	r2, #36	; 0x24
4000cbac:	e580100c 	str	r1, [r0, #12]
4000cbb0:	e5810008 	str	r0, [r1, #8]
4000cbb4:	8a000072 	bhi	4000cd84 <_realloc_r+0x41c>
4000cbb8:	e3520013 	cmp	r2, #19
4000cbbc:	91a02007 	movls	r2, r7
4000cbc0:	9a000014 	bls	4000cc18 <_realloc_r+0x2b0>
4000cbc4:	e5941000 	ldr	r1, [r4]
4000cbc8:	e58b1008 	str	r1, [fp, #8]
4000cbcc:	e5941004 	ldr	r1, [r4, #4]
4000cbd0:	e352001b 	cmp	r2, #27
4000cbd4:	e58b100c 	str	r1, [fp, #12]
4000cbd8:	92844008 	addls	r4, r4, #8
4000cbdc:	928b2010 	addls	r2, fp, #16
4000cbe0:	9a00000c 	bls	4000cc18 <_realloc_r+0x2b0>
4000cbe4:	e5941008 	ldr	r1, [r4, #8]
4000cbe8:	e58b1010 	str	r1, [fp, #16]
4000cbec:	e594100c 	ldr	r1, [r4, #12]
4000cbf0:	e58b1014 	str	r1, [fp, #20]
4000cbf4:	e3520024 	cmp	r2, #36	; 0x24
4000cbf8:	05942010 	ldreq	r2, [r4, #16]
4000cbfc:	058b2018 	streq	r2, [fp, #24]
4000cc00:	05941014 	ldreq	r1, [r4, #20]
4000cc04:	058b101c 	streq	r1, [fp, #28]
4000cc08:	12844010 	addne	r4, r4, #16
4000cc0c:	128b2018 	addne	r2, fp, #24
4000cc10:	028b2020 	addeq	r2, fp, #32
4000cc14:	02844018 	addeq	r4, r4, #24
4000cc18:	e5941000 	ldr	r1, [r4]
4000cc1c:	e5821000 	str	r1, [r2]
4000cc20:	e5941004 	ldr	r1, [r4, #4]
4000cc24:	e5821004 	str	r1, [r2, #4]
4000cc28:	e5941008 	ldr	r1, [r4, #8]
4000cc2c:	e5821008 	str	r1, [r2, #8]
4000cc30:	e1a04007 	mov	r4, r7
4000cc34:	e1a05003 	mov	r5, r3
4000cc38:	e1a0700b 	mov	r7, fp
4000cc3c:	e59b3004 	ldr	r3, [fp, #4]
4000cc40:	eaffffab 	b	4000caf4 <_realloc_r+0x18c>
4000cc44:	e1a01008 	mov	r1, r8
4000cc48:	e1a00009 	mov	r0, r9
4000cc4c:	ebfff2c5 	bl	40009768 <_malloc_r>
4000cc50:	e2508000 	subs	r8, r0, #0
4000cc54:	0a000015 	beq	4000ccb0 <_realloc_r+0x348>
4000cc58:	e5143004 	ldr	r3, [r4, #-4]
4000cc5c:	e3c32001 	bic	r2, r3, #1
4000cc60:	e0872002 	add	r2, r7, r2
4000cc64:	e2481008 	sub	r1, r8, #8
4000cc68:	e1510002 	cmp	r1, r2
4000cc6c:	0a000085 	beq	4000ce88 <_realloc_r+0x520>
4000cc70:	e2452004 	sub	r2, r5, #4
4000cc74:	e3520024 	cmp	r2, #36	; 0x24
4000cc78:	8a000049 	bhi	4000cda4 <_realloc_r+0x43c>
4000cc7c:	e3520013 	cmp	r2, #19
4000cc80:	91a03008 	movls	r3, r8
4000cc84:	91a02004 	movls	r2, r4
4000cc88:	8a000027 	bhi	4000cd2c <_realloc_r+0x3c4>
4000cc8c:	e5921000 	ldr	r1, [r2]
4000cc90:	e5831000 	str	r1, [r3]
4000cc94:	e5921004 	ldr	r1, [r2, #4]
4000cc98:	e5831004 	str	r1, [r3, #4]
4000cc9c:	e5922008 	ldr	r2, [r2, #8]
4000cca0:	e5832008 	str	r2, [r3, #8]
4000cca4:	e1a01004 	mov	r1, r4
4000cca8:	e1a00009 	mov	r0, r9
4000ccac:	ebfffe08 	bl	4000c4d4 <_free_r>
4000ccb0:	e1a00009 	mov	r0, r9
4000ccb4:	ebfff4f8 	bl	4000a09c <__malloc_unlock>
4000ccb8:	e1a00008 	mov	r0, r8
4000ccbc:	e28dd00c 	add	sp, sp, #12
4000ccc0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ccc4:	e12fff1e 	bx	lr
4000ccc8:	e1a01002 	mov	r1, r2
4000cccc:	ebfff2a5 	bl	40009768 <_malloc_r>
4000ccd0:	e28dd00c 	add	sp, sp, #12
4000ccd4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ccd8:	e12fff1e 	bx	lr
4000ccdc:	e59c0004 	ldr	r0, [ip, #4]
4000cce0:	e3c00003 	bic	r0, r0, #3
4000cce4:	e0801005 	add	r1, r0, r5
4000cce8:	e286e010 	add	lr, r6, #16
4000ccec:	e151000e 	cmp	r1, lr
4000ccf0:	b1a0100c 	movlt	r1, ip
4000ccf4:	baffff42 	blt	4000ca04 <_realloc_r+0x9c>
4000ccf8:	e0663001 	rsb	r3, r6, r1
4000ccfc:	e0877006 	add	r7, r7, r6
4000cd00:	e3833001 	orr	r3, r3, #1
4000cd04:	e58a7008 	str	r7, [sl, #8]
4000cd08:	e5873004 	str	r3, [r7, #4]
4000cd0c:	e5143004 	ldr	r3, [r4, #-4]
4000cd10:	e2033001 	and	r3, r3, #1
4000cd14:	e1866003 	orr	r6, r6, r3
4000cd18:	e1a00009 	mov	r0, r9
4000cd1c:	e5046004 	str	r6, [r4, #-4]
4000cd20:	ebfff4dd 	bl	4000a09c <__malloc_unlock>
4000cd24:	e1a00004 	mov	r0, r4
4000cd28:	eaffff7e 	b	4000cb28 <_realloc_r+0x1c0>
4000cd2c:	e5943000 	ldr	r3, [r4]
4000cd30:	e5883000 	str	r3, [r8]
4000cd34:	e5943004 	ldr	r3, [r4, #4]
4000cd38:	e352001b 	cmp	r2, #27
4000cd3c:	e5883004 	str	r3, [r8, #4]
4000cd40:	92842008 	addls	r2, r4, #8
4000cd44:	92883008 	addls	r3, r8, #8
4000cd48:	9affffcf 	bls	4000cc8c <_realloc_r+0x324>
4000cd4c:	e5943008 	ldr	r3, [r4, #8]
4000cd50:	e5883008 	str	r3, [r8, #8]
4000cd54:	e594300c 	ldr	r3, [r4, #12]
4000cd58:	e588300c 	str	r3, [r8, #12]
4000cd5c:	e3520024 	cmp	r2, #36	; 0x24
4000cd60:	05943010 	ldreq	r3, [r4, #16]
4000cd64:	05883010 	streq	r3, [r8, #16]
4000cd68:	05942014 	ldreq	r2, [r4, #20]
4000cd6c:	12883010 	addne	r3, r8, #16
4000cd70:	05882014 	streq	r2, [r8, #20]
4000cd74:	12842010 	addne	r2, r4, #16
4000cd78:	02883018 	addeq	r3, r8, #24
4000cd7c:	02842018 	addeq	r2, r4, #24
4000cd80:	eaffffc1 	b	4000cc8c <_realloc_r+0x324>
4000cd84:	e1a01004 	mov	r1, r4
4000cd88:	e1a00007 	mov	r0, r7
4000cd8c:	e1a05003 	mov	r5, r3
4000cd90:	e1a04007 	mov	r4, r7
4000cd94:	ebfffe69 	bl	4000c740 <memmove>
4000cd98:	e1a0700b 	mov	r7, fp
4000cd9c:	e59b3004 	ldr	r3, [fp, #4]
4000cda0:	eaffff53 	b	4000caf4 <_realloc_r+0x18c>
4000cda4:	e1a01004 	mov	r1, r4
4000cda8:	ebfffe64 	bl	4000c740 <memmove>
4000cdac:	eaffffbc 	b	4000cca4 <_realloc_r+0x33c>
4000cdb0:	e2861010 	add	r1, r6, #16
4000cdb4:	e15c0001 	cmp	ip, r1
4000cdb8:	baffff74 	blt	4000cb90 <_realloc_r+0x228>
4000cdbc:	e1a0700b 	mov	r7, fp
4000cdc0:	e5b71008 	ldr	r1, [r7, #8]!
4000cdc4:	e59b300c 	ldr	r3, [fp, #12]
4000cdc8:	e2452004 	sub	r2, r5, #4
4000cdcc:	e3520024 	cmp	r2, #36	; 0x24
4000cdd0:	e581300c 	str	r3, [r1, #12]
4000cdd4:	e5831008 	str	r1, [r3, #8]
4000cdd8:	8a000036 	bhi	4000ceb8 <_realloc_r+0x550>
4000cddc:	e3520013 	cmp	r2, #19
4000cde0:	91a03007 	movls	r3, r7
4000cde4:	9a000014 	bls	4000ce3c <_realloc_r+0x4d4>
4000cde8:	e5943000 	ldr	r3, [r4]
4000cdec:	e58b3008 	str	r3, [fp, #8]
4000cdf0:	e5943004 	ldr	r3, [r4, #4]
4000cdf4:	e352001b 	cmp	r2, #27
4000cdf8:	e58b300c 	str	r3, [fp, #12]
4000cdfc:	92844008 	addls	r4, r4, #8
4000ce00:	928b3010 	addls	r3, fp, #16
4000ce04:	9a00000c 	bls	4000ce3c <_realloc_r+0x4d4>
4000ce08:	e5943008 	ldr	r3, [r4, #8]
4000ce0c:	e58b3010 	str	r3, [fp, #16]
4000ce10:	e594300c 	ldr	r3, [r4, #12]
4000ce14:	e58b3014 	str	r3, [fp, #20]
4000ce18:	e3520024 	cmp	r2, #36	; 0x24
4000ce1c:	05943010 	ldreq	r3, [r4, #16]
4000ce20:	058b3018 	streq	r3, [fp, #24]
4000ce24:	05942014 	ldreq	r2, [r4, #20]
4000ce28:	058b201c 	streq	r2, [fp, #28]
4000ce2c:	12844010 	addne	r4, r4, #16
4000ce30:	128b3018 	addne	r3, fp, #24
4000ce34:	028b3020 	addeq	r3, fp, #32
4000ce38:	02844018 	addeq	r4, r4, #24
4000ce3c:	e5942000 	ldr	r2, [r4]
4000ce40:	e5832000 	str	r2, [r3]
4000ce44:	e5942004 	ldr	r2, [r4, #4]
4000ce48:	e5832004 	str	r2, [r3, #4]
4000ce4c:	e5942008 	ldr	r2, [r4, #8]
4000ce50:	e5832008 	str	r2, [r3, #8]
4000ce54:	e066200c 	rsb	r2, r6, ip
4000ce58:	e08b3006 	add	r3, fp, r6
4000ce5c:	e3822001 	orr	r2, r2, #1
4000ce60:	e58a3008 	str	r3, [sl, #8]
4000ce64:	e5832004 	str	r2, [r3, #4]
4000ce68:	e59b3004 	ldr	r3, [fp, #4]
4000ce6c:	e2033001 	and	r3, r3, #1
4000ce70:	e1866003 	orr	r6, r6, r3
4000ce74:	e1a00009 	mov	r0, r9
4000ce78:	e58b6004 	str	r6, [fp, #4]
4000ce7c:	ebfff486 	bl	4000a09c <__malloc_unlock>
4000ce80:	e1a00007 	mov	r0, r7
4000ce84:	eaffff27 	b	4000cb28 <_realloc_r+0x1c0>
4000ce88:	e5182004 	ldr	r2, [r8, #-4]
4000ce8c:	e3c22003 	bic	r2, r2, #3
4000ce90:	e0855002 	add	r5, r5, r2
4000ce94:	eaffff16 	b	4000caf4 <_realloc_r+0x18c>
4000ce98:	e1a01004 	mov	r1, r4
4000ce9c:	e1a00007 	mov	r0, r7
4000cea0:	e1a0500c 	mov	r5, ip
4000cea4:	e1a04007 	mov	r4, r7
4000cea8:	ebfffe24 	bl	4000c740 <memmove>
4000ceac:	e1a0700b 	mov	r7, fp
4000ceb0:	e59b3004 	ldr	r3, [fp, #4]
4000ceb4:	eaffff0e 	b	4000caf4 <_realloc_r+0x18c>
4000ceb8:	e1a01004 	mov	r1, r4
4000cebc:	e1a00007 	mov	r0, r7
4000cec0:	e58dc004 	str	ip, [sp, #4]
4000cec4:	ebfffe1d 	bl	4000c740 <memmove>
4000cec8:	e59dc004 	ldr	ip, [sp, #4]
4000cecc:	eaffffe0 	b	4000ce54 <_realloc_r+0x4ec>
4000ced0:	4001752c 	andmi	r7, r1, ip, lsr #10

4000ced4 <cleanup_glue>:
4000ced4:	e92d4038 	push	{r3, r4, r5, lr}
4000ced8:	e1a04001 	mov	r4, r1
4000cedc:	e5911000 	ldr	r1, [r1]
4000cee0:	e3510000 	cmp	r1, #0
4000cee4:	e1a05000 	mov	r5, r0
4000cee8:	1bfffff9 	blne	4000ced4 <cleanup_glue>
4000ceec:	e1a00005 	mov	r0, r5
4000cef0:	e1a01004 	mov	r1, r4
4000cef4:	ebfffd76 	bl	4000c4d4 <_free_r>
4000cef8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000cefc:	e12fff1e 	bx	lr

4000cf00 <_reclaim_reent>:
4000cf00:	e59f30fc 	ldr	r3, [pc, #252]	; 4000d004 <_reclaim_reent+0x104>
4000cf04:	e5933000 	ldr	r3, [r3]
4000cf08:	e1500003 	cmp	r0, r3
4000cf0c:	e92d4070 	push	{r4, r5, r6, lr}
4000cf10:	e1a05000 	mov	r5, r0
4000cf14:	0a00002e 	beq	4000cfd4 <_reclaim_reent+0xd4>
4000cf18:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000cf1c:	e3520000 	cmp	r2, #0
4000cf20:	0a000013 	beq	4000cf74 <_reclaim_reent+0x74>
4000cf24:	e3a03000 	mov	r3, #0
4000cf28:	e1a06003 	mov	r6, r3
4000cf2c:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000cf30:	e3510000 	cmp	r1, #0
4000cf34:	1a000001 	bne	4000cf40 <_reclaim_reent+0x40>
4000cf38:	ea000006 	b	4000cf58 <_reclaim_reent+0x58>
4000cf3c:	e1a01004 	mov	r1, r4
4000cf40:	e5914000 	ldr	r4, [r1]
4000cf44:	e1a00005 	mov	r0, r5
4000cf48:	ebfffd61 	bl	4000c4d4 <_free_r>
4000cf4c:	e3540000 	cmp	r4, #0
4000cf50:	1afffff9 	bne	4000cf3c <_reclaim_reent+0x3c>
4000cf54:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000cf58:	e2866001 	add	r6, r6, #1
4000cf5c:	e3560020 	cmp	r6, #32
4000cf60:	e1a03006 	mov	r3, r6
4000cf64:	1afffff0 	bne	4000cf2c <_reclaim_reent+0x2c>
4000cf68:	e1a01002 	mov	r1, r2
4000cf6c:	e1a00005 	mov	r0, r5
4000cf70:	ebfffd57 	bl	4000c4d4 <_free_r>
4000cf74:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000cf78:	e3510000 	cmp	r1, #0
4000cf7c:	11a00005 	movne	r0, r5
4000cf80:	1bfffd53 	blne	4000c4d4 <_free_r>
4000cf84:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000cf88:	e3510000 	cmp	r1, #0
4000cf8c:	0a000009 	beq	4000cfb8 <_reclaim_reent+0xb8>
4000cf90:	e2856f53 	add	r6, r5, #332	; 0x14c
4000cf94:	e1510006 	cmp	r1, r6
4000cf98:	1a000001 	bne	4000cfa4 <_reclaim_reent+0xa4>
4000cf9c:	ea000005 	b	4000cfb8 <_reclaim_reent+0xb8>
4000cfa0:	e1a01004 	mov	r1, r4
4000cfa4:	e5914000 	ldr	r4, [r1]
4000cfa8:	e1a00005 	mov	r0, r5
4000cfac:	ebfffd48 	bl	4000c4d4 <_free_r>
4000cfb0:	e1560004 	cmp	r6, r4
4000cfb4:	1afffff9 	bne	4000cfa0 <_reclaim_reent+0xa0>
4000cfb8:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000cfbc:	e3510000 	cmp	r1, #0
4000cfc0:	11a00005 	movne	r0, r5
4000cfc4:	1bfffd42 	blne	4000c4d4 <_free_r>
4000cfc8:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000cfcc:	e3530000 	cmp	r3, #0
4000cfd0:	1a000001 	bne	4000cfdc <_reclaim_reent+0xdc>
4000cfd4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000cfd8:	e12fff1e 	bx	lr
4000cfdc:	e1a00005 	mov	r0, r5
4000cfe0:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000cfe4:	e1a0e00f 	mov	lr, pc
4000cfe8:	e12fff1c 	bx	ip
4000cfec:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000cff0:	e3510000 	cmp	r1, #0
4000cff4:	0afffff6 	beq	4000cfd4 <_reclaim_reent+0xd4>
4000cff8:	e1a00005 	mov	r0, r5
4000cffc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d000:	eaffffb3 	b	4000ced4 <cleanup_glue>
4000d004:	40017080 	andmi	r7, r1, r0, lsl #1

4000d008 <__aeabi_uidiv>:
4000d008:	e2512001 	subs	r2, r1, #1
4000d00c:	012fff1e 	bxeq	lr
4000d010:	3a000036 	bcc	4000d0f0 <__aeabi_uidiv+0xe8>
4000d014:	e1500001 	cmp	r0, r1
4000d018:	9a000022 	bls	4000d0a8 <__aeabi_uidiv+0xa0>
4000d01c:	e1110002 	tst	r1, r2
4000d020:	0a000023 	beq	4000d0b4 <__aeabi_uidiv+0xac>
4000d024:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000d028:	01a01181 	lsleq	r1, r1, #3
4000d02c:	03a03008 	moveq	r3, #8
4000d030:	13a03001 	movne	r3, #1
4000d034:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000d038:	31510000 	cmpcc	r1, r0
4000d03c:	31a01201 	lslcc	r1, r1, #4
4000d040:	31a03203 	lslcc	r3, r3, #4
4000d044:	3afffffa 	bcc	4000d034 <__aeabi_uidiv+0x2c>
4000d048:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000d04c:	31510000 	cmpcc	r1, r0
4000d050:	31a01081 	lslcc	r1, r1, #1
4000d054:	31a03083 	lslcc	r3, r3, #1
4000d058:	3afffffa 	bcc	4000d048 <__aeabi_uidiv+0x40>
4000d05c:	e3a02000 	mov	r2, #0
4000d060:	e1500001 	cmp	r0, r1
4000d064:	20400001 	subcs	r0, r0, r1
4000d068:	21822003 	orrcs	r2, r2, r3
4000d06c:	e15000a1 	cmp	r0, r1, lsr #1
4000d070:	204000a1 	subcs	r0, r0, r1, lsr #1
4000d074:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000d078:	e1500121 	cmp	r0, r1, lsr #2
4000d07c:	20400121 	subcs	r0, r0, r1, lsr #2
4000d080:	21822123 	orrcs	r2, r2, r3, lsr #2
4000d084:	e15001a1 	cmp	r0, r1, lsr #3
4000d088:	204001a1 	subcs	r0, r0, r1, lsr #3
4000d08c:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000d090:	e3500000 	cmp	r0, #0
4000d094:	11b03223 	lsrsne	r3, r3, #4
4000d098:	11a01221 	lsrne	r1, r1, #4
4000d09c:	1affffef 	bne	4000d060 <__aeabi_uidiv+0x58>
4000d0a0:	e1a00002 	mov	r0, r2
4000d0a4:	e12fff1e 	bx	lr
4000d0a8:	03a00001 	moveq	r0, #1
4000d0ac:	13a00000 	movne	r0, #0
4000d0b0:	e12fff1e 	bx	lr
4000d0b4:	e3510801 	cmp	r1, #65536	; 0x10000
4000d0b8:	21a01821 	lsrcs	r1, r1, #16
4000d0bc:	23a02010 	movcs	r2, #16
4000d0c0:	33a02000 	movcc	r2, #0
4000d0c4:	e3510c01 	cmp	r1, #256	; 0x100
4000d0c8:	21a01421 	lsrcs	r1, r1, #8
4000d0cc:	22822008 	addcs	r2, r2, #8
4000d0d0:	e3510010 	cmp	r1, #16
4000d0d4:	21a01221 	lsrcs	r1, r1, #4
4000d0d8:	22822004 	addcs	r2, r2, #4
4000d0dc:	e3510004 	cmp	r1, #4
4000d0e0:	82822003 	addhi	r2, r2, #3
4000d0e4:	908220a1 	addls	r2, r2, r1, lsr #1
4000d0e8:	e1a00230 	lsr	r0, r0, r2
4000d0ec:	e12fff1e 	bx	lr
4000d0f0:	e3500000 	cmp	r0, #0
4000d0f4:	13e00000 	mvnne	r0, #0
4000d0f8:	ea000007 	b	4000d11c <__aeabi_idiv0>

4000d0fc <__aeabi_uidivmod>:
4000d0fc:	e3510000 	cmp	r1, #0
4000d100:	0afffffa 	beq	4000d0f0 <__aeabi_uidiv+0xe8>
4000d104:	e92d4003 	push	{r0, r1, lr}
4000d108:	ebffffbe 	bl	4000d008 <__aeabi_uidiv>
4000d10c:	e8bd4006 	pop	{r1, r2, lr}
4000d110:	e0030092 	mul	r3, r2, r0
4000d114:	e0411003 	sub	r1, r1, r3
4000d118:	e12fff1e 	bx	lr

4000d11c <__aeabi_idiv0>:
4000d11c:	e12fff1e 	bx	lr

4000d120 <__aeabi_drsub>:
4000d120:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000d124:	ea000000 	b	4000d12c <__adddf3>

4000d128 <__aeabi_dsub>:
4000d128:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000d12c <__adddf3>:
4000d12c:	e92d4030 	push	{r4, r5, lr}
4000d130:	e1a04081 	lsl	r4, r1, #1
4000d134:	e1a05083 	lsl	r5, r3, #1
4000d138:	e1340005 	teq	r4, r5
4000d13c:	01300002 	teqeq	r0, r2
4000d140:	1194c000 	orrsne	ip, r4, r0
4000d144:	1195c002 	orrsne	ip, r5, r2
4000d148:	11f0cac4 	mvnsne	ip, r4, asr #21
4000d14c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d150:	0a00008c 	beq	4000d388 <__adddf3+0x25c>
4000d154:	e1a04aa4 	lsr	r4, r4, #21
4000d158:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000d15c:	b2655000 	rsblt	r5, r5, #0
4000d160:	da000006 	ble	4000d180 <__adddf3+0x54>
4000d164:	e0844005 	add	r4, r4, r5
4000d168:	e0202002 	eor	r2, r0, r2
4000d16c:	e0213003 	eor	r3, r1, r3
4000d170:	e0220000 	eor	r0, r2, r0
4000d174:	e0231001 	eor	r1, r3, r1
4000d178:	e0202002 	eor	r2, r0, r2
4000d17c:	e0213003 	eor	r3, r1, r3
4000d180:	e3550036 	cmp	r5, #54	; 0x36
4000d184:	88bd4030 	pophi	{r4, r5, lr}
4000d188:	812fff1e 	bxhi	lr
4000d18c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000d190:	e1a01601 	lsl	r1, r1, #12
4000d194:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000d198:	e18c1621 	orr	r1, ip, r1, lsr #12
4000d19c:	0a000001 	beq	4000d1a8 <__adddf3+0x7c>
4000d1a0:	e2700000 	rsbs	r0, r0, #0
4000d1a4:	e2e11000 	rsc	r1, r1, #0
4000d1a8:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000d1ac:	e1a03603 	lsl	r3, r3, #12
4000d1b0:	e18c3623 	orr	r3, ip, r3, lsr #12
4000d1b4:	0a000001 	beq	4000d1c0 <__adddf3+0x94>
4000d1b8:	e2722000 	rsbs	r2, r2, #0
4000d1bc:	e2e33000 	rsc	r3, r3, #0
4000d1c0:	e1340005 	teq	r4, r5
4000d1c4:	0a000069 	beq	4000d370 <__adddf3+0x244>
4000d1c8:	e2444001 	sub	r4, r4, #1
4000d1cc:	e275e020 	rsbs	lr, r5, #32
4000d1d0:	ba000005 	blt	4000d1ec <__adddf3+0xc0>
4000d1d4:	e1a0ce12 	lsl	ip, r2, lr
4000d1d8:	e0900532 	adds	r0, r0, r2, lsr r5
4000d1dc:	e2a11000 	adc	r1, r1, #0
4000d1e0:	e0900e13 	adds	r0, r0, r3, lsl lr
4000d1e4:	e0b11553 	adcs	r1, r1, r3, asr r5
4000d1e8:	ea000006 	b	4000d208 <__adddf3+0xdc>
4000d1ec:	e2455020 	sub	r5, r5, #32
4000d1f0:	e28ee020 	add	lr, lr, #32
4000d1f4:	e3520001 	cmp	r2, #1
4000d1f8:	e1a0ce13 	lsl	ip, r3, lr
4000d1fc:	238cc002 	orrcs	ip, ip, #2
4000d200:	e0900553 	adds	r0, r0, r3, asr r5
4000d204:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000d208:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d20c:	5a000002 	bpl	4000d21c <__adddf3+0xf0>
4000d210:	e27cc000 	rsbs	ip, ip, #0
4000d214:	e2f00000 	rscs	r0, r0, #0
4000d218:	e2e11000 	rsc	r1, r1, #0
4000d21c:	e3510601 	cmp	r1, #1048576	; 0x100000
4000d220:	3a00000f 	bcc	4000d264 <__adddf3+0x138>
4000d224:	e3510602 	cmp	r1, #2097152	; 0x200000
4000d228:	3a000006 	bcc	4000d248 <__adddf3+0x11c>
4000d22c:	e1b010a1 	lsrs	r1, r1, #1
4000d230:	e1b00060 	rrxs	r0, r0
4000d234:	e1a0c06c 	rrx	ip, ip
4000d238:	e2844001 	add	r4, r4, #1
4000d23c:	e1a02a84 	lsl	r2, r4, #21
4000d240:	e3720501 	cmn	r2, #4194304	; 0x400000
4000d244:	2a00006b 	bcs	4000d3f8 <__adddf3+0x2cc>
4000d248:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000d24c:	01b0c0a0 	lsrseq	ip, r0, #1
4000d250:	e2b00000 	adcs	r0, r0, #0
4000d254:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d258:	e1811005 	orr	r1, r1, r5
4000d25c:	e8bd4030 	pop	{r4, r5, lr}
4000d260:	e12fff1e 	bx	lr
4000d264:	e1b0c08c 	lsls	ip, ip, #1
4000d268:	e0b00000 	adcs	r0, r0, r0
4000d26c:	e0a11001 	adc	r1, r1, r1
4000d270:	e3110601 	tst	r1, #1048576	; 0x100000
4000d274:	e2444001 	sub	r4, r4, #1
4000d278:	1afffff2 	bne	4000d248 <__adddf3+0x11c>
4000d27c:	e3310000 	teq	r1, #0
4000d280:	13a03014 	movne	r3, #20
4000d284:	03a03034 	moveq	r3, #52	; 0x34
4000d288:	01a01000 	moveq	r1, r0
4000d28c:	03a00000 	moveq	r0, #0
4000d290:	e1a02001 	mov	r2, r1
4000d294:	e3520801 	cmp	r2, #65536	; 0x10000
4000d298:	21a02822 	lsrcs	r2, r2, #16
4000d29c:	22433010 	subcs	r3, r3, #16
4000d2a0:	e3520c01 	cmp	r2, #256	; 0x100
4000d2a4:	21a02422 	lsrcs	r2, r2, #8
4000d2a8:	22433008 	subcs	r3, r3, #8
4000d2ac:	e3520010 	cmp	r2, #16
4000d2b0:	21a02222 	lsrcs	r2, r2, #4
4000d2b4:	22433004 	subcs	r3, r3, #4
4000d2b8:	e3520004 	cmp	r2, #4
4000d2bc:	22433002 	subcs	r3, r3, #2
4000d2c0:	304330a2 	subcc	r3, r3, r2, lsr #1
4000d2c4:	e04331a2 	sub	r3, r3, r2, lsr #3
4000d2c8:	e2532020 	subs	r2, r3, #32
4000d2cc:	aa000007 	bge	4000d2f0 <__adddf3+0x1c4>
4000d2d0:	e292200c 	adds	r2, r2, #12
4000d2d4:	da000004 	ble	4000d2ec <__adddf3+0x1c0>
4000d2d8:	e282c014 	add	ip, r2, #20
4000d2dc:	e262200c 	rsb	r2, r2, #12
4000d2e0:	e1a00c11 	lsl	r0, r1, ip
4000d2e4:	e1a01231 	lsr	r1, r1, r2
4000d2e8:	ea000004 	b	4000d300 <__adddf3+0x1d4>
4000d2ec:	e2822014 	add	r2, r2, #20
4000d2f0:	d262c020 	rsble	ip, r2, #32
4000d2f4:	e1a01211 	lsl	r1, r1, r2
4000d2f8:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000d2fc:	d1a00210 	lslle	r0, r0, r2
4000d300:	e0544003 	subs	r4, r4, r3
4000d304:	a0811a04 	addge	r1, r1, r4, lsl #20
4000d308:	a1811005 	orrge	r1, r1, r5
4000d30c:	a8bd4030 	popge	{r4, r5, lr}
4000d310:	a12fff1e 	bxge	lr
4000d314:	e1e04004 	mvn	r4, r4
4000d318:	e254401f 	subs	r4, r4, #31
4000d31c:	aa00000f 	bge	4000d360 <__adddf3+0x234>
4000d320:	e294400c 	adds	r4, r4, #12
4000d324:	ca000006 	bgt	4000d344 <__adddf3+0x218>
4000d328:	e2844014 	add	r4, r4, #20
4000d32c:	e2642020 	rsb	r2, r4, #32
4000d330:	e1a00430 	lsr	r0, r0, r4
4000d334:	e1800211 	orr	r0, r0, r1, lsl r2
4000d338:	e1851431 	orr	r1, r5, r1, lsr r4
4000d33c:	e8bd4030 	pop	{r4, r5, lr}
4000d340:	e12fff1e 	bx	lr
4000d344:	e264400c 	rsb	r4, r4, #12
4000d348:	e2642020 	rsb	r2, r4, #32
4000d34c:	e1a00230 	lsr	r0, r0, r2
4000d350:	e1800411 	orr	r0, r0, r1, lsl r4
4000d354:	e1a01005 	mov	r1, r5
4000d358:	e8bd4030 	pop	{r4, r5, lr}
4000d35c:	e12fff1e 	bx	lr
4000d360:	e1a00431 	lsr	r0, r1, r4
4000d364:	e1a01005 	mov	r1, r5
4000d368:	e8bd4030 	pop	{r4, r5, lr}
4000d36c:	e12fff1e 	bx	lr
4000d370:	e3340000 	teq	r4, #0
4000d374:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000d378:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000d37c:	02844001 	addeq	r4, r4, #1
4000d380:	12455001 	subne	r5, r5, #1
4000d384:	eaffff8f 	b	4000d1c8 <__adddf3+0x9c>
4000d388:	e1f0cac4 	mvns	ip, r4, asr #21
4000d38c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d390:	0a00001d 	beq	4000d40c <__adddf3+0x2e0>
4000d394:	e1340005 	teq	r4, r5
4000d398:	01300002 	teqeq	r0, r2
4000d39c:	0a000004 	beq	4000d3b4 <__adddf3+0x288>
4000d3a0:	e194c000 	orrs	ip, r4, r0
4000d3a4:	01a01003 	moveq	r1, r3
4000d3a8:	01a00002 	moveq	r0, r2
4000d3ac:	e8bd4030 	pop	{r4, r5, lr}
4000d3b0:	e12fff1e 	bx	lr
4000d3b4:	e1310003 	teq	r1, r3
4000d3b8:	13a01000 	movne	r1, #0
4000d3bc:	13a00000 	movne	r0, #0
4000d3c0:	18bd4030 	popne	{r4, r5, lr}
4000d3c4:	112fff1e 	bxne	lr
4000d3c8:	e1b0caa4 	lsrs	ip, r4, #21
4000d3cc:	1a000004 	bne	4000d3e4 <__adddf3+0x2b8>
4000d3d0:	e1b00080 	lsls	r0, r0, #1
4000d3d4:	e0b11001 	adcs	r1, r1, r1
4000d3d8:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000d3dc:	e8bd4030 	pop	{r4, r5, lr}
4000d3e0:	e12fff1e 	bx	lr
4000d3e4:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000d3e8:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000d3ec:	38bd4030 	popcc	{r4, r5, lr}
4000d3f0:	312fff1e 	bxcc	lr
4000d3f4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d3f8:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000d3fc:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d400:	e3a00000 	mov	r0, #0
4000d404:	e8bd4030 	pop	{r4, r5, lr}
4000d408:	e12fff1e 	bx	lr
4000d40c:	e1f0cac4 	mvns	ip, r4, asr #21
4000d410:	11a01003 	movne	r1, r3
4000d414:	11a00002 	movne	r0, r2
4000d418:	01f0cac5 	mvnseq	ip, r5, asr #21
4000d41c:	11a03001 	movne	r3, r1
4000d420:	11a02000 	movne	r2, r0
4000d424:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d428:	01925603 	orrseq	r5, r2, r3, lsl #12
4000d42c:	01310003 	teqeq	r1, r3
4000d430:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000d434:	e8bd4030 	pop	{r4, r5, lr}
4000d438:	e12fff1e 	bx	lr

4000d43c <__aeabi_ui2d>:
4000d43c:	e3300000 	teq	r0, #0
4000d440:	03a01000 	moveq	r1, #0
4000d444:	012fff1e 	bxeq	lr
4000d448:	e92d4030 	push	{r4, r5, lr}
4000d44c:	e3a04b01 	mov	r4, #1024	; 0x400
4000d450:	e2844032 	add	r4, r4, #50	; 0x32
4000d454:	e3a05000 	mov	r5, #0
4000d458:	e3a01000 	mov	r1, #0
4000d45c:	eaffff86 	b	4000d27c <__adddf3+0x150>

4000d460 <__aeabi_i2d>:
4000d460:	e3300000 	teq	r0, #0
4000d464:	03a01000 	moveq	r1, #0
4000d468:	012fff1e 	bxeq	lr
4000d46c:	e92d4030 	push	{r4, r5, lr}
4000d470:	e3a04b01 	mov	r4, #1024	; 0x400
4000d474:	e2844032 	add	r4, r4, #50	; 0x32
4000d478:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000d47c:	42600000 	rsbmi	r0, r0, #0
4000d480:	e3a01000 	mov	r1, #0
4000d484:	eaffff7c 	b	4000d27c <__adddf3+0x150>

4000d488 <__aeabi_f2d>:
4000d488:	e1b02080 	lsls	r2, r0, #1
4000d48c:	e1a011c2 	asr	r1, r2, #3
4000d490:	e1a01061 	rrx	r1, r1
4000d494:	e1a00e02 	lsl	r0, r2, #28
4000d498:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000d49c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d4a0:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000d4a4:	112fff1e 	bxne	lr
4000d4a8:	e3320000 	teq	r2, #0
4000d4ac:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d4b0:	012fff1e 	bxeq	lr
4000d4b4:	e92d4030 	push	{r4, r5, lr}
4000d4b8:	e3a04d0e 	mov	r4, #896	; 0x380
4000d4bc:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d4c0:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d4c4:	eaffff6c 	b	4000d27c <__adddf3+0x150>

4000d4c8 <__aeabi_ul2d>:
4000d4c8:	e1902001 	orrs	r2, r0, r1
4000d4cc:	012fff1e 	bxeq	lr
4000d4d0:	e92d4030 	push	{r4, r5, lr}
4000d4d4:	e3a05000 	mov	r5, #0
4000d4d8:	ea000006 	b	4000d4f8 <__aeabi_l2d+0x1c>

4000d4dc <__aeabi_l2d>:
4000d4dc:	e1902001 	orrs	r2, r0, r1
4000d4e0:	012fff1e 	bxeq	lr
4000d4e4:	e92d4030 	push	{r4, r5, lr}
4000d4e8:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000d4ec:	5a000001 	bpl	4000d4f8 <__aeabi_l2d+0x1c>
4000d4f0:	e2700000 	rsbs	r0, r0, #0
4000d4f4:	e2e11000 	rsc	r1, r1, #0
4000d4f8:	e3a04b01 	mov	r4, #1024	; 0x400
4000d4fc:	e2844032 	add	r4, r4, #50	; 0x32
4000d500:	e1b0cb21 	lsrs	ip, r1, #22
4000d504:	0affff44 	beq	4000d21c <__adddf3+0xf0>
4000d508:	e3a02003 	mov	r2, #3
4000d50c:	e1b0c1ac 	lsrs	ip, ip, #3
4000d510:	12822003 	addne	r2, r2, #3
4000d514:	e1b0c1ac 	lsrs	ip, ip, #3
4000d518:	12822003 	addne	r2, r2, #3
4000d51c:	e08221ac 	add	r2, r2, ip, lsr #3
4000d520:	e2623020 	rsb	r3, r2, #32
4000d524:	e1a0c310 	lsl	ip, r0, r3
4000d528:	e1a00230 	lsr	r0, r0, r2
4000d52c:	e1800311 	orr	r0, r0, r1, lsl r3
4000d530:	e1a01231 	lsr	r1, r1, r2
4000d534:	e0844002 	add	r4, r4, r2
4000d538:	eaffff37 	b	4000d21c <__adddf3+0xf0>

4000d53c <__aeabi_dmul>:
4000d53c:	e92d4070 	push	{r4, r5, r6, lr}
4000d540:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d544:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d548:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d54c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d550:	1134000c 	teqne	r4, ip
4000d554:	1135000c 	teqne	r5, ip
4000d558:	0b000075 	bleq	4000d734 <__aeabi_dmul+0x1f8>
4000d55c:	e0844005 	add	r4, r4, r5
4000d560:	e0216003 	eor	r6, r1, r3
4000d564:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000d568:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000d56c:	e1905601 	orrs	r5, r0, r1, lsl #12
4000d570:	11925603 	orrsne	r5, r2, r3, lsl #12
4000d574:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d578:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000d57c:	0a00001d 	beq	4000d5f8 <__aeabi_dmul+0xbc>
4000d580:	e08ec290 	umull	ip, lr, r0, r2
4000d584:	e3a05000 	mov	r5, #0
4000d588:	e0a5e291 	umlal	lr, r5, r1, r2
4000d58c:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000d590:	e0a5e390 	umlal	lr, r5, r0, r3
4000d594:	e3a06000 	mov	r6, #0
4000d598:	e0a65391 	umlal	r5, r6, r1, r3
4000d59c:	e33c0000 	teq	ip, #0
4000d5a0:	138ee001 	orrne	lr, lr, #1
4000d5a4:	e24440ff 	sub	r4, r4, #255	; 0xff
4000d5a8:	e3560c02 	cmp	r6, #512	; 0x200
4000d5ac:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000d5b0:	2a000002 	bcs	4000d5c0 <__aeabi_dmul+0x84>
4000d5b4:	e1b0e08e 	lsls	lr, lr, #1
4000d5b8:	e0b55005 	adcs	r5, r5, r5
4000d5bc:	e0a66006 	adc	r6, r6, r6
4000d5c0:	e1821586 	orr	r1, r2, r6, lsl #11
4000d5c4:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000d5c8:	e1a00585 	lsl	r0, r5, #11
4000d5cc:	e1800aae 	orr	r0, r0, lr, lsr #21
4000d5d0:	e1a0e58e 	lsl	lr, lr, #11
4000d5d4:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d5d8:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d5dc:	8a000011 	bhi	4000d628 <__aeabi_dmul+0xec>
4000d5e0:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000d5e4:	01b0e0a0 	lsrseq	lr, r0, #1
4000d5e8:	e2b00000 	adcs	r0, r0, #0
4000d5ec:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d5f0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d5f4:	e12fff1e 	bx	lr
4000d5f8:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000d5fc:	e1861001 	orr	r1, r6, r1
4000d600:	e1800002 	orr	r0, r0, r2
4000d604:	e0211003 	eor	r1, r1, r3
4000d608:	e05440ac 	subs	r4, r4, ip, lsr #1
4000d60c:	c074500c 	rsbsgt	r5, r4, ip
4000d610:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d614:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d618:	c12fff1e 	bxgt	lr
4000d61c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d620:	e3a0e000 	mov	lr, #0
4000d624:	e2544001 	subs	r4, r4, #1
4000d628:	ca00005d 	bgt	4000d7a4 <__aeabi_dmul+0x268>
4000d62c:	e3740036 	cmn	r4, #54	; 0x36
4000d630:	d3a00000 	movle	r0, #0
4000d634:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000d638:	d8bd4070 	pople	{r4, r5, r6, lr}
4000d63c:	d12fff1e 	bxle	lr
4000d640:	e2644000 	rsb	r4, r4, #0
4000d644:	e2544020 	subs	r4, r4, #32
4000d648:	aa00001a 	bge	4000d6b8 <__aeabi_dmul+0x17c>
4000d64c:	e294400c 	adds	r4, r4, #12
4000d650:	ca00000c 	bgt	4000d688 <__aeabi_dmul+0x14c>
4000d654:	e2844014 	add	r4, r4, #20
4000d658:	e2645020 	rsb	r5, r4, #32
4000d65c:	e1a03510 	lsl	r3, r0, r5
4000d660:	e1a00430 	lsr	r0, r0, r4
4000d664:	e1800511 	orr	r0, r0, r1, lsl r5
4000d668:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000d66c:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d670:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d674:	e0a21431 	adc	r1, r2, r1, lsr r4
4000d678:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d67c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d680:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d684:	e12fff1e 	bx	lr
4000d688:	e264400c 	rsb	r4, r4, #12
4000d68c:	e2645020 	rsb	r5, r4, #32
4000d690:	e1a03410 	lsl	r3, r0, r4
4000d694:	e1a00530 	lsr	r0, r0, r5
4000d698:	e1800411 	orr	r0, r0, r1, lsl r4
4000d69c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d6a0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d6a4:	e2a11000 	adc	r1, r1, #0
4000d6a8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d6ac:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d6b0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d6b4:	e12fff1e 	bx	lr
4000d6b8:	e2645020 	rsb	r5, r4, #32
4000d6bc:	e18ee510 	orr	lr, lr, r0, lsl r5
4000d6c0:	e1a03430 	lsr	r3, r0, r4
4000d6c4:	e1833511 	orr	r3, r3, r1, lsl r5
4000d6c8:	e1a00431 	lsr	r0, r1, r4
4000d6cc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d6d0:	e1c00431 	bic	r0, r0, r1, lsr r4
4000d6d4:	e0800fa3 	add	r0, r0, r3, lsr #31
4000d6d8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d6dc:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d6e0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d6e4:	e12fff1e 	bx	lr
4000d6e8:	e3340000 	teq	r4, #0
4000d6ec:	1a000008 	bne	4000d714 <__aeabi_dmul+0x1d8>
4000d6f0:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000d6f4:	e1b00080 	lsls	r0, r0, #1
4000d6f8:	e0a11001 	adc	r1, r1, r1
4000d6fc:	e3110601 	tst	r1, #1048576	; 0x100000
4000d700:	02444001 	subeq	r4, r4, #1
4000d704:	0afffffa 	beq	4000d6f4 <__aeabi_dmul+0x1b8>
4000d708:	e1811006 	orr	r1, r1, r6
4000d70c:	e3350000 	teq	r5, #0
4000d710:	112fff1e 	bxne	lr
4000d714:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000d718:	e1b02082 	lsls	r2, r2, #1
4000d71c:	e0a33003 	adc	r3, r3, r3
4000d720:	e3130601 	tst	r3, #1048576	; 0x100000
4000d724:	02455001 	subeq	r5, r5, #1
4000d728:	0afffffa 	beq	4000d718 <__aeabi_dmul+0x1dc>
4000d72c:	e1833006 	orr	r3, r3, r6
4000d730:	e12fff1e 	bx	lr
4000d734:	e134000c 	teq	r4, ip
4000d738:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d73c:	1135000c 	teqne	r5, ip
4000d740:	0a000007 	beq	4000d764 <__aeabi_dmul+0x228>
4000d744:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d748:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d74c:	1affffe5 	bne	4000d6e8 <__aeabi_dmul+0x1ac>
4000d750:	e0211003 	eor	r1, r1, r3
4000d754:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d758:	e3a00000 	mov	r0, #0
4000d75c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d760:	e12fff1e 	bx	lr
4000d764:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d768:	01a00002 	moveq	r0, r2
4000d76c:	01a01003 	moveq	r1, r3
4000d770:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d774:	0a000010 	beq	4000d7bc <__aeabi_dmul+0x280>
4000d778:	e134000c 	teq	r4, ip
4000d77c:	1a000001 	bne	4000d788 <__aeabi_dmul+0x24c>
4000d780:	e1906601 	orrs	r6, r0, r1, lsl #12
4000d784:	1a00000c 	bne	4000d7bc <__aeabi_dmul+0x280>
4000d788:	e135000c 	teq	r5, ip
4000d78c:	1a000003 	bne	4000d7a0 <__aeabi_dmul+0x264>
4000d790:	e1926603 	orrs	r6, r2, r3, lsl #12
4000d794:	11a00002 	movne	r0, r2
4000d798:	11a01003 	movne	r1, r3
4000d79c:	1a000006 	bne	4000d7bc <__aeabi_dmul+0x280>
4000d7a0:	e0211003 	eor	r1, r1, r3
4000d7a4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d7a8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d7ac:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d7b0:	e3a00000 	mov	r0, #0
4000d7b4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7b8:	e12fff1e 	bx	lr
4000d7bc:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d7c0:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000d7c4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7c8:	e12fff1e 	bx	lr

4000d7cc <__aeabi_ddiv>:
4000d7cc:	e92d4070 	push	{r4, r5, r6, lr}
4000d7d0:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d7d4:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d7d8:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d7dc:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d7e0:	1134000c 	teqne	r4, ip
4000d7e4:	1135000c 	teqne	r5, ip
4000d7e8:	0b00005e 	bleq	4000d968 <__aeabi_ddiv+0x19c>
4000d7ec:	e0444005 	sub	r4, r4, r5
4000d7f0:	e021e003 	eor	lr, r1, r3
4000d7f4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d7f8:	e1a01601 	lsl	r1, r1, #12
4000d7fc:	0a00004c 	beq	4000d934 <__aeabi_ddiv+0x168>
4000d800:	e1a03603 	lsl	r3, r3, #12
4000d804:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000d808:	e1853223 	orr	r3, r5, r3, lsr #4
4000d80c:	e1833c22 	orr	r3, r3, r2, lsr #24
4000d810:	e1a02402 	lsl	r2, r2, #8
4000d814:	e1855221 	orr	r5, r5, r1, lsr #4
4000d818:	e1855c20 	orr	r5, r5, r0, lsr #24
4000d81c:	e1a06400 	lsl	r6, r0, #8
4000d820:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000d824:	e1550003 	cmp	r5, r3
4000d828:	01560002 	cmpeq	r6, r2
4000d82c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000d830:	e2844c03 	add	r4, r4, #768	; 0x300
4000d834:	2a000001 	bcs	4000d840 <__aeabi_ddiv+0x74>
4000d838:	e1b030a3 	lsrs	r3, r3, #1
4000d83c:	e1a02062 	rrx	r2, r2
4000d840:	e0566002 	subs	r6, r6, r2
4000d844:	e0c55003 	sbc	r5, r5, r3
4000d848:	e1b030a3 	lsrs	r3, r3, #1
4000d84c:	e1a02062 	rrx	r2, r2
4000d850:	e3a00601 	mov	r0, #1048576	; 0x100000
4000d854:	e3a0c702 	mov	ip, #524288	; 0x80000
4000d858:	e056e002 	subs	lr, r6, r2
4000d85c:	e0d5e003 	sbcs	lr, r5, r3
4000d860:	20466002 	subcs	r6, r6, r2
4000d864:	21a0500e 	movcs	r5, lr
4000d868:	2180000c 	orrcs	r0, r0, ip
4000d86c:	e1b030a3 	lsrs	r3, r3, #1
4000d870:	e1a02062 	rrx	r2, r2
4000d874:	e056e002 	subs	lr, r6, r2
4000d878:	e0d5e003 	sbcs	lr, r5, r3
4000d87c:	20466002 	subcs	r6, r6, r2
4000d880:	21a0500e 	movcs	r5, lr
4000d884:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000d888:	e1b030a3 	lsrs	r3, r3, #1
4000d88c:	e1a02062 	rrx	r2, r2
4000d890:	e056e002 	subs	lr, r6, r2
4000d894:	e0d5e003 	sbcs	lr, r5, r3
4000d898:	20466002 	subcs	r6, r6, r2
4000d89c:	21a0500e 	movcs	r5, lr
4000d8a0:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000d8a4:	e1b030a3 	lsrs	r3, r3, #1
4000d8a8:	e1a02062 	rrx	r2, r2
4000d8ac:	e056e002 	subs	lr, r6, r2
4000d8b0:	e0d5e003 	sbcs	lr, r5, r3
4000d8b4:	20466002 	subcs	r6, r6, r2
4000d8b8:	21a0500e 	movcs	r5, lr
4000d8bc:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000d8c0:	e195e006 	orrs	lr, r5, r6
4000d8c4:	0a00000d 	beq	4000d900 <__aeabi_ddiv+0x134>
4000d8c8:	e1a05205 	lsl	r5, r5, #4
4000d8cc:	e1855e26 	orr	r5, r5, r6, lsr #28
4000d8d0:	e1a06206 	lsl	r6, r6, #4
4000d8d4:	e1a03183 	lsl	r3, r3, #3
4000d8d8:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000d8dc:	e1a02182 	lsl	r2, r2, #3
4000d8e0:	e1b0c22c 	lsrs	ip, ip, #4
4000d8e4:	1affffdb 	bne	4000d858 <__aeabi_ddiv+0x8c>
4000d8e8:	e3110601 	tst	r1, #1048576	; 0x100000
4000d8ec:	1a000006 	bne	4000d90c <__aeabi_ddiv+0x140>
4000d8f0:	e1811000 	orr	r1, r1, r0
4000d8f4:	e3a00000 	mov	r0, #0
4000d8f8:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000d8fc:	eaffffd5 	b	4000d858 <__aeabi_ddiv+0x8c>
4000d900:	e3110601 	tst	r1, #1048576	; 0x100000
4000d904:	01811000 	orreq	r1, r1, r0
4000d908:	03a00000 	moveq	r0, #0
4000d90c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d910:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d914:	8affff43 	bhi	4000d628 <__aeabi_dmul+0xec>
4000d918:	e055c003 	subs	ip, r5, r3
4000d91c:	0056c002 	subseq	ip, r6, r2
4000d920:	01b0c0a0 	lsrseq	ip, r0, #1
4000d924:	e2b00000 	adcs	r0, r0, #0
4000d928:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d92c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d930:	e12fff1e 	bx	lr
4000d934:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000d938:	e18e1621 	orr	r1, lr, r1, lsr #12
4000d93c:	e09440ac 	adds	r4, r4, ip, lsr #1
4000d940:	c074500c 	rsbsgt	r5, r4, ip
4000d944:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d948:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d94c:	c12fff1e 	bxgt	lr
4000d950:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d954:	e3a0e000 	mov	lr, #0
4000d958:	e2544001 	subs	r4, r4, #1
4000d95c:	eaffff31 	b	4000d628 <__aeabi_dmul+0xec>
4000d960:	e185e006 	orr	lr, r5, r6
4000d964:	eaffff2f 	b	4000d628 <__aeabi_dmul+0xec>
4000d968:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d96c:	e134000c 	teq	r4, ip
4000d970:	0135000c 	teqeq	r5, ip
4000d974:	0affff90 	beq	4000d7bc <__aeabi_dmul+0x280>
4000d978:	e134000c 	teq	r4, ip
4000d97c:	1a000006 	bne	4000d99c <__aeabi_ddiv+0x1d0>
4000d980:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d984:	1affff8c 	bne	4000d7bc <__aeabi_dmul+0x280>
4000d988:	e135000c 	teq	r5, ip
4000d98c:	1affff83 	bne	4000d7a0 <__aeabi_dmul+0x264>
4000d990:	e1a00002 	mov	r0, r2
4000d994:	e1a01003 	mov	r1, r3
4000d998:	eaffff87 	b	4000d7bc <__aeabi_dmul+0x280>
4000d99c:	e135000c 	teq	r5, ip
4000d9a0:	1a000004 	bne	4000d9b8 <__aeabi_ddiv+0x1ec>
4000d9a4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d9a8:	0affff68 	beq	4000d750 <__aeabi_dmul+0x214>
4000d9ac:	e1a00002 	mov	r0, r2
4000d9b0:	e1a01003 	mov	r1, r3
4000d9b4:	eaffff80 	b	4000d7bc <__aeabi_dmul+0x280>
4000d9b8:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d9bc:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d9c0:	1affff48 	bne	4000d6e8 <__aeabi_dmul+0x1ac>
4000d9c4:	e1904081 	orrs	r4, r0, r1, lsl #1
4000d9c8:	1affff74 	bne	4000d7a0 <__aeabi_dmul+0x264>
4000d9cc:	e1925083 	orrs	r5, r2, r3, lsl #1
4000d9d0:	1affff5e 	bne	4000d750 <__aeabi_dmul+0x214>
4000d9d4:	eaffff78 	b	4000d7bc <__aeabi_dmul+0x280>

4000d9d8 <__gedf2>:
4000d9d8:	e3e0c000 	mvn	ip, #0
4000d9dc:	ea000002 	b	4000d9ec <__cmpdf2+0x4>

4000d9e0 <__ledf2>:
4000d9e0:	e3a0c001 	mov	ip, #1
4000d9e4:	ea000000 	b	4000d9ec <__cmpdf2+0x4>

4000d9e8 <__cmpdf2>:
4000d9e8:	e3a0c001 	mov	ip, #1
4000d9ec:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000d9f0:	e1a0c081 	lsl	ip, r1, #1
4000d9f4:	e1f0cacc 	mvns	ip, ip, asr #21
4000d9f8:	e1a0c083 	lsl	ip, r3, #1
4000d9fc:	11f0cacc 	mvnsne	ip, ip, asr #21
4000da00:	0a00000e 	beq	4000da40 <__cmpdf2+0x58>
4000da04:	e28dd004 	add	sp, sp, #4
4000da08:	e190c081 	orrs	ip, r0, r1, lsl #1
4000da0c:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000da10:	11310003 	teqne	r1, r3
4000da14:	01300002 	teqeq	r0, r2
4000da18:	03a00000 	moveq	r0, #0
4000da1c:	012fff1e 	bxeq	lr
4000da20:	e3700000 	cmn	r0, #0
4000da24:	e1310003 	teq	r1, r3
4000da28:	51510003 	cmppl	r1, r3
4000da2c:	01500002 	cmpeq	r0, r2
4000da30:	21a00fc3 	asrcs	r0, r3, #31
4000da34:	31e00fc3 	mvncc	r0, r3, asr #31
4000da38:	e3800001 	orr	r0, r0, #1
4000da3c:	e12fff1e 	bx	lr
4000da40:	e1a0c081 	lsl	ip, r1, #1
4000da44:	e1f0cacc 	mvns	ip, ip, asr #21
4000da48:	1a000001 	bne	4000da54 <__cmpdf2+0x6c>
4000da4c:	e190c601 	orrs	ip, r0, r1, lsl #12
4000da50:	1a000004 	bne	4000da68 <__cmpdf2+0x80>
4000da54:	e1a0c083 	lsl	ip, r3, #1
4000da58:	e1f0cacc 	mvns	ip, ip, asr #21
4000da5c:	1affffe8 	bne	4000da04 <__cmpdf2+0x1c>
4000da60:	e192c603 	orrs	ip, r2, r3, lsl #12
4000da64:	0affffe6 	beq	4000da04 <__cmpdf2+0x1c>
4000da68:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000da6c:	e12fff1e 	bx	lr

4000da70 <__aeabi_cdrcmple>:
4000da70:	e1a0c000 	mov	ip, r0
4000da74:	e1a00002 	mov	r0, r2
4000da78:	e1a0200c 	mov	r2, ip
4000da7c:	e1a0c001 	mov	ip, r1
4000da80:	e1a01003 	mov	r1, r3
4000da84:	e1a0300c 	mov	r3, ip
4000da88:	eaffffff 	b	4000da8c <__aeabi_cdcmpeq>

4000da8c <__aeabi_cdcmpeq>:
4000da8c:	e92d4001 	push	{r0, lr}
4000da90:	ebffffd4 	bl	4000d9e8 <__cmpdf2>
4000da94:	e3500000 	cmp	r0, #0
4000da98:	43700000 	cmnmi	r0, #0
4000da9c:	e8bd4001 	pop	{r0, lr}
4000daa0:	e12fff1e 	bx	lr

4000daa4 <__aeabi_dcmpeq>:
4000daa4:	e52de008 	str	lr, [sp, #-8]!
4000daa8:	ebfffff7 	bl	4000da8c <__aeabi_cdcmpeq>
4000daac:	03a00001 	moveq	r0, #1
4000dab0:	13a00000 	movne	r0, #0
4000dab4:	e49de008 	ldr	lr, [sp], #8
4000dab8:	e12fff1e 	bx	lr

4000dabc <__aeabi_dcmplt>:
4000dabc:	e52de008 	str	lr, [sp, #-8]!
4000dac0:	ebfffff1 	bl	4000da8c <__aeabi_cdcmpeq>
4000dac4:	33a00001 	movcc	r0, #1
4000dac8:	23a00000 	movcs	r0, #0
4000dacc:	e49de008 	ldr	lr, [sp], #8
4000dad0:	e12fff1e 	bx	lr

4000dad4 <__aeabi_dcmple>:
4000dad4:	e52de008 	str	lr, [sp, #-8]!
4000dad8:	ebffffeb 	bl	4000da8c <__aeabi_cdcmpeq>
4000dadc:	93a00001 	movls	r0, #1
4000dae0:	83a00000 	movhi	r0, #0
4000dae4:	e49de008 	ldr	lr, [sp], #8
4000dae8:	e12fff1e 	bx	lr

4000daec <__aeabi_dcmpge>:
4000daec:	e52de008 	str	lr, [sp, #-8]!
4000daf0:	ebffffde 	bl	4000da70 <__aeabi_cdrcmple>
4000daf4:	93a00001 	movls	r0, #1
4000daf8:	83a00000 	movhi	r0, #0
4000dafc:	e49de008 	ldr	lr, [sp], #8
4000db00:	e12fff1e 	bx	lr

4000db04 <__aeabi_dcmpgt>:
4000db04:	e52de008 	str	lr, [sp, #-8]!
4000db08:	ebffffd8 	bl	4000da70 <__aeabi_cdrcmple>
4000db0c:	33a00001 	movcc	r0, #1
4000db10:	23a00000 	movcs	r0, #0
4000db14:	e49de008 	ldr	lr, [sp], #8
4000db18:	e12fff1e 	bx	lr

4000db1c <__aeabi_d2iz>:
4000db1c:	e1a02081 	lsl	r2, r1, #1
4000db20:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000db24:	2a00000c 	bcs	4000db5c <__aeabi_d2iz+0x40>
4000db28:	5a000009 	bpl	4000db54 <__aeabi_d2iz+0x38>
4000db2c:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000db30:	e0532ac2 	subs	r2, r3, r2, asr #21
4000db34:	9a00000a 	bls	4000db64 <__aeabi_d2iz+0x48>
4000db38:	e1a03581 	lsl	r3, r1, #11
4000db3c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000db40:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000db44:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000db48:	e1a00233 	lsr	r0, r3, r2
4000db4c:	12600000 	rsbne	r0, r0, #0
4000db50:	e12fff1e 	bx	lr
4000db54:	e3a00000 	mov	r0, #0
4000db58:	e12fff1e 	bx	lr
4000db5c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000db60:	1a000002 	bne	4000db70 <__aeabi_d2iz+0x54>
4000db64:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000db68:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000db6c:	e12fff1e 	bx	lr
4000db70:	e3a00000 	mov	r0, #0
4000db74:	e12fff1e 	bx	lr

4000db78 <__aeabi_uldivmod>:
4000db78:	e3530000 	cmp	r3, #0
4000db7c:	03520000 	cmpeq	r2, #0
4000db80:	1a000004 	bne	4000db98 <__aeabi_uldivmod+0x20>
4000db84:	e3510000 	cmp	r1, #0
4000db88:	03500000 	cmpeq	r0, #0
4000db8c:	13e01000 	mvnne	r1, #0
4000db90:	13e00000 	mvnne	r0, #0
4000db94:	eafffd60 	b	4000d11c <__aeabi_idiv0>
4000db98:	e24dd008 	sub	sp, sp, #8
4000db9c:	e92d6000 	push	{sp, lr}
4000dba0:	eb000014 	bl	4000dbf8 <__gnu_uldivmod_helper>
4000dba4:	e59de004 	ldr	lr, [sp, #4]
4000dba8:	e28dd008 	add	sp, sp, #8
4000dbac:	e8bd000c 	pop	{r2, r3}
4000dbb0:	e12fff1e 	bx	lr

4000dbb4 <__gnu_ldivmod_helper>:
4000dbb4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dbb8:	e59d9020 	ldr	r9, [sp, #32]
4000dbbc:	e1a08002 	mov	r8, r2
4000dbc0:	e1a0a003 	mov	sl, r3
4000dbc4:	e1a06000 	mov	r6, r0
4000dbc8:	e1a07001 	mov	r7, r1
4000dbcc:	eb000019 	bl	4000dc38 <__divdi3>
4000dbd0:	e0030198 	mul	r3, r8, r1
4000dbd4:	e1a02000 	mov	r2, r0
4000dbd8:	e0854098 	umull	r4, r5, r8, r0
4000dbdc:	e022329a 	mla	r2, sl, r2, r3
4000dbe0:	e0825005 	add	r5, r2, r5
4000dbe4:	e0564004 	subs	r4, r6, r4
4000dbe8:	e0c75005 	sbc	r5, r7, r5
4000dbec:	e8890030 	stm	r9, {r4, r5}
4000dbf0:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dbf4:	e12fff1e 	bx	lr

4000dbf8 <__gnu_uldivmod_helper>:
4000dbf8:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dbfc:	e59d9020 	ldr	r9, [sp, #32]
4000dc00:	e1a06000 	mov	r6, r0
4000dc04:	e1a07001 	mov	r7, r1
4000dc08:	e1a08002 	mov	r8, r2
4000dc0c:	e1a04003 	mov	r4, r3
4000dc10:	eb00013c 	bl	4000e108 <__udivdi3>
4000dc14:	e0030490 	mul	r3, r0, r4
4000dc18:	e0854890 	umull	r4, r5, r0, r8
4000dc1c:	e0283891 	mla	r8, r1, r8, r3
4000dc20:	e0885005 	add	r5, r8, r5
4000dc24:	e0564004 	subs	r4, r6, r4
4000dc28:	e0c75005 	sbc	r5, r7, r5
4000dc2c:	e8890030 	stm	r9, {r4, r5}
4000dc30:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dc34:	e12fff1e 	bx	lr

4000dc38 <__divdi3>:
4000dc38:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dc3c:	e2704000 	rsbs	r4, r0, #0
4000dc40:	e2e15000 	rsc	r5, r1, #0
4000dc44:	e3510000 	cmp	r1, #0
4000dc48:	e3e06000 	mvn	r6, #0
4000dc4c:	a1a04000 	movge	r4, r0
4000dc50:	a1a05001 	movge	r5, r1
4000dc54:	a3a06000 	movge	r6, #0
4000dc58:	e3530000 	cmp	r3, #0
4000dc5c:	e24dd014 	sub	sp, sp, #20
4000dc60:	ba000098 	blt	4000dec8 <__divdi3+0x290>
4000dc64:	e3530000 	cmp	r3, #0
4000dc68:	e1a0c004 	mov	ip, r4
4000dc6c:	e1a0b005 	mov	fp, r5
4000dc70:	e1a0a002 	mov	sl, r2
4000dc74:	e1a01003 	mov	r1, r3
4000dc78:	e1a08002 	mov	r8, r2
4000dc7c:	e1a07004 	mov	r7, r4
4000dc80:	e1a09005 	mov	r9, r5
4000dc84:	1a000040 	bne	4000dd8c <__divdi3+0x154>
4000dc88:	e1520005 	cmp	r2, r5
4000dc8c:	9a000052 	bls	4000dddc <__divdi3+0x1a4>
4000dc90:	e1a00002 	mov	r0, r2
4000dc94:	eb000237 	bl	4000e578 <__clzsi2>
4000dc98:	e3500000 	cmp	r0, #0
4000dc9c:	12603020 	rsbne	r3, r0, #32
4000dca0:	11a03334 	lsrne	r3, r4, r3
4000dca4:	11a0801a 	lslne	r8, sl, r0
4000dca8:	11839015 	orrne	r9, r3, r5, lsl r0
4000dcac:	11a07014 	lslne	r7, r4, r0
4000dcb0:	e1a04828 	lsr	r4, r8, #16
4000dcb4:	e1a01004 	mov	r1, r4
4000dcb8:	e1a00009 	mov	r0, r9
4000dcbc:	ebfffcd1 	bl	4000d008 <__aeabi_uidiv>
4000dcc0:	e1a01004 	mov	r1, r4
4000dcc4:	e1a0b000 	mov	fp, r0
4000dcc8:	e1a00009 	mov	r0, r9
4000dccc:	ebfffd0a 	bl	4000d0fc <__aeabi_uidivmod>
4000dcd0:	e1a0a808 	lsl	sl, r8, #16
4000dcd4:	e1a0a82a 	lsr	sl, sl, #16
4000dcd8:	e0000b9a 	mul	r0, sl, fp
4000dcdc:	e1a02827 	lsr	r2, r7, #16
4000dce0:	e1821801 	orr	r1, r2, r1, lsl #16
4000dce4:	e1500001 	cmp	r0, r1
4000dce8:	9a000007 	bls	4000dd0c <__divdi3+0xd4>
4000dcec:	e0911008 	adds	r1, r1, r8
4000dcf0:	e24b3001 	sub	r3, fp, #1
4000dcf4:	2a000003 	bcs	4000dd08 <__divdi3+0xd0>
4000dcf8:	e1500001 	cmp	r0, r1
4000dcfc:	824bb002 	subhi	fp, fp, #2
4000dd00:	80811008 	addhi	r1, r1, r8
4000dd04:	8a000000 	bhi	4000dd0c <__divdi3+0xd4>
4000dd08:	e1a0b003 	mov	fp, r3
4000dd0c:	e0609001 	rsb	r9, r0, r1
4000dd10:	e1a00009 	mov	r0, r9
4000dd14:	e1a01004 	mov	r1, r4
4000dd18:	ebfffcba 	bl	4000d008 <__aeabi_uidiv>
4000dd1c:	e1a01004 	mov	r1, r4
4000dd20:	e1a05000 	mov	r5, r0
4000dd24:	e1a00009 	mov	r0, r9
4000dd28:	ebfffcf3 	bl	4000d0fc <__aeabi_uidivmod>
4000dd2c:	e00a0a95 	mul	sl, r5, sl
4000dd30:	e1a07807 	lsl	r7, r7, #16
4000dd34:	e1a07827 	lsr	r7, r7, #16
4000dd38:	e1871801 	orr	r1, r7, r1, lsl #16
4000dd3c:	e15a0001 	cmp	sl, r1
4000dd40:	9a000006 	bls	4000dd60 <__divdi3+0x128>
4000dd44:	e0918008 	adds	r8, r1, r8
4000dd48:	e2453001 	sub	r3, r5, #1
4000dd4c:	2a000002 	bcs	4000dd5c <__divdi3+0x124>
4000dd50:	e15a0008 	cmp	sl, r8
4000dd54:	82455002 	subhi	r5, r5, #2
4000dd58:	8a000000 	bhi	4000dd60 <__divdi3+0x128>
4000dd5c:	e1a05003 	mov	r5, r3
4000dd60:	e185380b 	orr	r3, r5, fp, lsl #16
4000dd64:	e3a04000 	mov	r4, #0
4000dd68:	e3560000 	cmp	r6, #0
4000dd6c:	e1a00003 	mov	r0, r3
4000dd70:	e1a01004 	mov	r1, r4
4000dd74:	0a000001 	beq	4000dd80 <__divdi3+0x148>
4000dd78:	e2700000 	rsbs	r0, r0, #0
4000dd7c:	e2e11000 	rsc	r1, r1, #0
4000dd80:	e28dd014 	add	sp, sp, #20
4000dd84:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dd88:	e12fff1e 	bx	lr
4000dd8c:	e1530005 	cmp	r3, r5
4000dd90:	83a04000 	movhi	r4, #0
4000dd94:	81a03004 	movhi	r3, r4
4000dd98:	8afffff2 	bhi	4000dd68 <__divdi3+0x130>
4000dd9c:	e1a00003 	mov	r0, r3
4000dda0:	e58d100c 	str	r1, [sp, #12]
4000dda4:	e58dc008 	str	ip, [sp, #8]
4000dda8:	eb0001f2 	bl	4000e578 <__clzsi2>
4000ddac:	e2505000 	subs	r5, r0, #0
4000ddb0:	e59d100c 	ldr	r1, [sp, #12]
4000ddb4:	e59dc008 	ldr	ip, [sp, #8]
4000ddb8:	1a00007f 	bne	4000dfbc <__divdi3+0x384>
4000ddbc:	e151000b 	cmp	r1, fp
4000ddc0:	215a000c 	cmpcs	sl, ip
4000ddc4:	83a04000 	movhi	r4, #0
4000ddc8:	93a04001 	movls	r4, #1
4000ddcc:	93a03001 	movls	r3, #1
4000ddd0:	91a04005 	movls	r4, r5
4000ddd4:	81a03004 	movhi	r3, r4
4000ddd8:	eaffffe2 	b	4000dd68 <__divdi3+0x130>
4000dddc:	e3520000 	cmp	r2, #0
4000dde0:	1a000003 	bne	4000ddf4 <__divdi3+0x1bc>
4000dde4:	e1a01002 	mov	r1, r2
4000dde8:	e3a00001 	mov	r0, #1
4000ddec:	ebfffc85 	bl	4000d008 <__aeabi_uidiv>
4000ddf0:	e1a08000 	mov	r8, r0
4000ddf4:	e1a00008 	mov	r0, r8
4000ddf8:	eb0001de 	bl	4000e578 <__clzsi2>
4000ddfc:	e2503000 	subs	r3, r0, #0
4000de00:	1a000034 	bne	4000ded8 <__divdi3+0x2a0>
4000de04:	e1a0a808 	lsl	sl, r8, #16
4000de08:	e0689009 	rsb	r9, r8, r9
4000de0c:	e1a0a82a 	lsr	sl, sl, #16
4000de10:	e1a05828 	lsr	r5, r8, #16
4000de14:	e3a04001 	mov	r4, #1
4000de18:	e1a01005 	mov	r1, r5
4000de1c:	e1a00009 	mov	r0, r9
4000de20:	ebfffc78 	bl	4000d008 <__aeabi_uidiv>
4000de24:	e1a01005 	mov	r1, r5
4000de28:	e1a0b000 	mov	fp, r0
4000de2c:	e1a00009 	mov	r0, r9
4000de30:	ebfffcb1 	bl	4000d0fc <__aeabi_uidivmod>
4000de34:	e0000b9a 	mul	r0, sl, fp
4000de38:	e1a02827 	lsr	r2, r7, #16
4000de3c:	e1821801 	orr	r1, r2, r1, lsl #16
4000de40:	e1500001 	cmp	r0, r1
4000de44:	9a000006 	bls	4000de64 <__divdi3+0x22c>
4000de48:	e0911008 	adds	r1, r1, r8
4000de4c:	e24b3001 	sub	r3, fp, #1
4000de50:	2a0000a4 	bcs	4000e0e8 <__divdi3+0x4b0>
4000de54:	e1500001 	cmp	r0, r1
4000de58:	824bb002 	subhi	fp, fp, #2
4000de5c:	80811008 	addhi	r1, r1, r8
4000de60:	9a0000a0 	bls	4000e0e8 <__divdi3+0x4b0>
4000de64:	e0602001 	rsb	r2, r0, r1
4000de68:	e1a00002 	mov	r0, r2
4000de6c:	e1a01005 	mov	r1, r5
4000de70:	e58d200c 	str	r2, [sp, #12]
4000de74:	ebfffc63 	bl	4000d008 <__aeabi_uidiv>
4000de78:	e59d200c 	ldr	r2, [sp, #12]
4000de7c:	e1a09000 	mov	r9, r0
4000de80:	e1a01005 	mov	r1, r5
4000de84:	e1a00002 	mov	r0, r2
4000de88:	ebfffc9b 	bl	4000d0fc <__aeabi_uidivmod>
4000de8c:	e00a0a99 	mul	sl, r9, sl
4000de90:	e1a07807 	lsl	r7, r7, #16
4000de94:	e1a07827 	lsr	r7, r7, #16
4000de98:	e1871801 	orr	r1, r7, r1, lsl #16
4000de9c:	e15a0001 	cmp	sl, r1
4000dea0:	9a000006 	bls	4000dec0 <__divdi3+0x288>
4000dea4:	e0918008 	adds	r8, r1, r8
4000dea8:	e2493001 	sub	r3, r9, #1
4000deac:	2a000002 	bcs	4000debc <__divdi3+0x284>
4000deb0:	e15a0008 	cmp	sl, r8
4000deb4:	82499002 	subhi	r9, r9, #2
4000deb8:	8a000000 	bhi	4000dec0 <__divdi3+0x288>
4000debc:	e1a09003 	mov	r9, r3
4000dec0:	e189380b 	orr	r3, r9, fp, lsl #16
4000dec4:	eaffffa7 	b	4000dd68 <__divdi3+0x130>
4000dec8:	e1e06006 	mvn	r6, r6
4000decc:	e2722000 	rsbs	r2, r2, #0
4000ded0:	e2e33000 	rsc	r3, r3, #0
4000ded4:	eaffff62 	b	4000dc64 <__divdi3+0x2c>
4000ded8:	e1a08318 	lsl	r8, r8, r3
4000dedc:	e263b020 	rsb	fp, r3, #32
4000dee0:	e1a04b39 	lsr	r4, r9, fp
4000dee4:	e1a0bb37 	lsr	fp, r7, fp
4000dee8:	e1a05828 	lsr	r5, r8, #16
4000deec:	e1a01005 	mov	r1, r5
4000def0:	e1a00004 	mov	r0, r4
4000def4:	e18bb319 	orr	fp, fp, r9, lsl r3
4000def8:	e1a07317 	lsl	r7, r7, r3
4000defc:	ebfffc41 	bl	4000d008 <__aeabi_uidiv>
4000df00:	e1a01005 	mov	r1, r5
4000df04:	e1a03000 	mov	r3, r0
4000df08:	e1a00004 	mov	r0, r4
4000df0c:	e58d3004 	str	r3, [sp, #4]
4000df10:	ebfffc79 	bl	4000d0fc <__aeabi_uidivmod>
4000df14:	e1a0a808 	lsl	sl, r8, #16
4000df18:	e59d3004 	ldr	r3, [sp, #4]
4000df1c:	e1a0a82a 	lsr	sl, sl, #16
4000df20:	e000039a 	mul	r0, sl, r3
4000df24:	e1a0282b 	lsr	r2, fp, #16
4000df28:	e1821801 	orr	r1, r2, r1, lsl #16
4000df2c:	e1500001 	cmp	r0, r1
4000df30:	9a000006 	bls	4000df50 <__divdi3+0x318>
4000df34:	e0911008 	adds	r1, r1, r8
4000df38:	e2432001 	sub	r2, r3, #1
4000df3c:	2a00006f 	bcs	4000e100 <__divdi3+0x4c8>
4000df40:	e1500001 	cmp	r0, r1
4000df44:	82433002 	subhi	r3, r3, #2
4000df48:	80811008 	addhi	r1, r1, r8
4000df4c:	9a00006b 	bls	4000e100 <__divdi3+0x4c8>
4000df50:	e0609001 	rsb	r9, r0, r1
4000df54:	e1a00009 	mov	r0, r9
4000df58:	e1a01005 	mov	r1, r5
4000df5c:	e58d3004 	str	r3, [sp, #4]
4000df60:	ebfffc28 	bl	4000d008 <__aeabi_uidiv>
4000df64:	e1a01005 	mov	r1, r5
4000df68:	e1a04000 	mov	r4, r0
4000df6c:	e1a00009 	mov	r0, r9
4000df70:	ebfffc61 	bl	4000d0fc <__aeabi_uidivmod>
4000df74:	e009049a 	mul	r9, sl, r4
4000df78:	e1a0b80b 	lsl	fp, fp, #16
4000df7c:	e1a0b82b 	lsr	fp, fp, #16
4000df80:	e18b1801 	orr	r1, fp, r1, lsl #16
4000df84:	e1590001 	cmp	r9, r1
4000df88:	e59d3004 	ldr	r3, [sp, #4]
4000df8c:	9a000007 	bls	4000dfb0 <__divdi3+0x378>
4000df90:	e0911008 	adds	r1, r1, r8
4000df94:	e2442001 	sub	r2, r4, #1
4000df98:	2a000003 	bcs	4000dfac <__divdi3+0x374>
4000df9c:	e1590001 	cmp	r9, r1
4000dfa0:	82444002 	subhi	r4, r4, #2
4000dfa4:	80811008 	addhi	r1, r1, r8
4000dfa8:	8a000000 	bhi	4000dfb0 <__divdi3+0x378>
4000dfac:	e1a04002 	mov	r4, r2
4000dfb0:	e0699001 	rsb	r9, r9, r1
4000dfb4:	e1844803 	orr	r4, r4, r3, lsl #16
4000dfb8:	eaffff96 	b	4000de18 <__divdi3+0x1e0>
4000dfbc:	e2653020 	rsb	r3, r5, #32
4000dfc0:	e1a0833a 	lsr	r8, sl, r3
4000dfc4:	e1888511 	orr	r8, r8, r1, lsl r5
4000dfc8:	e1a0233b 	lsr	r2, fp, r3
4000dfcc:	e1a03337 	lsr	r3, r7, r3
4000dfd0:	e1a09828 	lsr	r9, r8, #16
4000dfd4:	e1a01009 	mov	r1, r9
4000dfd8:	e1a00002 	mov	r0, r2
4000dfdc:	e183b51b 	orr	fp, r3, fp, lsl r5
4000dfe0:	e58d200c 	str	r2, [sp, #12]
4000dfe4:	ebfffc07 	bl	4000d008 <__aeabi_uidiv>
4000dfe8:	e59d200c 	ldr	r2, [sp, #12]
4000dfec:	e1a03000 	mov	r3, r0
4000dff0:	e1a01009 	mov	r1, r9
4000dff4:	e1a00002 	mov	r0, r2
4000dff8:	e58d3004 	str	r3, [sp, #4]
4000dffc:	ebfffc3e 	bl	4000d0fc <__aeabi_uidivmod>
4000e000:	e1a04808 	lsl	r4, r8, #16
4000e004:	e59d3004 	ldr	r3, [sp, #4]
4000e008:	e1a04824 	lsr	r4, r4, #16
4000e00c:	e0000394 	mul	r0, r4, r3
4000e010:	e1a0282b 	lsr	r2, fp, #16
4000e014:	e1821801 	orr	r1, r2, r1, lsl #16
4000e018:	e1500001 	cmp	r0, r1
4000e01c:	e1a0a51a 	lsl	sl, sl, r5
4000e020:	9a000006 	bls	4000e040 <__divdi3+0x408>
4000e024:	e0911008 	adds	r1, r1, r8
4000e028:	e2432001 	sub	r2, r3, #1
4000e02c:	2a000031 	bcs	4000e0f8 <__divdi3+0x4c0>
4000e030:	e1500001 	cmp	r0, r1
4000e034:	82433002 	subhi	r3, r3, #2
4000e038:	80811008 	addhi	r1, r1, r8
4000e03c:	9a00002d 	bls	4000e0f8 <__divdi3+0x4c0>
4000e040:	e060c001 	rsb	ip, r0, r1
4000e044:	e1a0000c 	mov	r0, ip
4000e048:	e1a01009 	mov	r1, r9
4000e04c:	e98d1008 	stmib	sp, {r3, ip}
4000e050:	ebfffbec 	bl	4000d008 <__aeabi_uidiv>
4000e054:	e59dc008 	ldr	ip, [sp, #8]
4000e058:	e1a02000 	mov	r2, r0
4000e05c:	e1a01009 	mov	r1, r9
4000e060:	e1a0000c 	mov	r0, ip
4000e064:	e58d200c 	str	r2, [sp, #12]
4000e068:	ebfffc23 	bl	4000d0fc <__aeabi_uidivmod>
4000e06c:	e59d200c 	ldr	r2, [sp, #12]
4000e070:	e0040492 	mul	r4, r2, r4
4000e074:	e1a0b80b 	lsl	fp, fp, #16
4000e078:	e1a0c82b 	lsr	ip, fp, #16
4000e07c:	e18cc801 	orr	ip, ip, r1, lsl #16
4000e080:	e154000c 	cmp	r4, ip
4000e084:	e59d3004 	ldr	r3, [sp, #4]
4000e088:	9a000006 	bls	4000e0a8 <__divdi3+0x470>
4000e08c:	e09cc008 	adds	ip, ip, r8
4000e090:	e2421001 	sub	r1, r2, #1
4000e094:	2a000015 	bcs	4000e0f0 <__divdi3+0x4b8>
4000e098:	e154000c 	cmp	r4, ip
4000e09c:	82422002 	subhi	r2, r2, #2
4000e0a0:	808cc008 	addhi	ip, ip, r8
4000e0a4:	9a000011 	bls	4000e0f0 <__divdi3+0x4b8>
4000e0a8:	e1821803 	orr	r1, r2, r3, lsl #16
4000e0ac:	e0832a91 	umull	r2, r3, r1, sl
4000e0b0:	e064400c 	rsb	r4, r4, ip
4000e0b4:	e1540003 	cmp	r4, r3
4000e0b8:	3a000007 	bcc	4000e0dc <__divdi3+0x4a4>
4000e0bc:	13a04000 	movne	r4, #0
4000e0c0:	03a04001 	moveq	r4, #1
4000e0c4:	e1520517 	cmp	r2, r7, lsl r5
4000e0c8:	93a04000 	movls	r4, #0
4000e0cc:	82044001 	andhi	r4, r4, #1
4000e0d0:	e3540000 	cmp	r4, #0
4000e0d4:	01a03001 	moveq	r3, r1
4000e0d8:	0affff22 	beq	4000dd68 <__divdi3+0x130>
4000e0dc:	e2413001 	sub	r3, r1, #1
4000e0e0:	e3a04000 	mov	r4, #0
4000e0e4:	eaffff1f 	b	4000dd68 <__divdi3+0x130>
4000e0e8:	e1a0b003 	mov	fp, r3
4000e0ec:	eaffff5c 	b	4000de64 <__divdi3+0x22c>
4000e0f0:	e1a02001 	mov	r2, r1
4000e0f4:	eaffffeb 	b	4000e0a8 <__divdi3+0x470>
4000e0f8:	e1a03002 	mov	r3, r2
4000e0fc:	eaffffcf 	b	4000e040 <__divdi3+0x408>
4000e100:	e1a03002 	mov	r3, r2
4000e104:	eaffff91 	b	4000df50 <__divdi3+0x318>

4000e108 <__udivdi3>:
4000e108:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e10c:	e3530000 	cmp	r3, #0
4000e110:	e24dd00c 	sub	sp, sp, #12
4000e114:	e1a07003 	mov	r7, r3
4000e118:	e1a08000 	mov	r8, r0
4000e11c:	e1a05001 	mov	r5, r1
4000e120:	e1a06002 	mov	r6, r2
4000e124:	e1a04002 	mov	r4, r2
4000e128:	e1a09000 	mov	r9, r0
4000e12c:	e1a0a001 	mov	sl, r1
4000e130:	1a00003a 	bne	4000e220 <__udivdi3+0x118>
4000e134:	e1520001 	cmp	r2, r1
4000e138:	9a000048 	bls	4000e260 <__udivdi3+0x158>
4000e13c:	e1a00002 	mov	r0, r2
4000e140:	eb00010c 	bl	4000e578 <__clzsi2>
4000e144:	e3500000 	cmp	r0, #0
4000e148:	1260a020 	rsbne	sl, r0, #32
4000e14c:	11a0aa38 	lsrne	sl, r8, sl
4000e150:	11a04016 	lslne	r4, r6, r0
4000e154:	118aa015 	orrne	sl, sl, r5, lsl r0
4000e158:	e1a05824 	lsr	r5, r4, #16
4000e15c:	11a09018 	lslne	r9, r8, r0
4000e160:	e1a01005 	mov	r1, r5
4000e164:	e1a0000a 	mov	r0, sl
4000e168:	ebfffba6 	bl	4000d008 <__aeabi_uidiv>
4000e16c:	e1a01005 	mov	r1, r5
4000e170:	e1a07000 	mov	r7, r0
4000e174:	e1a0000a 	mov	r0, sl
4000e178:	ebfffbdf 	bl	4000d0fc <__aeabi_uidivmod>
4000e17c:	e1a08804 	lsl	r8, r4, #16
4000e180:	e1a08828 	lsr	r8, r8, #16
4000e184:	e0000798 	mul	r0, r8, r7
4000e188:	e1a03829 	lsr	r3, r9, #16
4000e18c:	e1831801 	orr	r1, r3, r1, lsl #16
4000e190:	e1500001 	cmp	r0, r1
4000e194:	9a000007 	bls	4000e1b8 <__udivdi3+0xb0>
4000e198:	e0911004 	adds	r1, r1, r4
4000e19c:	e2472001 	sub	r2, r7, #1
4000e1a0:	2a000003 	bcs	4000e1b4 <__udivdi3+0xac>
4000e1a4:	e1500001 	cmp	r0, r1
4000e1a8:	82477002 	subhi	r7, r7, #2
4000e1ac:	80811004 	addhi	r1, r1, r4
4000e1b0:	8a000000 	bhi	4000e1b8 <__udivdi3+0xb0>
4000e1b4:	e1a07002 	mov	r7, r2
4000e1b8:	e060a001 	rsb	sl, r0, r1
4000e1bc:	e1a0000a 	mov	r0, sl
4000e1c0:	e1a01005 	mov	r1, r5
4000e1c4:	ebfffb8f 	bl	4000d008 <__aeabi_uidiv>
4000e1c8:	e1a01005 	mov	r1, r5
4000e1cc:	e1a06000 	mov	r6, r0
4000e1d0:	e1a0000a 	mov	r0, sl
4000e1d4:	ebfffbc8 	bl	4000d0fc <__aeabi_uidivmod>
4000e1d8:	e0080896 	mul	r8, r6, r8
4000e1dc:	e1a09809 	lsl	r9, r9, #16
4000e1e0:	e1a09829 	lsr	r9, r9, #16
4000e1e4:	e1891801 	orr	r1, r9, r1, lsl #16
4000e1e8:	e1580001 	cmp	r8, r1
4000e1ec:	9a000005 	bls	4000e208 <__udivdi3+0x100>
4000e1f0:	e0914004 	adds	r4, r1, r4
4000e1f4:	e2463001 	sub	r3, r6, #1
4000e1f8:	2a0000cc 	bcs	4000e530 <__udivdi3+0x428>
4000e1fc:	e1580004 	cmp	r8, r4
4000e200:	82466002 	subhi	r6, r6, #2
4000e204:	9a0000c9 	bls	4000e530 <__udivdi3+0x428>
4000e208:	e1860807 	orr	r0, r6, r7, lsl #16
4000e20c:	e3a06000 	mov	r6, #0
4000e210:	e1a01006 	mov	r1, r6
4000e214:	e28dd00c 	add	sp, sp, #12
4000e218:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e21c:	e12fff1e 	bx	lr
4000e220:	e1530001 	cmp	r3, r1
4000e224:	83a06000 	movhi	r6, #0
4000e228:	81a00006 	movhi	r0, r6
4000e22c:	8afffff7 	bhi	4000e210 <__udivdi3+0x108>
4000e230:	e1a00003 	mov	r0, r3
4000e234:	eb0000cf 	bl	4000e578 <__clzsi2>
4000e238:	e2509000 	subs	r9, r0, #0
4000e23c:	1a000042 	bne	4000e34c <__udivdi3+0x244>
4000e240:	e1570005 	cmp	r7, r5
4000e244:	21560008 	cmpcs	r6, r8
4000e248:	83a06000 	movhi	r6, #0
4000e24c:	93a06001 	movls	r6, #1
4000e250:	93a00001 	movls	r0, #1
4000e254:	91a06009 	movls	r6, r9
4000e258:	81a00006 	movhi	r0, r6
4000e25c:	eaffffeb 	b	4000e210 <__udivdi3+0x108>
4000e260:	e3520000 	cmp	r2, #0
4000e264:	1a000003 	bne	4000e278 <__udivdi3+0x170>
4000e268:	e1a01002 	mov	r1, r2
4000e26c:	e3a00001 	mov	r0, #1
4000e270:	ebfffb64 	bl	4000d008 <__aeabi_uidiv>
4000e274:	e1a04000 	mov	r4, r0
4000e278:	e1a00004 	mov	r0, r4
4000e27c:	eb0000bd 	bl	4000e578 <__clzsi2>
4000e280:	e2503000 	subs	r3, r0, #0
4000e284:	1a000074 	bne	4000e45c <__udivdi3+0x354>
4000e288:	e1a0a804 	lsl	sl, r4, #16
4000e28c:	e0645005 	rsb	r5, r4, r5
4000e290:	e1a0a82a 	lsr	sl, sl, #16
4000e294:	e1a07824 	lsr	r7, r4, #16
4000e298:	e3a06001 	mov	r6, #1
4000e29c:	e1a01007 	mov	r1, r7
4000e2a0:	e1a00005 	mov	r0, r5
4000e2a4:	ebfffb57 	bl	4000d008 <__aeabi_uidiv>
4000e2a8:	e1a01007 	mov	r1, r7
4000e2ac:	e1a08000 	mov	r8, r0
4000e2b0:	e1a00005 	mov	r0, r5
4000e2b4:	ebfffb90 	bl	4000d0fc <__aeabi_uidivmod>
4000e2b8:	e000089a 	mul	r0, sl, r8
4000e2bc:	e1a03829 	lsr	r3, r9, #16
4000e2c0:	e1831801 	orr	r1, r3, r1, lsl #16
4000e2c4:	e1500001 	cmp	r0, r1
4000e2c8:	9a000006 	bls	4000e2e8 <__udivdi3+0x1e0>
4000e2cc:	e0911004 	adds	r1, r1, r4
4000e2d0:	e2482001 	sub	r2, r8, #1
4000e2d4:	2a000097 	bcs	4000e538 <__udivdi3+0x430>
4000e2d8:	e1500001 	cmp	r0, r1
4000e2dc:	82488002 	subhi	r8, r8, #2
4000e2e0:	80811004 	addhi	r1, r1, r4
4000e2e4:	9a000093 	bls	4000e538 <__udivdi3+0x430>
4000e2e8:	e060b001 	rsb	fp, r0, r1
4000e2ec:	e1a0000b 	mov	r0, fp
4000e2f0:	e1a01007 	mov	r1, r7
4000e2f4:	ebfffb43 	bl	4000d008 <__aeabi_uidiv>
4000e2f8:	e1a01007 	mov	r1, r7
4000e2fc:	e1a05000 	mov	r5, r0
4000e300:	e1a0000b 	mov	r0, fp
4000e304:	ebfffb7c 	bl	4000d0fc <__aeabi_uidivmod>
4000e308:	e00a0a95 	mul	sl, r5, sl
4000e30c:	e1a09809 	lsl	r9, r9, #16
4000e310:	e1a09829 	lsr	r9, r9, #16
4000e314:	e1891801 	orr	r1, r9, r1, lsl #16
4000e318:	e15a0001 	cmp	sl, r1
4000e31c:	9a000005 	bls	4000e338 <__udivdi3+0x230>
4000e320:	e0914004 	adds	r4, r1, r4
4000e324:	e2453001 	sub	r3, r5, #1
4000e328:	2a000084 	bcs	4000e540 <__udivdi3+0x438>
4000e32c:	e15a0004 	cmp	sl, r4
4000e330:	82455002 	subhi	r5, r5, #2
4000e334:	9a000081 	bls	4000e540 <__udivdi3+0x438>
4000e338:	e1850808 	orr	r0, r5, r8, lsl #16
4000e33c:	e1a01006 	mov	r1, r6
4000e340:	e28dd00c 	add	sp, sp, #12
4000e344:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e348:	e12fff1e 	bx	lr
4000e34c:	e2693020 	rsb	r3, r9, #32
4000e350:	e1a02336 	lsr	r2, r6, r3
4000e354:	e1827917 	orr	r7, r2, r7, lsl r9
4000e358:	e1a02335 	lsr	r2, r5, r3
4000e35c:	e1a03338 	lsr	r3, r8, r3
4000e360:	e1a04827 	lsr	r4, r7, #16
4000e364:	e1a01004 	mov	r1, r4
4000e368:	e1a00002 	mov	r0, r2
4000e36c:	e1835915 	orr	r5, r3, r5, lsl r9
4000e370:	e58d2004 	str	r2, [sp, #4]
4000e374:	ebfffb23 	bl	4000d008 <__aeabi_uidiv>
4000e378:	e59d2004 	ldr	r2, [sp, #4]
4000e37c:	e1a0b000 	mov	fp, r0
4000e380:	e1a01004 	mov	r1, r4
4000e384:	e1a00002 	mov	r0, r2
4000e388:	ebfffb5b 	bl	4000d0fc <__aeabi_uidivmod>
4000e38c:	e1a0a807 	lsl	sl, r7, #16
4000e390:	e1a0a82a 	lsr	sl, sl, #16
4000e394:	e0000b9a 	mul	r0, sl, fp
4000e398:	e1a03825 	lsr	r3, r5, #16
4000e39c:	e1831801 	orr	r1, r3, r1, lsl #16
4000e3a0:	e1500001 	cmp	r0, r1
4000e3a4:	e1a06916 	lsl	r6, r6, r9
4000e3a8:	9a000003 	bls	4000e3bc <__udivdi3+0x2b4>
4000e3ac:	e0911007 	adds	r1, r1, r7
4000e3b0:	e24b2001 	sub	r2, fp, #1
4000e3b4:	3a000068 	bcc	4000e55c <__udivdi3+0x454>
4000e3b8:	e1a0b002 	mov	fp, r2
4000e3bc:	e0603001 	rsb	r3, r0, r1
4000e3c0:	e1a00003 	mov	r0, r3
4000e3c4:	e1a01004 	mov	r1, r4
4000e3c8:	e58d3004 	str	r3, [sp, #4]
4000e3cc:	ebfffb0d 	bl	4000d008 <__aeabi_uidiv>
4000e3d0:	e59d3004 	ldr	r3, [sp, #4]
4000e3d4:	e1a02000 	mov	r2, r0
4000e3d8:	e1a01004 	mov	r1, r4
4000e3dc:	e1a00003 	mov	r0, r3
4000e3e0:	e58d2004 	str	r2, [sp, #4]
4000e3e4:	ebfffb44 	bl	4000d0fc <__aeabi_uidivmod>
4000e3e8:	e59d2004 	ldr	r2, [sp, #4]
4000e3ec:	e00a0a92 	mul	sl, r2, sl
4000e3f0:	e1a05805 	lsl	r5, r5, #16
4000e3f4:	e1a05825 	lsr	r5, r5, #16
4000e3f8:	e1851801 	orr	r1, r5, r1, lsl #16
4000e3fc:	e15a0001 	cmp	sl, r1
4000e400:	9a000003 	bls	4000e414 <__udivdi3+0x30c>
4000e404:	e0911007 	adds	r1, r1, r7
4000e408:	e2423001 	sub	r3, r2, #1
4000e40c:	3a00004d 	bcc	4000e548 <__udivdi3+0x440>
4000e410:	e1a02003 	mov	r2, r3
4000e414:	e182080b 	orr	r0, r2, fp, lsl #16
4000e418:	e0854690 	umull	r4, r5, r0, r6
4000e41c:	e06aa001 	rsb	sl, sl, r1
4000e420:	e15a0005 	cmp	sl, r5
4000e424:	3a000006 	bcc	4000e444 <__udivdi3+0x33c>
4000e428:	13a06000 	movne	r6, #0
4000e42c:	03a06001 	moveq	r6, #1
4000e430:	e1540918 	cmp	r4, r8, lsl r9
4000e434:	93a06000 	movls	r6, #0
4000e438:	82066001 	andhi	r6, r6, #1
4000e43c:	e3560000 	cmp	r6, #0
4000e440:	0affff72 	beq	4000e210 <__udivdi3+0x108>
4000e444:	e3a06000 	mov	r6, #0
4000e448:	e2400001 	sub	r0, r0, #1
4000e44c:	e1a01006 	mov	r1, r6
4000e450:	e28dd00c 	add	sp, sp, #12
4000e454:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e458:	e12fff1e 	bx	lr
4000e45c:	e1a04314 	lsl	r4, r4, r3
4000e460:	e263b020 	rsb	fp, r3, #32
4000e464:	e1a06b35 	lsr	r6, r5, fp
4000e468:	e1a0bb38 	lsr	fp, r8, fp
4000e46c:	e1a07824 	lsr	r7, r4, #16
4000e470:	e1a01007 	mov	r1, r7
4000e474:	e1a00006 	mov	r0, r6
4000e478:	e1a09318 	lsl	r9, r8, r3
4000e47c:	e18bb315 	orr	fp, fp, r5, lsl r3
4000e480:	ebfffae0 	bl	4000d008 <__aeabi_uidiv>
4000e484:	e1a01007 	mov	r1, r7
4000e488:	e1a08000 	mov	r8, r0
4000e48c:	e1a00006 	mov	r0, r6
4000e490:	ebfffb19 	bl	4000d0fc <__aeabi_uidivmod>
4000e494:	e1a0a804 	lsl	sl, r4, #16
4000e498:	e1a0a82a 	lsr	sl, sl, #16
4000e49c:	e000089a 	mul	r0, sl, r8
4000e4a0:	e1a0382b 	lsr	r3, fp, #16
4000e4a4:	e1831801 	orr	r1, r3, r1, lsl #16
4000e4a8:	e1500001 	cmp	r0, r1
4000e4ac:	9a000006 	bls	4000e4cc <__udivdi3+0x3c4>
4000e4b0:	e0911004 	adds	r1, r1, r4
4000e4b4:	e2483001 	sub	r3, r8, #1
4000e4b8:	2a00002c 	bcs	4000e570 <__udivdi3+0x468>
4000e4bc:	e1500001 	cmp	r0, r1
4000e4c0:	82488002 	subhi	r8, r8, #2
4000e4c4:	80811004 	addhi	r1, r1, r4
4000e4c8:	9a000028 	bls	4000e570 <__udivdi3+0x468>
4000e4cc:	e0605001 	rsb	r5, r0, r1
4000e4d0:	e1a00005 	mov	r0, r5
4000e4d4:	e1a01007 	mov	r1, r7
4000e4d8:	ebfffaca 	bl	4000d008 <__aeabi_uidiv>
4000e4dc:	e1a01007 	mov	r1, r7
4000e4e0:	e1a06000 	mov	r6, r0
4000e4e4:	e1a00005 	mov	r0, r5
4000e4e8:	ebfffb03 	bl	4000d0fc <__aeabi_uidivmod>
4000e4ec:	e005069a 	mul	r5, sl, r6
4000e4f0:	e1a0b80b 	lsl	fp, fp, #16
4000e4f4:	e1a0b82b 	lsr	fp, fp, #16
4000e4f8:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e4fc:	e1550001 	cmp	r5, r1
4000e500:	9a000007 	bls	4000e524 <__udivdi3+0x41c>
4000e504:	e0911004 	adds	r1, r1, r4
4000e508:	e2463001 	sub	r3, r6, #1
4000e50c:	2a000003 	bcs	4000e520 <__udivdi3+0x418>
4000e510:	e1550001 	cmp	r5, r1
4000e514:	82466002 	subhi	r6, r6, #2
4000e518:	80811004 	addhi	r1, r1, r4
4000e51c:	8a000000 	bhi	4000e524 <__udivdi3+0x41c>
4000e520:	e1a06003 	mov	r6, r3
4000e524:	e0655001 	rsb	r5, r5, r1
4000e528:	e1866808 	orr	r6, r6, r8, lsl #16
4000e52c:	eaffff5a 	b	4000e29c <__udivdi3+0x194>
4000e530:	e1a06003 	mov	r6, r3
4000e534:	eaffff33 	b	4000e208 <__udivdi3+0x100>
4000e538:	e1a08002 	mov	r8, r2
4000e53c:	eaffff69 	b	4000e2e8 <__udivdi3+0x1e0>
4000e540:	e1a05003 	mov	r5, r3
4000e544:	eaffff7b 	b	4000e338 <__udivdi3+0x230>
4000e548:	e15a0001 	cmp	sl, r1
4000e54c:	82422002 	subhi	r2, r2, #2
4000e550:	80811007 	addhi	r1, r1, r7
4000e554:	8affffae 	bhi	4000e414 <__udivdi3+0x30c>
4000e558:	eaffffac 	b	4000e410 <__udivdi3+0x308>
4000e55c:	e1500001 	cmp	r0, r1
4000e560:	824bb002 	subhi	fp, fp, #2
4000e564:	80811007 	addhi	r1, r1, r7
4000e568:	8affff93 	bhi	4000e3bc <__udivdi3+0x2b4>
4000e56c:	eaffff91 	b	4000e3b8 <__udivdi3+0x2b0>
4000e570:	e1a08003 	mov	r8, r3
4000e574:	eaffffd4 	b	4000e4cc <__udivdi3+0x3c4>

4000e578 <__clzsi2>:
4000e578:	e3a0101c 	mov	r1, #28
4000e57c:	e3500801 	cmp	r0, #65536	; 0x10000
4000e580:	21a00820 	lsrcs	r0, r0, #16
4000e584:	22411010 	subcs	r1, r1, #16
4000e588:	e3500c01 	cmp	r0, #256	; 0x100
4000e58c:	21a00420 	lsrcs	r0, r0, #8
4000e590:	22411008 	subcs	r1, r1, #8
4000e594:	e3500010 	cmp	r0, #16
4000e598:	21a00220 	lsrcs	r0, r0, #4
4000e59c:	22411004 	subcs	r1, r1, #4
4000e5a0:	e28f2008 	add	r2, pc, #8
4000e5a4:	e7d20000 	ldrb	r0, [r2, r0]
4000e5a8:	e0800001 	add	r0, r0, r1
4000e5ac:	e12fff1e 	bx	lr
4000e5b0:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000e5b4:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000e5c0 <__RO_BASE__>:
4000e5c0:	10204080 	eorne	r4, r0, r0, lsl #1
4000e5c4:	01020408 	tsteq	r2, r8, lsl #8

4000e5c8 <HanTable>:
4000e5c8:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000e5cc:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000e5d0:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000e5d4:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e5d8:	3ad939d9 	bcc	3f65cd44 <GPM4DAT+0x2e65ca60>
4000e5dc:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000e5e0:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000e5e4:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000e5e8:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000e5ec:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000e5f0:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000e5f4:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e5f8:	4ad949d9 	bmi	3f660d64 <GPM4DAT+0x2e660a80>
4000e5fc:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000e600:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000e604:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000e608:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000e60c:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000e610:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000e614:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e618:	5ad959d9 	bpl	3f664d84 <GPM4DAT+0x2e664aa0>
4000e61c:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000e620:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000e624:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000e628:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000e62c:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000e630:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000e634:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e638:	6ad969d9 	bvs	3f668da4 <GPM4DAT+0x2e668ac0>
4000e63c:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000e640:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000e644:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000e648:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000e64c:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000e650:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000e654:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e658:	7ad979d9 	bvc	3f66cdc4 <GPM4DAT+0x2e66cae0>
4000e65c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000e660:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000e664:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000e668:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000e66c:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000e670:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e674:	9ad999d9 	bls	3f674de0 <GPM4DAT+0x2e674afc>
4000e678:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000e67c:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000e680:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000e684:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000e688:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000e68c:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000e690:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e694:	aad9a9d9 	bge	3f678e00 <GPM4DAT+0x2e678b1c>
4000e698:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000e69c:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000e6a0:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000e6a4:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000e6a8:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000e6ac:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000e6b0:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e6b4:	bad9b9d9 	blt	3f67ce20 <GPM4DAT+0x2e67cb3c>
4000e6b8:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000e6bc:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000e6c0:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000e6c4:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000e6c8:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000e6cc:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000e6d0:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e6d4:	cad9c9d9 	bgt	3f680e40 <GPM4DAT+0x2e680b5c>
4000e6d8:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000e6dc:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000e6e0:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000e6e4:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000e6e8:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000e6ec:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000e6f0:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e6f4:	dad9d9d9 	ble	3f684e60 <GPM4DAT+0x2e684b7c>
4000e6f8:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000e6fc:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000e700:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000e704:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000e708:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000e70c:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000e710:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e714:	ead9e9d9 	b	3f688e80 <GPM4DAT+0x2e688b9c>
4000e718:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000e71c:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000e720:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000e724:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000e728:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000e72c:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000e730:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000e734:	fad9f9d9 	blx	3f68cea0 <GPM4DAT+0x2e68cbbc>
4000e738:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000e73c:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000e740:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000e744:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000e748:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000e74c:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e750:	3ada39da 	bcc	3f69cec0 <GPM4DAT+0x2e69cbdc>
4000e754:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000e758:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000e75c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000e760:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000e764:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000e768:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000e76c:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e770:	4ada49da 	bmi	3f6a0ee0 <GPM4DAT+0x2e6a0bfc>
4000e774:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000e778:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000e77c:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000e780:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000e784:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000e788:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000e78c:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e790:	5ada59da 	bpl	3f6a4f00 <GPM4DAT+0x2e6a4c1c>
4000e794:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000e798:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000e79c:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000e7a0:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000e7a4:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000e7a8:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000e7ac:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e7b0:	6ada69da 	bvs	3f6a8f20 <GPM4DAT+0x2e6a8c3c>
4000e7b4:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000e7b8:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000e7bc:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000e7c0:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000e7c4:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000e7c8:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000e7cc:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e7d0:	7ada79da 	bvc	3f6acf40 <GPM4DAT+0x2e6acc5c>
4000e7d4:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000e7d8:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000e7dc:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000e7e0:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000e7e4:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000e7e8:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e7ec:	9ada99da 	bls	3f6b4f5c <GPM4DAT+0x2e6b4c78>
4000e7f0:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000e7f4:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000e7f8:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000e7fc:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000e800:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000e804:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000e808:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e80c:	aadaa9da 	bge	3f6b8f7c <GPM4DAT+0x2e6b8c98>
4000e810:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000e814:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000e818:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000e81c:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000e820:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000e824:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000e828:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e82c:	badab9da 	blt	3f6bcf9c <GPM4DAT+0x2e6bccb8>
4000e830:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000e834:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000e838:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000e83c:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000e840:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000e844:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000e848:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e84c:	cadac9da 	bgt	3f6c0fbc <GPM4DAT+0x2e6c0cd8>
4000e850:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000e854:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000e858:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000e85c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000e860:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000e864:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000e868:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e86c:	dadad9da 	ble	3f6c4fdc <GPM4DAT+0x2e6c4cf8>
4000e870:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000e874:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000e878:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000e87c:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000e880:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000e884:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000e888:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e88c:	eadae9da 	b	3f6c8ffc <GPM4DAT+0x2e6c8d18>
4000e890:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000e894:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000e898:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000e89c:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000e8a0:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000e8a4:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000e8a8:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000e8ac:	fadaf9da 	blx	3f6cd01c <GPM4DAT+0x2e6ccd38>
4000e8b0:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000e8b4:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000e8b8:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000e8bc:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000e8c0:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000e8c4:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e8c8:	3adb39db 	bcc	3f6dd03c <GPM4DAT+0x2e6dcd58>
4000e8cc:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000e8d0:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000e8d4:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000e8d8:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000e8dc:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000e8e0:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000e8e4:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e8e8:	4adb49db 	bmi	3f6e105c <GPM4DAT+0x2e6e0d78>
4000e8ec:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000e8f0:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000e8f4:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000e8f8:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000e8fc:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000e900:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000e904:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e908:	5adb59db 	bpl	3f6e507c <GPM4DAT+0x2e6e4d98>
4000e90c:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000e910:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000e914:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000e918:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000e91c:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000e920:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000e924:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e928:	6adb69db 	bvs	3f6e909c <GPM4DAT+0x2e6e8db8>
4000e92c:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000e930:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000e934:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000e938:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000e93c:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000e940:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000e944:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e948:	7adb79db 	bvc	3f6ed0bc <GPM4DAT+0x2e6ecdd8>
4000e94c:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000e950:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000e954:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000e958:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000e95c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000e960:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e964:	9adb99db 	bls	3f6f50d8 <GPM4DAT+0x2e6f4df4>
4000e968:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000e96c:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000e970:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000e974:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000e978:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000e97c:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000e980:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e984:	aadba9db 	bge	3f6f90f8 <GPM4DAT+0x2e6f8e14>
4000e988:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000e98c:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000e990:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000e994:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000e998:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000e99c:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000e9a0:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e9a4:	badbb9db 	blt	3f6fd118 <GPM4DAT+0x2e6fce34>
4000e9a8:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000e9ac:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000e9b0:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000e9b4:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000e9b8:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000e9bc:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000e9c0:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e9c4:	cadbc9db 	bgt	3f701138 <GPM4DAT+0x2e700e54>
4000e9c8:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000e9cc:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000e9d0:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000e9d4:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000e9d8:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000e9dc:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000e9e0:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e9e4:	dadbd9db 	ble	3f705158 <GPM4DAT+0x2e704e74>
4000e9e8:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000e9ec:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000e9f0:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000e9f4:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000e9f8:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000e9fc:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000ea00:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ea04:	eadbe9db 	b	3f709178 <GPM4DAT+0x2e708e94>
4000ea08:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000ea0c:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000ea10:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000ea14:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000ea18:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000ea1c:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000ea20:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000ea24:	fadbf9db 	blx	3f70d198 <GPM4DAT+0x2e70ceb4>
4000ea28:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000ea2c:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000ea30:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000ea34:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000ea38:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000ea3c:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ea40:	3adc39dc 	bcc	3f71d1b8 <GPM4DAT+0x2e71ced4>
4000ea44:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000ea48:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000ea4c:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000ea50:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000ea54:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000ea58:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000ea5c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ea60:	4adc49dc 	bmi	3f7211d8 <GPM4DAT+0x2e720ef4>
4000ea64:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000ea68:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000ea6c:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000ea70:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000ea74:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000ea78:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000ea7c:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ea80:	5adc59dc 	bpl	3f7251f8 <GPM4DAT+0x2e724f14>
4000ea84:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000ea88:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000ea8c:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000ea90:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000ea94:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000ea98:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000ea9c:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000eaa0:	6adc69dc 	bvs	3f729218 <GPM4DAT+0x2e728f34>
4000eaa4:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000eaa8:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000eaac:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000eab0:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000eab4:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000eab8:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000eabc:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000eac0:	7adc79dc 	bvc	3f72d238 <GPM4DAT+0x2e72cf54>
4000eac4:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000eac8:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000eacc:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000ead0:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000ead4:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000ead8:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000eadc:	9adc99dc 	bls	3f735254 <GPM4DAT+0x2e734f70>
4000eae0:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000eae4:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000eae8:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000eaec:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000eaf0:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000eaf4:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000eaf8:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000eafc:	aadca9dc 	bge	3f739274 <GPM4DAT+0x2e738f90>
4000eb00:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000eb04:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000eb08:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000eb0c:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000eb10:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000eb14:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000eb18:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000eb1c:	badcb9dc 	blt	3f73d294 <GPM4DAT+0x2e73cfb0>
4000eb20:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000eb24:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000eb28:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000eb2c:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000eb30:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000eb34:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000eb38:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000eb3c:	cadcc9dc 	bgt	3f7412b4 <GPM4DAT+0x2e740fd0>
4000eb40:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000eb44:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000eb48:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000eb4c:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000eb50:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000eb54:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000eb58:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000eb5c:	dadcd9dc 	ble	3f7452d4 <GPM4DAT+0x2e744ff0>
4000eb60:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000eb64:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000eb68:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000eb6c:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000eb70:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000eb74:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000eb78:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000eb7c:	eadce9dc 	b	3f7492f4 <GPM4DAT+0x2e749010>
4000eb80:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000eb84:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000eb88:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000eb8c:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000eb90:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000eb94:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000eb98:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000eb9c:	fadcf9dc 	blx	3f74d314 <GPM4DAT+0x2e74d030>
4000eba0:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000eba4:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000eba8:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000ebac:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000ebb0:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000ebb4:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ebb8:	3add39dd 	bcc	3f75d334 <GPM4DAT+0x2e75d050>
4000ebbc:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000ebc0:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000ebc4:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000ebc8:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000ebcc:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000ebd0:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000ebd4:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ebd8:	4add49dd 	bmi	3f761354 <GPM4DAT+0x2e761070>
4000ebdc:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000ebe0:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000ebe4:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000ebe8:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000ebec:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000ebf0:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000ebf4:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ebf8:	5add59dd 	bpl	3f765374 <GPM4DAT+0x2e765090>
4000ebfc:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000ec00:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000ec04:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000ec08:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000ec0c:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000ec10:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000ec14:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ec18:	6add69dd 	bvs	3f769394 <GPM4DAT+0x2e7690b0>
4000ec1c:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000ec20:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000ec24:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000ec28:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000ec2c:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000ec30:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000ec34:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ec38:	7add79dd 	bvc	3f76d3b4 <GPM4DAT+0x2e76d0d0>
4000ec3c:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000ec40:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000ec44:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000ec48:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000ec4c:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000ec50:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ec54:	9add99dd 	bls	3f7753d0 <GPM4DAT+0x2e7750ec>
4000ec58:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000ec5c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000ec60:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000ec64:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000ec68:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000ec6c:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000ec70:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ec74:	aadda9dd 	bge	3f7793f0 <GPM4DAT+0x2e77910c>
4000ec78:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000ec7c:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000ec80:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000ec84:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000ec88:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000ec8c:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000ec90:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ec94:	baddb9dd 	blt	3f77d410 <GPM4DAT+0x2e77d12c>
4000ec98:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000ec9c:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000eca0:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000eca4:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000eca8:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000ecac:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000ecb0:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ecb4:	caddc9dd 	bgt	3f781430 <GPM4DAT+0x2e78114c>
4000ecb8:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000ecbc:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000ecc0:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000ecc4:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000ecc8:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000eccc:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000ecd0:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ecd4:	daddd9dd 	ble	3f785450 <GPM4DAT+0x2e78516c>
4000ecd8:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000ecdc:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000ece0:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000ece4:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000ece8:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000ecec:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000ecf0:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ecf4:	eadde9dd 	b	3f789470 <GPM4DAT+0x2e78918c>
4000ecf8:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000ecfc:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000ed00:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000ed04:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000ed08:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000ed0c:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000ed10:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000ed14:	faddf9dd 	blx	3f78d490 <GPM4DAT+0x2e78d1ac>
4000ed18:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000ed1c:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000ed20:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000ed24:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000ed28:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000ed2c:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ed30:	3ade39de 	bcc	3f79d4b0 <GPM4DAT+0x2e79d1cc>
4000ed34:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000ed38:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000ed3c:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000ed40:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000ed44:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000ed48:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000ed4c:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ed50:	4ade49de 	bmi	3f7a14d0 <GPM4DAT+0x2e7a11ec>
4000ed54:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000ed58:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000ed5c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000ed60:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000ed64:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000ed68:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000ed6c:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ed70:	5ade59de 	bpl	3f7a54f0 <GPM4DAT+0x2e7a520c>
4000ed74:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000ed78:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000ed7c:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000ed80:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000ed84:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000ed88:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000ed8c:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ed90:	6ade69de 	bvs	3f7a9510 <GPM4DAT+0x2e7a922c>
4000ed94:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000ed98:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000ed9c:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000eda0:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000eda4:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000eda8:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000edac:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000edb0:	7ade79de 	bvc	3f7ad530 <GPM4DAT+0x2e7ad24c>
4000edb4:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000edb8:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000edbc:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000edc0:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000edc4:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000edc8:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000edcc:	9ade99de 	bls	3f7b554c <GPM4DAT+0x2e7b5268>
4000edd0:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000edd4:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000edd8:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000eddc:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000ede0:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000ede4:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000ede8:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000edec:	aadea9de 	bge	3f7b956c <GPM4DAT+0x2e7b9288>
4000edf0:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000edf4:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000edf8:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000edfc:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000ee00:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000ee04:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000ee08:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ee0c:	badeb9de 	blt	3f7bd58c <GPM4DAT+0x2e7bd2a8>
4000ee10:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000ee14:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000ee18:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000ee1c:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000ee20:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000ee24:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000ee28:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ee2c:	cadec9de 	bgt	3f7c15ac <GPM4DAT+0x2e7c12c8>
4000ee30:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000ee34:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000ee38:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000ee3c:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000ee40:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000ee44:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000ee48:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ee4c:	daded9de 	ble	3f7c55cc <GPM4DAT+0x2e7c52e8>
4000ee50:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000ee54:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000ee58:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000ee5c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000ee60:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000ee64:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000ee68:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ee6c:	eadee9de 	b	3f7c95ec <GPM4DAT+0x2e7c9308>
4000ee70:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000ee74:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000ee78:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000ee7c:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000ee80:	f4def3de 	pli	[lr, #990]	; 0x3de
4000ee84:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000ee88:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000ee8c:	fadef9de 	blx	3f7cd60c <GPM4DAT+0x2e7cd328>
4000ee90:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000ee94:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000ee98:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000ee9c:	34df33df 	ldrbcc	r3, [pc], #991	; 4000eea4 <HanTable+0x8dc>
4000eea0:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000eea4:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000eea8:	3adf39df 	bcc	3f7dd62c <GPM4DAT+0x2e7dd348>
4000eeac:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000eeb0:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000eeb4:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000eeb8:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000eebc:	44df43df 	ldrbmi	r4, [pc], #991	; 4000eec4 <HanTable+0x8fc>
4000eec0:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000eec4:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000eec8:	4adf49df 	bmi	3f7e164c <GPM4DAT+0x2e7e1368>
4000eecc:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000eed0:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000eed4:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000eed8:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000eedc:	54df53df 	ldrbpl	r5, [pc], #991	; 4000eee4 <HanTable+0x91c>
4000eee0:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000eee4:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000eee8:	5adf59df 	bpl	3f7e566c <GPM4DAT+0x2e7e5388>
4000eeec:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000eef0:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000eef4:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000eef8:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000eefc:	64df63df 	ldrbvs	r6, [pc], #991	; 4000ef04 <HanTable+0x93c>
4000ef00:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000ef04:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000ef08:	6adf69df 	bvs	3f7e968c <GPM4DAT+0x2e7e93a8>
4000ef0c:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000ef10:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000ef14:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000ef18:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000ef1c:	74df73df 	ldrbvc	r7, [pc], #991	; 4000ef24 <HanTable+0x95c>
4000ef20:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000ef24:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000ef28:	7adf79df 	bvc	3f7ed6ac <GPM4DAT+0x2e7ed3c8>
4000ef2c:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000ef30:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000ef34:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000ef38:	94df93df 	ldrbls	r9, [pc], #991	; 4000ef40 <HanTable+0x978>
4000ef3c:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000ef40:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000ef44:	9adf99df 	bls	3f7f56c8 <GPM4DAT+0x2e7f53e4>
4000ef48:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000ef4c:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000ef50:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000ef54:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000ef58:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000ef60 <HanTable+0x998>
4000ef5c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000ef60:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000ef64:	aadfa9df 	bge	3f7f96e8 <GPM4DAT+0x2e7f9404>
4000ef68:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000ef6c:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000ef70:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000ef74:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000ef78:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000ef80 <HanTable+0x9b8>
4000ef7c:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000ef80:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000ef84:	badfb9df 	blt	3f7fd708 <GPM4DAT+0x2e7fd424>
4000ef88:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000ef8c:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000ef90:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000ef94:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000ef98:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000efa0 <HanTable+0x9d8>
4000ef9c:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000efa0:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000efa4:	cadfc9df 	bgt	3f801728 <GPM4DAT+0x2e801444>
4000efa8:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000efac:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000efb0:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000efb4:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000efb8:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000efc0 <HanTable+0x9f8>
4000efbc:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000efc0:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000efc4:	dadfd9df 	ble	3f805748 <GPM4DAT+0x2e805464>
4000efc8:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000efcc:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000efd0:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000efd4:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000efd8:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000efe0 <HanTable+0xa18>
4000efdc:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000efe0:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000efe4:	eadfe9df 	b	3f809768 <GPM4DAT+0x2e809484>
4000efe8:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000efec:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000eff0:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000eff4:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000eff8:	f4dff3df 	pli	[pc, #991]	; 4000f3df <HanTable+0xe17>
4000effc:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000f000:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000f004:	fadff9df 	blx	3f80d788 <GPM4DAT+0x2e80d4a4>
4000f008:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000f00c:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000f010:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000f014:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000f018:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000f01c:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000f020:	3ae039e0 	bcc	3f81d7a8 <GPM4DAT+0x2e81d4c4>
4000f024:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000f028:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000f02c:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000f030:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000f034:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000f038:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000f03c:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000f040:	4ae049e0 	bmi	3f8217c8 <GPM4DAT+0x2e8214e4>
4000f044:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000f048:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000f04c:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000f050:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000f054:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000f058:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000f05c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000f060:	5ae059e0 	bpl	3f8257e8 <GPM4DAT+0x2e825504>
4000f064:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000f068:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000f06c:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000f070:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000f074:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000f078:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000f07c:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000f080:	6ae069e0 	bvs	3f829808 <GPM4DAT+0x2e829524>
4000f084:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000f088:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000f08c:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000f090:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000f094:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000f098:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000f09c:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f0a0:	7ae079e0 	bvc	3f82d828 <GPM4DAT+0x2e82d544>
4000f0a4:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000f0a8:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000f0ac:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000f0b0:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000f0b4:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000f0b8:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000f0bc:	9ae099e0 	bls	3f835844 <GPM4DAT+0x2e835560>
4000f0c0:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000f0c4:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000f0c8:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000f0cc:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000f0d0:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000f0d4:	6a886988 	bvs	3e2296fc <GPM4DAT+0x2d229418>
4000f0d8:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000f0dc:	74887388 	strvc	r7, [r8], #904	; 0x388
4000f0e0:	76887588 	strvc	r7, [r8], r8, lsl #11
4000f0e4:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000f0e8:	7b887988 	blvc	3e22d710 <GPM4DAT+0x2d22d42c>
4000f0ec:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000f0f0:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000f0f4:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000f0f8:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000f0fc:	96889588 	strls	r9, [r8], r8, lsl #11
4000f100:	a1889788 	orrge	r9, r8, r8, lsl #15
4000f104:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000f108:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000f10c:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000f110:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000f114:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000f118:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000f11c:	eb88e988 	bl	3e249744 <GPM4DAT+0x2d249460>
4000f120:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000f124:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000f128:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000f12c:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000f130:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000f134:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000f138:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000f13c:	56895589 	strpl	r5, [r9], r9, lsl #11
4000f140:	61895789 	orrvs	r5, r9, r9, lsl #15
4000f144:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000f148:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000f14c:	71896989 	orrvc	r6, r9, r9, lsl #19
4000f150:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000f154:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000f158:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000f15c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000f160:	95899389 	strls	r9, [r9, #905]	; 0x389
4000f164:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000f168:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000f16c:	ab89a989 	blge	3e279798 <GPM4DAT+0x2d2794b4>
4000f170:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000f174:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000f178:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000f17c:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000f180:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000f184:	cb89c989 	blgt	3e2817b0 <GPM4DAT+0x2d2814cc>
4000f188:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000f18c:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000f190:	e589e189 	str	lr, [r9, #393]	; 0x189
4000f194:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000f198:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000f19c:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000f1a0:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000f1a4:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000f1a8:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000f1ac:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000f1b0:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000f1b4:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000f1b8:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000f1bc:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000f1c0:	8b8a8a8a 	blhi	3e2b1bf0 <GPM4DAT+0x2d2b190c>
4000f1c4:	918a908a 	orrls	r9, sl, sl, lsl #1
4000f1c8:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000f1cc:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000f1d0:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000f1d4:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000f1d8:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000f1dc:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000f1e0:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000f1e4:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000f1e8:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000f1ec:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000f1f0:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000f1f4:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000f1f8:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000f1fc:	6a8b698b 	bvs	3e2e9830 <GPM4DAT+0x2d2e954c>
4000f200:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000f204:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000f208:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000f20c:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000f210:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000f214:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000f218:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000f21c:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000f220:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000f224:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000f228:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000f22c:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000f230:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000f234:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000f238:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000f23c:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000f240:	918c898c 	orrls	r8, ip, ip, lsl #19
4000f244:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000f248:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000f24c:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000f250:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000f254:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000f258:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000f25c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000f260:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000f264:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000f268:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000f26c:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000f270:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000f274:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000f278:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000f27c:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000f280:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000f284:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000f288:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000f28c:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000f290:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000f294:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000f298:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000f29c:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000f2a0:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000f2a4:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000f2a8:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000f2ac:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000f2b0:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000f2b4:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000f2b8:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000f2bc:	918e908e 	orrls	r9, lr, lr, lsl #1
4000f2c0:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000f2c4:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000f2c8:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000f2cc:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000f2d0:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000f2d4:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000f2d8:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000f2dc:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000f2e0:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000f2e4:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000f2e8:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000f2ec:	658f628f 	strvs	r6, [pc, #655]	; 4000f583 <HanTable+0xfbb>
4000f2f0:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000f2f4:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000f2f8:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000f2fc:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000f300:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000f304:	a58fa28f 	strge	sl, [pc, #655]	; 4000f59b <HanTable+0xfd3>
4000f308:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000f30c:	b58fb38f 	strlt	fp, [pc, #911]	; 4000f6a3 <HanTable+0x10db>
4000f310:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000f314:	63906290 	orrsvs	r6, r0, #144, 4
4000f318:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000f31c:	6a906990 	bvs	3e429964 <GPM4DAT+0x2d429680>
4000f320:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000f324:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000f328:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000f32c:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000f330:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000f334:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000f338:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000f33c:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000f340:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000f344:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000f348:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000f34c:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000f350:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000f354:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000f358:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000f35c:	ec90eb90 	vldmia	r0, {d14-d21}
4000f360:	f390f190 	vsra.u64	d15, d0, #48
4000f364:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000f368:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000f36c:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000f370:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000f374:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000f378:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000f37c:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000f380:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000f384:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000f388:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000f38c:	7a917791 	bvc	3e46d1d8 <GPM4DAT+0x2d46cef4>
4000f390:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000f394:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000f398:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000f39c:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000f3a0:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000f3a4:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000f3a8:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000f3ac:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000f3b0:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000f3b4:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000f3b8:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000f3bc:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000f3c0:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000f3c4:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000f3c8:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000f3cc:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000f3d0:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000f3d4:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000f3d8:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000f3dc:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000f3e0:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000f3e4:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000f3e8:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000f3ec:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000f3f0:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000f3f4:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000f3f8:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000f3fc:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000f400:	6a936993 	bvs	3e4e9a54 <GPM4DAT+0x2d4e9770>
4000f404:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000f408:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000f40c:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000f410:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000f414:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000f418:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000f41c:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000f420:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000f424:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000f428:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000f42c:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000f430:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000f434:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000f438:	6b946a94 	blvs	3e529e90 <GPM4DAT+0x2d529bac>
4000f43c:	70946c94 	umullsvc	r6, r4, r4, ip
4000f440:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000f444:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000f448:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000f44c:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000f450:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000f454:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000f458:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000f45c:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000f460:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000f464:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000f468:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000f46c:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000f470:	ec94eb94 	vldmia	r4, {d14-d23}
4000f474:	f394f194 	vsra.u64	d15, d4, #44
4000f478:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000f47c:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000f480:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000f484:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000f488:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000f48c:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000f490:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000f494:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000f498:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000f49c:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000f4a0:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000f4a4:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000f4a8:	ab95a995 	blge	3e579b04 <GPM4DAT+0x2d579820>
4000f4ac:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000f4b0:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000f4b4:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f4b8:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000f4bc:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000f4c0:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000f4c4:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000f4c8:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000f4cc:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000f4d0:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000f4d4:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000f4d8:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000f4dc:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000f4e0:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000f4e4:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000f4e8:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000f4ec:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000f4f0:	f596f396 	pldw	[r6, #918]	; 0x396
4000f4f4:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000f4f8:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000f4fc:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000f500:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000f504:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000f508:	6b976997 	blvs	3e5e9b6c <GPM4DAT+0x2d5e9888>
4000f50c:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000f510:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000f514:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000f518:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000f51c:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000f520:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000f524:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000f528:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f52c:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000f530:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000f534:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000f538:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000f53c:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000f540:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000f544:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000f548:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000f54c:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000f550:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000f554:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000f558:	eb98e998 	bl	3e649bc0 <GPM4DAT+0x2d6498dc>
4000f55c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000f560:	f598f398 	pldw	[r8, #920]	; 0x398
4000f564:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000f568:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000f56c:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000f570:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000f574:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000f578:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000f57c:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000f580:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000f584:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000f588:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000f58c:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000f590:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000f594:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000f598:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000f59c:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000f5a0:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000f5a4:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000f5a8:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000f5ac:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000f5b0:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000f5b4:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000f5b8:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000f5bc:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000f5c0:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000f5c4:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000f5c8:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000f5cc:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000f5d0:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000f5d4:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000f5d8:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000f5dc:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000f5e0:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000f5e4:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000f5e8:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000f5ec:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000f5f0:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000f5f4:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000f5f8:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000f5fc:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000f600:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000f604:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000f608:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000f60c:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000f610:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000f614:	f39cf19c 	vsra.u64	d15, d12, #36
4000f618:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000f61c:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000f620:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000f624:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000f628:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000f62c:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000f630:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000f634:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000f638:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000f63c:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000f640:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000f644:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000f648:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000f64c:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000f650:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000f654:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000f658:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000f65c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000f660:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000f664:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000f668:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000f66c:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000f670:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000f674:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000f678:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000f67c:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000f680:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000f684:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000f688:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000f68c:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000f690:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000f694:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000f698:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000f69c:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000f6a0:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000f6a4:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000f6a8:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000f6ac:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000f6b0:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000f6b4:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
4000f6b8:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
4000f6bc:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
4000f6c0:	7b9f789f 	blvc	3e7ed944 <GPM4DAT+0x2d7ed660>
4000f6c4:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
4000f6c8:	a59fa29f 	ldrge	sl, [pc, #671]	; 4000f96f <HanTable+0x13a7>
4000f6cc:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
4000f6d0:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4000fa77 <HanTable+0x14af>
4000f6d4:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
4000f6d8:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4000f6dc:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
4000f6e0:	6aa069a0 	bvs	3e829d68 <GPM4DAT+0x2d829a84>
4000f6e4:	71a06ba0 	lsrvc	r6, r0, #23
4000f6e8:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4000f6ec:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
4000f6f0:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4000f6f4:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
4000f6f8:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4000f6fc:	93a091a0 	movls	r9, #160, 2	; 0x28
4000f700:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4000f704:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
4000f708:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4000f70c:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
4000f710:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4000f714:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
4000f718:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4000f71c:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
4000f720:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4000f724:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
4000f728:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4000f72c:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
4000f730:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4000f734:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
4000f738:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4000f73c:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
4000f740:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4000f744:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
4000f748:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4000f74c:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
4000f750:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4000f754:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
4000f758:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4000f75c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
4000f760:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4000f764:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
4000f768:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4000f76c:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
4000f770:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4000f774:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
4000f778:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
4000f77c:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
4000f780:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4000f784:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
4000f788:	8ba28aa2 	blhi	3e8b2218 <GPM4DAT+0x2d8b1f34>
4000f78c:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
4000f790:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4000f794:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
4000f798:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
4000f79c:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
4000f7a0:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4000f7a4:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
4000f7a8:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
4000f7ac:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
4000f7b0:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4000f7b4:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
4000f7b8:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
4000f7bc:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
4000f7c0:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4000f7c4:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
4000f7c8:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
4000f7cc:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
4000f7d0:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4000f7d4:	bba3b9a3 	bllt	3e8fde68 <GPM4DAT+0x2d8fdb84>
4000f7d8:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
4000f7dc:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
4000f7e0:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4000f7e4:	6aa469a4 	bvs	3e929e7c <GPM4DAT+0x2d929b98>
4000f7e8:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
4000f7ec:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
4000f7f0:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4000f7f4:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
4000f7f8:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
4000f7fc:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
4000f800:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4000f804:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
4000f808:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
4000f80c:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
4000f810:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4000f814:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
4000f818:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
4000f81c:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
4000f820:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4000f824:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
4000f828:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
4000f82c:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
4000f830:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4000f834:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
4000f838:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
4000f83c:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
4000f840:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4000f844:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
4000f848:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
4000f84c:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
4000f850:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4000f854:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
4000f858:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
4000f85c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
4000f860:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4000f864:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
4000f868:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
4000f86c:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
4000f870:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4000f874:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
4000f878:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
4000f87c:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
4000f880:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4000f884:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
4000f888:	8ba68aa6 	blhi	3e9b2328 <GPM4DAT+0x2d9b2044>
4000f88c:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
4000f890:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4000f894:	9ca69ba6 	vstmials	r6!, {d9-d27}
4000f898:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
4000f89c:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
4000f8a0:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4000f8a4:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
4000f8a8:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
4000f8ac:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
4000f8b0:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4000f8b4:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
4000f8b8:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
4000f8bc:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
4000f8c0:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4000f8c4:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
4000f8c8:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
4000f8cc:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
4000f8d0:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4000f8d4:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
4000f8d8:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
4000f8dc:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
4000f8e0:	6ba869a8 	blvs	3ea29f88 <GPM4DAT+0x2da29ca4>
4000f8e4:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
4000f8e8:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
4000f8ec:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
4000f8f0:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4000f8f4:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
4000f8f8:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
4000f8fc:	96a895a8 	strtls	r9, [r8], r8, lsr #11
4000f900:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4000f904:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
4000f908:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
4000f90c:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
4000f910:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4000f914:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
4000f918:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
4000f91c:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
4000f920:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4000f924:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
4000f928:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
4000f92c:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
4000f930:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4000f934:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
4000f938:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
4000f93c:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
4000f940:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4000f944:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
4000f948:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
4000f94c:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
4000f950:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4000f954:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
4000f958:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
4000f95c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
4000f960:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4000f964:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
4000f968:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
4000f96c:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
4000f970:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4000f974:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
4000f978:	6bac6aac 	blvs	3eb2a430 <GPM4DAT+0x2db2a14c>
4000f97c:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
4000f980:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4000f984:	7bac77ac 	blvc	3eb2d83c <GPM4DAT+0x2db2d558>
4000f988:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
4000f98c:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
4000f990:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4000f994:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
4000f998:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
4000f99c:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
4000f9a0:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4000f9a4:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
4000f9a8:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
4000f9ac:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
4000f9b0:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4000f9b4:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
4000f9b8:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
4000f9bc:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000f9c0:	ebace9ac 	bl	3eb4a078 <GPM4DAT+0x2db49d94>
4000f9c4:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
4000f9c8:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
4000f9cc:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
4000f9d0:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4000f9d4:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
4000f9d8:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
4000f9dc:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
4000f9e0:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4000f9e4:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
4000f9e8:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
4000f9ec:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
4000f9f0:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4000f9f4:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
4000f9f8:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
4000f9fc:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
4000fa00:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4000fa04:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
4000fa08:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
4000fa0c:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
4000fa10:	bbadb7ad 	bllt	3eb7d8cc <GPM4DAT+0x2db7d5e8>
4000fa14:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
4000fa18:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
4000fa1c:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
4000fa20:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fa24:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
4000fa28:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
4000fa2c:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
4000fa30:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4000fa34:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
4000fa38:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
4000fa3c:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
4000fa40:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4000fa44:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
4000fa48:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
4000fa4c:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
4000fa50:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4000fa54:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
4000fa58:	9bae99ae 	blls	3ebb6118 <GPM4DAT+0x2dbb5e34>
4000fa5c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
4000fa60:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4000fa64:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
4000fa68:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4000fa6c:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
4000fa70:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4000fa74:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
4000fa78:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4000fa7c:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
4000fa80:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4000fa84:	55af51af 	strpl	r5, [pc, #431]!	; 4000fc3b <HanTable+0x1673>
4000fa88:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4000fa8c:	65af62af 	strvs	r6, [pc, #687]!	; 4000fd43 <HanTable+0x177b>
4000fa90:	6aaf69af 	bvs	3ebea154 <GPM4DAT+0x2dbe9e70>
4000fa94:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
4000fa98:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4000fa9c:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
4000faa0:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4000faa4:	b0afa9af 	adclt	sl, pc, pc, lsr #19
4000faa8:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4000faac:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
4000fab0:	61b0bcaf 	lsrsvs	fp, pc, #25
4000fab4:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
4000fab8:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4000fabc:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
4000fac0:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4000fac4:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
4000fac8:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4000facc:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
4000fad0:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4000fad4:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
4000fad8:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4000fadc:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
4000fae0:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4000fae4:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
4000fae8:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4000faec:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
4000faf0:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4000faf4:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
4000faf8:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
4000fafc:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
4000fb00:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4000fb04:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
4000fb08:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
4000fb0c:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
4000fb10:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4000fb14:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
4000fb18:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
4000fb1c:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
4000fb20:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4000fb24:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
4000fb28:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
4000fb2c:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
4000fb30:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4000fb34:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
4000fb38:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
4000fb3c:	6bb369b3 	blvs	3ecea210 <GPM4DAT+0x2dce9f2c>
4000fb40:	71b370b3 	ldrhvc	r7, [r3, r3]!
4000fb44:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
4000fb48:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
4000fb4c:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
4000fb50:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4000fb54:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
4000fb58:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4000fb5c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
4000fb60:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4000fb64:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
4000fb68:	6ab469b4 	bvs	3ed2a240 <GPM4DAT+0x2dd29f5c>
4000fb6c:	70b46bb4 	ldrhtvc	r6, [r4], r4
4000fb70:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4000fb74:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
4000fb78:	7bb477b4 	blvc	3ed2da50 <GPM4DAT+0x2dd2d76c>
4000fb7c:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
4000fb80:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4000fb84:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
4000fb88:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4000fb8c:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
4000fb90:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4000fb94:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
4000fb98:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4000fb9c:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
4000fba0:	bbb4b7b4 	bllt	3ed3da78 <GPM4DAT+0x2dd3d794>
4000fba4:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
4000fba8:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4000fbac:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
4000fbb0:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4000fbb4:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
4000fbb8:	eab4e9b4 	b	3ed4a290 <GPM4DAT+0x2dd49fac>
4000fbbc:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
4000fbc0:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4000fbc4:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
4000fbc8:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4000fbcc:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
4000fbd0:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4000fbd4:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
4000fbd8:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4000fbdc:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
4000fbe0:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4000fbe4:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
4000fbe8:	6bb569b5 	blvs	3ed6a2c4 <GPM4DAT+0x2dd69fe0>
4000fbec:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
4000fbf0:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4000fbf4:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
4000fbf8:	7bb577b5 	blvc	3ed6dad4 <GPM4DAT+0x2dd6d7f0>
4000fbfc:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
4000fc00:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4000fc04:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
4000fc08:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
4000fc0c:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
4000fc10:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4000fc14:	aab5a9b5 	bge	3ed7a2f0 <GPM4DAT+0x2dd7a00c>
4000fc18:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
4000fc1c:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
4000fc20:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4000fc24:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fc28:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
4000fc2c:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
4000fc30:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4000fc34:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
4000fc38:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
4000fc3c:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
4000fc40:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4000fc44:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
4000fc48:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
4000fc4c:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
4000fc50:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4000fc54:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
4000fc58:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4000fc5c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
4000fc60:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
4000fc64:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
4000fc68:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4000fc6c:	8ab689b6 	bhi	3edb234c <GPM4DAT+0x2ddb2068>
4000fc70:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
4000fc74:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
4000fc78:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4000fc7c:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
4000fc80:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
4000fc84:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
4000fc88:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4000fc8c:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
4000fc90:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
4000fc94:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
4000fc98:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4000fc9c:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
4000fca0:	f3b6f1b6 	vsra.u64	d15, d22, #10
4000fca4:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
4000fca8:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4000fcac:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
4000fcb0:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
4000fcb4:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
4000fcb8:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4000fcbc:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
4000fcc0:	6fb769b7 	svcvs	0x00b769b7
4000fcc4:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
4000fcc8:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4000fccc:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
4000fcd0:	7bb77ab7 	blvc	3edee7b4 <GPM4DAT+0x2ddee4d0>
4000fcd4:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
4000fcd8:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4000fcdc:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
4000fce0:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
4000fce4:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
4000fce8:	aab7a9b7 	bge	3edfa3cc <GPM4DAT+0x2ddfa0e8>
4000fcec:	b0b7abb7 	ldrhtlt	sl, [r7], r7
4000fcf0:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
4000fcf4:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
4000fcf8:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fcfc:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
4000fd00:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
4000fd04:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
4000fd08:	6bb869b8 	blvs	3ee2a3f0 <GPM4DAT+0x2de2a10c>
4000fd0c:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
4000fd10:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
4000fd14:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
4000fd18:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
4000fd1c:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
4000fd20:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
4000fd24:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
4000fd28:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
4000fd2c:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
4000fd30:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
4000fd34:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
4000fd38:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
4000fd3c:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
4000fd40:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4000fd44:	ebb8e9b8 	bl	3ee4a42c <GPM4DAT+0x2de4a148>
4000fd48:	f3b8f1b8 	vsra.u64	d15, d24, #8
4000fd4c:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
4000fd50:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4000fd54:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
4000fd58:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4000fd5c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
4000fd60:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
4000fd64:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
4000fd68:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4000fd6c:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
4000fd70:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
4000fd74:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
4000fd78:	abb9a9b9 	blge	3ee7a464 <GPM4DAT+0x2de7a180>
4000fd7c:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
4000fd80:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
4000fd84:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
4000fd88:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4000fd8c:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
4000fd90:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
4000fd94:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
4000fd98:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4000fd9c:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
4000fda0:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
4000fda4:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
4000fda8:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4000fdac:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
4000fdb0:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
4000fdb4:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
4000fdb8:	8aba89ba 	bhi	3eeb24a8 <GPM4DAT+0x2deb21c4>
4000fdbc:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
4000fdc0:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4000fdc4:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
4000fdc8:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4000fdcc:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
4000fdd0:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4000fdd4:	f3baf1ba 	vsra.u64	d15, d26, #6
4000fdd8:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4000fddc:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
4000fde0:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
4000fde4:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
4000fde8:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4000fdec:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
4000fdf0:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4000fdf4:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
4000fdf8:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
4000fdfc:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
4000fe00:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4000fe04:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fe08:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
4000fe0c:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
4000fe10:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4000fe14:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
4000fe18:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
4000fe1c:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
4000fe20:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4000fe24:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
4000fe28:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
4000fe2c:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
4000fe30:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4000fe34:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
4000fe38:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
4000fe3c:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
4000fe40:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4000fe44:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
4000fe48:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
4000fe4c:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
4000fe50:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4000fe54:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
4000fe58:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4000fe5c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
4000fe60:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4000fe64:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
4000fe68:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4000fe6c:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
4000fe70:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4000fe74:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
4000fe78:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4000fe7c:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
4000fe80:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4000fe84:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
4000fe88:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4000fe8c:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
4000fe90:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
4000fe94:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
4000fe98:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001005f <HanTable+0x1a97>
4000fe9c:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
4000fea0:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40010167 <HanTable+0x1b9f>
4000fea4:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
4000fea8:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4000feac:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 400101b0 <HanTable+0x1be8>
4000feb0:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
4000feb4:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
4000feb8:	71c069c0 	bicvc	r6, r0, r0, asr #19
4000febc:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
4000fec0:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
4000fec4:	81c078c0 	bichi	r7, r0, r0, asr #17
4000fec8:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4000fecc:	91c089c0 	bicls	r8, r0, r0, asr #19
4000fed0:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
4000fed4:	97c096c0 	strbls	r9, [r0, r0, asr #13]
4000fed8:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4000fedc:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
4000fee0:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
4000fee4:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
4000fee8:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4000feec:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
4000fef0:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
4000fef4:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
4000fef8:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
4000fefc:	51c149c1 	bicpl	r4, r1, r1, asr #19
4000ff00:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
4000ff04:	61c157c1 	bicvs	r5, r1, r1, asr #15
4000ff08:	76c165c1 	strbvc	r6, [r1], r1, asr #11
4000ff0c:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
4000ff10:	a1c197c1 	bicge	r9, r1, r1, asr #15
4000ff14:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
4000ff18:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
4000ff1c:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
4000ff20:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
4000ff24:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
4000ff28:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
4000ff2c:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
4000ff30:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
4000ff34:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
4000ff38:	71c261c2 	bicvc	r6, r2, r2, asr #3
4000ff3c:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
4000ff40:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
4000ff44:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
4000ff48:	97c295c2 	strbls	r9, [r2, r2, asr #11]
4000ff4c:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
4000ff50:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
4000ff54:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
4000ff58:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4000ff5c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
4000ff60:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
4000ff64:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
4000ff68:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4000ff6c:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
4000ff70:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
4000ff74:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
4000ff78:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
4000ff7c:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
4000ff80:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
4000ff84:	aac3a9c3 	bge	3f0fa698 <GPM4DAT+0x2e0fa3b4>
4000ff88:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
4000ff8c:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
4000ff90:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
4000ff94:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
4000ff98:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
4000ff9c:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
4000ffa0:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
4000ffa4:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
4000ffa8:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
4000ffac:	96c495c4 	strbls	r9, [r4], r4, asr #11
4000ffb0:	a1c497c4 	bicge	r9, r4, r4, asr #15
4000ffb4:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
4000ffb8:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
4000ffbc:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
4000ffc0:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
4000ffc4:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
4000ffc8:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4000ffcc:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
4000ffd0:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
4000ffd4:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
4000ffd8:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4000ffdc:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
4000ffe0:	71c569c5 	bicvc	r6, r5, r5, asr #19
4000ffe4:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
4000ffe8:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4000ffec:	a1c581c5 	bicge	r8, r5, r5, asr #3
4000fff0:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
4000fff4:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
4000fff8:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
4000fffc:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40010000:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
40010004:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40010008:	e1c5d7c5 	bic	sp, r5, r5, asr #15
4001000c:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40010010:	61c649c6 	bicvs	r4, r6, r6, asr #19
40010014:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40010018:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
4001001c:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40010020:	97c695c6 	strbls	r9, [r6, r6, asr #11]
40010024:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40010028:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
4001002c:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40010030:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
40010034:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40010038:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
4001003c:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40010040:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
40010044:	51c749c7 	bicpl	r4, r7, r7, asr #19
40010048:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
4001004c:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010050:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40010054:	a1c777c7 	bicge	r7, r7, r7, asr #15
40010058:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001005c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40010060:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
40010064:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40010068:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
4001006c:	6ac869c8 	bvs	3f22a794 <GPM4DAT+0x2e22a4b0>
40010070:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
40010074:	76c875c8 	strbvc	r7, [r8], r8, asr #11
40010078:	81c877c8 	bichi	r7, r8, r8, asr #15
4001007c:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
40010080:	91c889c8 	bicls	r8, r8, r8, asr #19
40010084:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
40010088:	97c896c8 	strbls	r9, [r8, r8, asr #13]
4001008c:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
40010090:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
40010094:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
40010098:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
4001009c:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400100a0:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400100a4:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400100a8:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400100ac:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400100b0:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400100b4:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
400100b8:	81c976c9 	bichi	r7, r9, r9, asr #13
400100bc:	a1c985c9 	bicge	r8, r9, r9, asr #11
400100c0:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
400100c4:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
400100c8:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
400100cc:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
400100d0:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
400100d4:	41cae1c9 	bicmi	lr, sl, r9, asr #3
400100d8:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
400100dc:	61ca57ca 	bicvs	r5, sl, sl, asr #15
400100e0:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
400100e4:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
400100e8:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
400100ec:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
400100f0:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
400100f4:	e1cac1ca 	bic	ip, sl, sl, asr #3
400100f8:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
400100fc:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40010100:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40010104:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40010108:	51cb49cb 	bicpl	r4, fp, fp, asr #19
4001010c:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40010110:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40010114:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40010118:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
4001011c:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40010120:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40010124:	91cb89cb 	bicls	r8, fp, fp, asr #19
40010128:	a1cb93cb 	bicge	r9, fp, fp, asr #7
4001012c:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40010130:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40010134:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40010138:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
4001013c:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40010140:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40010144:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40010148:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
4001014c:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010150:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010154:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010158:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001015c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40010160:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40010164:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40010168:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
4001016c:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010170:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
40010174:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40010178:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
4001017c:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40010180:	51cd49cd 	bicpl	r4, sp, sp, asr #19
40010184:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
40010188:	61cd57cd 	bicvs	r5, sp, sp, asr #15
4001018c:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
40010190:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
40010194:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
40010198:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
4001019c:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
400101a0:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
400101a4:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
400101a8:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
400101ac:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
400101b0:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
400101b4:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
400101b8:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
400101bc:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
400101c0:	81ce75ce 	bichi	r7, lr, lr, asr #11
400101c4:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
400101c8:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
400101cc:	91ce8bce 	bicls	r8, lr, lr, asr #23
400101d0:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
400101d4:	a1ce97ce 	bicge	r9, lr, lr, asr #15
400101d8:	e1ceb7ce 	bic	fp, lr, lr, asr #15
400101dc:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
400101e0:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
400101e4:	45cf41cf 	strbmi	r4, [pc, #463]	; 400103bb <HanTable+0x1df3>
400101e8:	51cf49cf 	bicpl	r4, pc, pc, asr #19
400101ec:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
400101f0:	65cf61cf 	strbvs	r6, [pc, #463]	; 400103c7 <HanTable+0x1dff>
400101f4:	71cf69cf 	bicvc	r6, pc, pc, asr #19
400101f8:	75cf73cf 	strbvc	r7, [pc, #975]	; 400105cf <HanTable+0x2007>
400101fc:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010200:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40010204:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010208:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
4001020c:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010210:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40010214:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010218:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
4001021c:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010220:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40010224:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010228:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
4001022c:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010230:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40010234:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010238:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
4001023c:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010240:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40010244:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010248:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
4001024c:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010250:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010254:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010258:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001025c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40010260:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40010264:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40010268:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
4001026c:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40010270:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
40010274:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40010278:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
4001027c:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40010280:	bbd1b7d1 	bllt	3f47e1cc <GPM4DAT+0x2e47dee8>
40010284:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
40010288:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
4001028c:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
40010290:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
40010294:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
40010298:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
4001029c:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400102a0:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400102a4:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400102a8:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400102ac:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400102b0:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400102b4:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400102b8:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400102bc:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
400102c0:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
400102c4:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
400102c8:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
400102cc:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
400102d0:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
400102d4:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
400102d8:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
400102dc:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
400102e0:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
400102e4:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
400102e8:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
400102ec:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
400102f0:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
400102f4:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
400102f8:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
400102fc:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010300:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40010304:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010308:	7bd377d3 	blvc	3f4ee25c <GPM4DAT+0x2e4edf78>
4001030c:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010310:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40010314:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010318:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
4001031c:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010320:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40010324:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010328:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
4001032c:	3aac3a5a 	bcc	3eb1ec9c <GPM4DAT+0x2db1e9b8>
40010330:	3b243ae0 	blcc	4091eeb8 <__ZI_LIMIT__+0x907460>
40010334:	3ba63b64 	blcc	3e99f0cc <GPM4DAT+0x2d99ede8>
40010338:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
4001033c:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010340:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40010344:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010348:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
4001034c:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010350:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010354:	3f5e3f20 	svccc	0x005e3f20
40010358:	3fe43f94 	svccc	0x00e43f94
4001035c:	40684024 	rsbmi	r4, r8, r4, lsr #32
40010360:	40e64096 	smlalmi	r4, r6, r6, r0
40010364:	4168412c 	cmnmi	r8, ip, lsr #2
40010368:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
4001036c:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40010370:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
40010374:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40010378:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
4001037c:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40010380:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
40010384:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
40010388:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
4001038c:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
40010390:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
40010394:	47524730 	smmlarmi	r2, r0, r7, r4
40010398:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
4001039c:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400103a0:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400103a4:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400103a8:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400103ac:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400103b0:	4a3849f8 	bmi	40e22b98 <__ZI_LIMIT__+0xe0b140>
400103b4:	4aa24a72 	bmi	3e8a2d84 <GPM4DAT+0x2d8a2aa0>
400103b8:	4b044aca 	blmi	40122ee8 <__ZI_LIMIT__+0x10b490>
400103bc:	4ba44b58 	blmi	3e923124 <GPM4DAT+0x2d922e40>
400103c0:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
400103c4:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
400103c8:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
400103cc:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
400103d0:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
400103d4:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
400103d8:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
400103dc:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
400103e0:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
400103e4:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
400103e8:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
400103ec:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
400103f0:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
400103f4:	3ae039e0 	bcc	3f81eb7c <GPM4DAT+0x2e81e898>
400103f8:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
400103fc:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010400:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010404:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010408:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4001040c:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010410:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010414:	4ae049e0 	bmi	3f822b9c <GPM4DAT+0x2e8228b8>
40010418:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4001041c:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010420:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010424:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010428:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4001042c:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010430:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010434:	5ae059e0 	bpl	3f826bbc <GPM4DAT+0x2e8268d8>
40010438:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4001043c:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010440:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010444:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010448:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4001044c:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010450:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010454:	6ae069e0 	bvs	3f82abdc <GPM4DAT+0x2e82a8f8>
40010458:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4001045c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40010460:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40010464:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010468:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4001046c:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40010470:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010474:	7ae079e0 	bvc	3f82ebfc <GPM4DAT+0x2e82e918>
40010478:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4001047c:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40010480:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40010484:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40010488:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4001048c:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
40010490:	9ae099e0 	bls	3f836c18 <GPM4DAT+0x2e836934>
40010494:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40010498:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4001049c:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400104a0:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400104a4:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400104a8:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400104ac:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400104b0:	aae0a9e0 	bge	3f83ac38 <GPM4DAT+0x2e83a954>
400104b4:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400104b8:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400104bc:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
400104c0:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
400104c4:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
400104c8:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
400104cc:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400104d0:	bae0b9e0 	blt	3f83ec58 <GPM4DAT+0x2e83e974>
400104d4:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
400104d8:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
400104dc:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
400104e0:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
400104e4:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
400104e8:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
400104ec:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
400104f0:	cae0c9e0 	bgt	3f842c78 <GPM4DAT+0x2e842994>
400104f4:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
400104f8:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
400104fc:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010500:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40010504:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010508:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
4001050c:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010510:	dae0d9e0 	ble	3f846c98 <GPM4DAT+0x2e8469b4>
40010514:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010518:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
4001051c:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010520:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40010524:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010528:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
4001052c:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010530:	eae0e9e0 	b	3f84acb8 <GPM4DAT+0x2e84a9d4>
40010534:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40010538:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
4001053c:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40010540:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40010544:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40010548:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
4001054c:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010550:	fae0f9e0 	blx	3f84ecd8 <GPM4DAT+0x2e84e9f4>
40010554:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010558:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
4001055c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40010560:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
40010564:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40010568:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
4001056c:	3ae139e1 	bcc	3f85ecf8 <GPM4DAT+0x2e85ea14>
40010570:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
40010574:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40010578:	40e13fe1 	rscmi	r3, r1, r1, ror #31
4001057c:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40010580:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
40010584:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
40010588:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
4001058c:	4ae149e1 	bmi	3f862d18 <GPM4DAT+0x2e862a34>
40010590:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
40010594:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
40010598:	50e14fe1 	rscpl	r4, r1, r1, ror #31
4001059c:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400105a0:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400105a4:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400105a8:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400105ac:	5ae159e1 	bpl	3f866d38 <GPM4DAT+0x2e866a54>
400105b0:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400105b4:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400105b8:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400105bc:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
400105c0:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
400105c4:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
400105c8:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
400105cc:	6ae169e1 	bvs	3f86ad58 <GPM4DAT+0x2e86aa74>
400105d0:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
400105d4:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
400105d8:	70e16fe1 	rscvc	r6, r1, r1, ror #31
400105dc:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
400105e0:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
400105e4:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
400105e8:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400105ec:	7ae179e1 	bvc	3f86ed78 <GPM4DAT+0x2e86ea94>
400105f0:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
400105f4:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
400105f8:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
400105fc:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40010600:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40010604:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40010608:	9ae199e1 	bls	3f876d94 <GPM4DAT+0x2e876ab0>
4001060c:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40010610:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40010614:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40010618:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
4001061c:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40010620:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40010624:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40010628:	aae1a9e1 	bge	3f87adb4 <GPM4DAT+0x2e87aad0>
4001062c:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40010630:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40010634:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40010638:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
4001063c:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40010640:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40010644:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010648:	bae1b9e1 	blt	3f87edd4 <GPM4DAT+0x2e87eaf0>
4001064c:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010650:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40010654:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010658:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
4001065c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40010660:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
40010664:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40010668:	cae1c9e1 	bgt	3f882df4 <GPM4DAT+0x2e882b10>
4001066c:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40010670:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
40010674:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40010678:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
4001067c:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40010680:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
40010684:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010688:	dae1d9e1 	ble	3f886e14 <GPM4DAT+0x2e886b30>
4001068c:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
40010690:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
40010694:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
40010698:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
4001069c:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400106a0:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400106a4:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400106a8:	eae1e9e1 	b	3f88ae34 <GPM4DAT+0x2e88ab50>
400106ac:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400106b0:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400106b4:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400106b8:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400106bc:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
400106c0:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
400106c4:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
400106c8:	fae1f9e1 	blx	3f88ee54 <GPM4DAT+0x2e88eb70>
400106cc:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
400106d0:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
400106d4:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
400106d8:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
400106dc:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
400106e0:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
400106e4:	3ae239e2 	bcc	3f89ee74 <GPM4DAT+0x2e89eb90>
400106e8:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
400106ec:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
400106f0:	40e23fe2 	rscmi	r3, r2, r2, ror #31
400106f4:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
400106f8:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
400106fc:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40010700:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40010704:	4ae249e2 	bmi	3f8a2e94 <GPM4DAT+0x2e8a2bb0>
40010708:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
4001070c:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40010710:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40010714:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40010718:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
4001071c:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40010720:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40010724:	5ae259e2 	bpl	3f8a6eb4 <GPM4DAT+0x2e8a6bd0>
40010728:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
4001072c:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40010730:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40010734:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40010738:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
4001073c:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40010740:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40010744:	6ae269e2 	bvs	3f8aaed4 <GPM4DAT+0x2e8aabf0>
40010748:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
4001074c:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40010750:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40010754:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40010758:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
4001075c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40010760:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010764:	7ae279e2 	bvc	3f8aeef4 <GPM4DAT+0x2e8aec10>
40010768:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
4001076c:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40010770:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
40010774:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
40010778:	96e295e2 	strbtls	r9, [r2], r2, ror #11
4001077c:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010780:	9ae299e2 	bls	3f8b6f10 <GPM4DAT+0x2e8b6c2c>
40010784:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
40010788:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
4001078c:	a0e29fe2 	rscge	r9, r2, r2, ror #31
40010790:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
40010794:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
40010798:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
4001079c:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400107a0:	aae2a9e2 	bge	3f8baf30 <GPM4DAT+0x2e8bac4c>
400107a4:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400107a8:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400107ac:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400107b0:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400107b4:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400107b8:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400107bc:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400107c0:	bae2b9e2 	blt	3f8bef50 <GPM4DAT+0x2e8bec6c>
400107c4:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
400107c8:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
400107cc:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
400107d0:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
400107d4:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
400107d8:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
400107dc:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
400107e0:	cae2c9e2 	bgt	3f8c2f70 <GPM4DAT+0x2e8c2c8c>
400107e4:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
400107e8:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
400107ec:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
400107f0:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
400107f4:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
400107f8:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
400107fc:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010800:	dae2d9e2 	ble	3f8c6f90 <GPM4DAT+0x2e8c6cac>
40010804:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40010808:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
4001080c:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40010810:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40010814:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40010818:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
4001081c:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010820:	eae2e9e2 	b	3f8cafb0 <GPM4DAT+0x2e8caccc>
40010824:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40010828:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
4001082c:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40010830:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40010834:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40010838:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
4001083c:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40010840:	fae2f9e2 	blx	3f8cefd0 <GPM4DAT+0x2e8cecec>
40010844:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40010848:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
4001084c:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40010850:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40010854:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40010858:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
4001085c:	3ae339e3 	bcc	3f8deff0 <GPM4DAT+0x2e8ded0c>
40010860:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
40010864:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40010868:	40e33fe3 	rscmi	r3, r3, r3, ror #31
4001086c:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40010870:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
40010874:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40010878:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
4001087c:	4ae349e3 	bmi	3f8e3010 <GPM4DAT+0x2e8e2d2c>
40010880:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
40010884:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40010888:	50e34fe3 	rscpl	r4, r3, r3, ror #31
4001088c:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40010890:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
40010894:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40010898:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
4001089c:	5ae359e3 	bpl	3f8e7030 <GPM4DAT+0x2e8e6d4c>
400108a0:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
400108a4:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
400108a8:	60e35fe3 	rscvs	r5, r3, r3, ror #31
400108ac:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
400108b0:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
400108b4:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
400108b8:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
400108bc:	6ae369e3 	bvs	3f8eb050 <GPM4DAT+0x2e8ead6c>
400108c0:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
400108c4:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
400108c8:	70e36fe3 	rscvc	r6, r3, r3, ror #31
400108cc:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
400108d0:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
400108d4:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
400108d8:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400108dc:	7ae379e3 	bvc	3f8ef070 <GPM4DAT+0x2e8eed8c>
400108e0:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
400108e4:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
400108e8:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
400108ec:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
400108f0:	96e395e3 	strbtls	r9, [r3], r3, ror #11
400108f4:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400108f8:	9ae399e3 	bls	3f8f708c <GPM4DAT+0x2e8f6da8>
400108fc:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40010900:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40010904:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40010908:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
4001090c:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40010910:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40010914:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010918:	aae3a9e3 	bge	3f8fb0ac <GPM4DAT+0x2e8fadc8>
4001091c:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40010920:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40010924:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40010928:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
4001092c:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40010930:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40010934:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010938:	bae3b9e3 	blt	3f8ff0cc <GPM4DAT+0x2e8fede8>
4001093c:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40010940:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40010944:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40010948:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
4001094c:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40010950:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40010954:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010958:	cae3c9e3 	bgt	3f9030ec <GPM4DAT+0x2e902e08>
4001095c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40010960:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40010964:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40010968:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
4001096c:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40010970:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40010974:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010978:	dae3d9e3 	ble	3f90710c <GPM4DAT+0x2e906e28>
4001097c:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40010980:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40010984:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40010988:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
4001098c:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40010990:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40010994:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010998:	eae3e9e3 	b	3f90b12c <GPM4DAT+0x2e90ae48>
4001099c:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
400109a0:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
400109a4:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
400109a8:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
400109ac:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
400109b0:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
400109b4:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
400109b8:	fae3f9e3 	blx	3f90f14c <GPM4DAT+0x2e90ee68>
400109bc:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
400109c0:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
400109c4:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
400109c8:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
400109cc:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
400109d0:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
400109d4:	3ae439e4 	bcc	3f91f16c <GPM4DAT+0x2e91ee88>
400109d8:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
400109dc:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
400109e0:	40e43fe4 	rscmi	r3, r4, r4, ror #31
400109e4:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
400109e8:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
400109ec:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
400109f0:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
400109f4:	4ae449e4 	bmi	3f92318c <GPM4DAT+0x2e922ea8>
400109f8:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
400109fc:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40010a00:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40010a04:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40010a08:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40010a0c:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40010a10:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010a14:	5ae459e4 	bpl	3f9271ac <GPM4DAT+0x2e926ec8>
40010a18:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40010a1c:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40010a20:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40010a24:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40010a28:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40010a2c:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40010a30:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010a34:	6ae469e4 	bvs	3f92b1cc <GPM4DAT+0x2e92aee8>
40010a38:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40010a3c:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40010a40:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40010a44:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40010a48:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40010a4c:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40010a50:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010a54:	7ae479e4 	bvc	3f92f1ec <GPM4DAT+0x2e92ef08>
40010a58:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40010a5c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40010a60:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40010a64:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40010a68:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40010a6c:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010a70:	9ae499e4 	bls	3f937208 <GPM4DAT+0x2e936f24>
40010a74:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40010a78:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40010a7c:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40010a80:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40010a84:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40010a88:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40010a8c:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010a90:	aae4a9e4 	bge	3f93b228 <GPM4DAT+0x2e93af44>
40010a94:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40010a98:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40010a9c:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40010aa0:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40010aa4:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40010aa8:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40010aac:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010ab0:	bae4b9e4 	blt	3f93f248 <GPM4DAT+0x2e93ef64>
40010ab4:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40010ab8:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40010abc:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40010ac0:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40010ac4:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40010ac8:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40010acc:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010ad0:	cae4c9e4 	bgt	3f943268 <GPM4DAT+0x2e942f84>
40010ad4:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40010ad8:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40010adc:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40010ae0:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40010ae4:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40010ae8:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40010aec:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010af0:	dae4d9e4 	ble	3f947288 <GPM4DAT+0x2e946fa4>
40010af4:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40010af8:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40010afc:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40010b00:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40010b04:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40010b08:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40010b0c:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010b10:	eae4e9e4 	b	3f94b2a8 <GPM4DAT+0x2e94afc4>
40010b14:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40010b18:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40010b1c:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40010b20:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40010b24:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40010b28:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40010b2c:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40010b30:	fae4f9e4 	blx	3f94f2c8 <GPM4DAT+0x2e94efe4>
40010b34:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40010b38:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40010b3c:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40010b40:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40010b44:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40010b48:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010b4c:	3ae539e5 	bcc	3f95f2e8 <GPM4DAT+0x2e95f004>
40010b50:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40010b54:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40010b58:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40010b5c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40010b60:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40010b64:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40010b68:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40010b6c:	4ae549e5 	bmi	3f963308 <GPM4DAT+0x2e963024>
40010b70:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40010b74:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40010b78:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40010b7c:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40010b80:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40010b84:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40010b88:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010b8c:	5ae559e5 	bpl	3f967328 <GPM4DAT+0x2e967044>
40010b90:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40010b94:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40010b98:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40010b9c:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40010ba0:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40010ba4:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40010ba8:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010bac:	6ae569e5 	bvs	3f96b348 <GPM4DAT+0x2e96b064>
40010bb0:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40010bb4:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40010bb8:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40010bbc:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40010bc0:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40010bc4:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40010bc8:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010bcc:	7ae579e5 	bvc	3f96f368 <GPM4DAT+0x2e96f084>
40010bd0:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40010bd4:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40010bd8:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40010bdc:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40010be0:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40010be4:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010be8:	9ae599e5 	bls	3f977384 <GPM4DAT+0x2e9770a0>
40010bec:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40010bf0:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40010bf4:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40010bf8:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40010bfc:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40010c00:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40010c04:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010c08:	aae5a9e5 	bge	3f97b3a4 <GPM4DAT+0x2e97b0c0>
40010c0c:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40010c10:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40010c14:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40010c18:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40010c1c:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40010c20:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40010c24:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010c28:	bae5b9e5 	blt	3f97f3c4 <GPM4DAT+0x2e97f0e0>
40010c2c:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40010c30:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40010c34:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40010c38:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40010c3c:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40010c40:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40010c44:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010c48:	cae5c9e5 	bgt	3f9833e4 <GPM4DAT+0x2e983100>
40010c4c:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40010c50:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40010c54:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40010c58:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40010c5c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40010c60:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40010c64:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010c68:	dae5d9e5 	ble	3f987404 <GPM4DAT+0x2e987120>
40010c6c:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40010c70:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40010c74:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40010c78:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40010c7c:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40010c80:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40010c84:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010c88:	eae5e9e5 	b	3f98b424 <GPM4DAT+0x2e98b140>
40010c8c:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40010c90:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40010c94:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40010c98:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40010c9c:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40010ca0:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40010ca4:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40010ca8:	fae5f9e5 	blx	3f98f444 <GPM4DAT+0x2e98f160>
40010cac:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40010cb0:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40010cb4:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40010cb8:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40010cbc:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40010cc0:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010cc4:	3ae639e6 	bcc	3f99f464 <GPM4DAT+0x2e99f180>
40010cc8:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40010ccc:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40010cd0:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40010cd4:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40010cd8:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40010cdc:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40010ce0:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010ce4:	4ae649e6 	bmi	3f9a3484 <GPM4DAT+0x2e9a31a0>
40010ce8:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40010cec:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40010cf0:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40010cf4:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40010cf8:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40010cfc:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40010d00:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010d04:	5ae659e6 	bpl	3f9a74a4 <GPM4DAT+0x2e9a71c0>
40010d08:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40010d0c:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40010d10:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40010d14:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40010d18:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40010d1c:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40010d20:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010d24:	6ae669e6 	bvs	3f9ab4c4 <GPM4DAT+0x2e9ab1e0>
40010d28:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40010d2c:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40010d30:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40010d34:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40010d38:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40010d3c:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40010d40:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010d44:	7ae679e6 	bvc	3f9af4e4 <GPM4DAT+0x2e9af200>
40010d48:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40010d4c:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40010d50:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40010d54:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40010d58:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40010d5c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010d60:	9ae699e6 	bls	3f9b7500 <GPM4DAT+0x2e9b721c>
40010d64:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40010d68:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40010d6c:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40010d70:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40010d74:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40010d78:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40010d7c:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010d80:	aae6a9e6 	bge	3f9bb520 <GPM4DAT+0x2e9bb23c>
40010d84:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40010d88:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40010d8c:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40010d90:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40010d94:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40010d98:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40010d9c:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010da0:	bae6b9e6 	blt	3f9bf540 <GPM4DAT+0x2e9bf25c>
40010da4:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40010da8:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40010dac:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40010db0:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40010db4:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40010db8:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40010dbc:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010dc0:	cae6c9e6 	bgt	3f9c3560 <GPM4DAT+0x2e9c327c>
40010dc4:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40010dc8:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40010dcc:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40010dd0:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40010dd4:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40010dd8:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40010ddc:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010de0:	dae6d9e6 	ble	3f9c7580 <GPM4DAT+0x2e9c729c>
40010de4:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40010de8:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40010dec:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40010df0:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
40010df4:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40010df8:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40010dfc:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010e00:	eae6e9e6 	b	3f9cb5a0 <GPM4DAT+0x2e9cb2bc>
40010e04:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40010e08:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40010e0c:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40010e10:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
40010e14:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40010e18:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40010e1c:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40010e20:	fae6f9e6 	blx	3f9cf5c0 <GPM4DAT+0x2e9cf2dc>
40010e24:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40010e28:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40010e2c:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40010e30:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
40010e34:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40010e38:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010e3c:	3ae739e7 	bcc	3f9df5e0 <GPM4DAT+0x2e9df2fc>
40010e40:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
40010e44:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40010e48:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40010e4c:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40010e50:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40010e54:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40010e58:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010e5c:	4ae749e7 	bmi	3f9e3600 <GPM4DAT+0x2e9e331c>
40010e60:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40010e64:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40010e68:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40010e6c:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40010e70:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40010e74:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40010e78:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010e7c:	5ae759e7 	bpl	3f9e7620 <GPM4DAT+0x2e9e733c>
40010e80:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40010e84:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40010e88:	60e75fe7 	rscvs	r5, r7, r7, ror #31
40010e8c:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40010e90:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40010e94:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40010e98:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010e9c:	6ae769e7 	bvs	3f9eb640 <GPM4DAT+0x2e9eb35c>
40010ea0:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40010ea4:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40010ea8:	70e76fe7 	rscvc	r6, r7, r7, ror #31
40010eac:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40010eb0:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40010eb4:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40010eb8:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010ebc:	7ae779e7 	bvc	3f9ef660 <GPM4DAT+0x2e9ef37c>
40010ec0:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40010ec4:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40010ec8:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
40010ecc:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40010ed0:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40010ed4:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010ed8:	9ae799e7 	bls	3f9f767c <GPM4DAT+0x2e9f7398>
40010edc:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40010ee0:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40010ee4:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40010ee8:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
40010eec:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40010ef0:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
40010ef4:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010ef8:	aae7a9e7 	bge	3f9fb69c <GPM4DAT+0x2e9fb3b8>
40010efc:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40010f00:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
40010f04:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40010f08:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
40010f0c:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40010f10:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
40010f14:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010f18:	bae7b9e7 	blt	3f9ff6bc <GPM4DAT+0x2e9ff3d8>
40010f1c:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40010f20:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
40010f24:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40010f28:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
40010f2c:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40010f30:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
40010f34:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010f38:	cae7c9e7 	bgt	3fa036dc <GPM4DAT+0x2ea033f8>
40010f3c:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40010f40:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40010f44:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40010f48:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40010f4c:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40010f50:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40010f54:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010f58:	dae7d9e7 	ble	3fa076fc <GPM4DAT+0x2ea07418>
40010f5c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40010f60:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40010f64:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40010f68:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
40010f6c:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40010f70:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40010f74:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010f78:	eae7e9e7 	b	3fa0b71c <GPM4DAT+0x2ea0b438>
40010f7c:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40010f80:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40010f84:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40010f88:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
40010f8c:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40010f90:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40010f94:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40010f98:	fae7f9e7 	blx	3fa0f73c <GPM4DAT+0x2ea0f458>
40010f9c:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40010fa0:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40010fa4:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40010fa8:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
40010fac:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40010fb0:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40010fb4:	3ae839e8 	bcc	3fa1f75c <GPM4DAT+0x2ea1f478>
40010fb8:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
40010fbc:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40010fc0:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40010fc4:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40010fc8:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
40010fcc:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40010fd0:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40010fd4:	4ae849e8 	bmi	3fa2377c <GPM4DAT+0x2ea23498>
40010fd8:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
40010fdc:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40010fe0:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40010fe4:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40010fe8:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
40010fec:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40010ff0:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ff4:	5ae859e8 	bpl	3fa2779c <GPM4DAT+0x2ea274b8>
40010ff8:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
40010ffc:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40011000:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40011004:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40011008:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
4001100c:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40011010:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011014:	6ae869e8 	bvs	3fa2b7bc <GPM4DAT+0x2ea2b4d8>
40011018:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
4001101c:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40011020:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40011024:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40011028:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
4001102c:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40011030:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011034:	7ae879e8 	bvc	3fa2f7dc <GPM4DAT+0x2ea2f4f8>
40011038:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
4001103c:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40011040:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40011044:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40011048:	96e895e8 	strbtls	r9, [r8], r8, ror #11
4001104c:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011050:	9ae899e8 	bls	3fa377f8 <GPM4DAT+0x2ea37514>
40011054:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40011058:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001105c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40011060:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40011064:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40011068:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
4001106c:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011070:	aae8a9e8 	bge	3fa3b818 <GPM4DAT+0x2ea3b534>
40011074:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40011078:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
4001107c:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40011080:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
40011084:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
40011088:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
4001108c:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011090:	bae8b9e8 	blt	3fa3f838 <GPM4DAT+0x2ea3f554>
40011094:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
40011098:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
4001109c:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400110a0:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400110a4:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400110a8:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400110ac:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400110b0:	cae8c9e8 	bgt	3fa43858 <GPM4DAT+0x2ea43574>
400110b4:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
400110b8:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
400110bc:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
400110c0:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
400110c4:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
400110c8:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
400110cc:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400110d0:	dae8d9e8 	ble	3fa47878 <GPM4DAT+0x2ea47594>
400110d4:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
400110d8:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
400110dc:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
400110e0:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
400110e4:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
400110e8:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
400110ec:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400110f0:	eae8e9e8 	b	3fa4b898 <GPM4DAT+0x2ea4b5b4>
400110f4:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
400110f8:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
400110fc:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40011100:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40011104:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40011108:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
4001110c:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40011110:	fae8f9e8 	blx	3fa4f8b8 <GPM4DAT+0x2ea4f5d4>
40011114:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40011118:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
4001111c:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40011120:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40011124:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40011128:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001112c:	3ae939e9 	bcc	3fa5f8d8 <GPM4DAT+0x2ea5f5f4>
40011130:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40011134:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40011138:	40e93fe9 	rscmi	r3, r9, r9, ror #31
4001113c:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40011140:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40011144:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40011148:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
4001114c:	4ae949e9 	bmi	3fa638f8 <GPM4DAT+0x2ea63614>
40011150:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011154:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011158:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001115c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40011160:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40011164:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40011168:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001116c:	5ae959e9 	bpl	3fa67918 <GPM4DAT+0x2ea67634>
40011170:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40011174:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40011178:	60e95fe9 	rscvs	r5, r9, r9, ror #31
4001117c:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40011180:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40011184:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40011188:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001118c:	6ae969e9 	bvs	3fa6b938 <GPM4DAT+0x2ea6b654>
40011190:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40011194:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40011198:	70e96fe9 	rscvc	r6, r9, r9, ror #31
4001119c:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
400111a0:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
400111a4:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
400111a8:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400111ac:	7ae979e9 	bvc	3fa6f958 <GPM4DAT+0x2ea6f674>
400111b0:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
400111b4:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
400111b8:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
400111bc:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
400111c0:	96e995e9 	strbtls	r9, [r9], r9, ror #11
400111c4:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400111c8:	9ae999e9 	bls	3fa77974 <GPM4DAT+0x2ea77690>
400111cc:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
400111d0:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
400111d4:	a0e99fe9 	rscge	r9, r9, r9, ror #31
400111d8:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
400111dc:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
400111e0:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
400111e4:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400111e8:	aae9a9e9 	bge	3fa7b994 <GPM4DAT+0x2ea7b6b0>
400111ec:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
400111f0:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
400111f4:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
400111f8:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
400111fc:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011200:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40011204:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011208:	bae9b9e9 	blt	3fa7f9b4 <GPM4DAT+0x2ea7f6d0>
4001120c:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011210:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40011214:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011218:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
4001121c:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011220:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40011224:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011228:	cae9c9e9 	bgt	3fa839d4 <GPM4DAT+0x2ea836f0>
4001122c:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011230:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40011234:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011238:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
4001123c:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011240:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40011244:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011248:	dae9d9e9 	ble	3fa879f4 <GPM4DAT+0x2ea87710>
4001124c:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011250:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011254:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011258:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001125c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40011260:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40011264:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011268:	eae9e9e9 	b	3fa8ba14 <GPM4DAT+0x2ea8b730>
4001126c:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40011270:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
40011274:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40011278:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
4001127c:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40011280:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
40011284:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
40011288:	fae9f9e9 	blx	3fa8fa34 <GPM4DAT+0x2ea8f750>
4001128c:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
40011290:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
40011294:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
40011298:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
4001129c:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400112a0:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400112a4:	3aea39ea 	bcc	3fa9fa54 <GPM4DAT+0x2ea9f770>
400112a8:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400112ac:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400112b0:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400112b4:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400112b8:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400112bc:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
400112c0:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400112c4:	4aea49ea 	bmi	3faa3a74 <GPM4DAT+0x2eaa3790>
400112c8:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
400112cc:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
400112d0:	50ea4fea 	rscpl	r4, sl, sl, ror #31
400112d4:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
400112d8:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
400112dc:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
400112e0:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400112e4:	5aea59ea 	bpl	3faa7a94 <GPM4DAT+0x2eaa77b0>
400112e8:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
400112ec:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
400112f0:	60ea5fea 	rscvs	r5, sl, sl, ror #31
400112f4:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
400112f8:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
400112fc:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011300:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011304:	6aea69ea 	bvs	3faabab4 <GPM4DAT+0x2eaab7d0>
40011308:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
4001130c:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011310:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40011314:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011318:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
4001131c:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011320:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011324:	7aea79ea 	bvc	3faafad4 <GPM4DAT+0x2eaaf7f0>
40011328:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
4001132c:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011330:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40011334:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011338:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
4001133c:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011340:	9aea99ea 	bls	3fab7af0 <GPM4DAT+0x2eab780c>
40011344:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011348:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
4001134c:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011350:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011354:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011358:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001135c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011360:	aaeaa9ea 	bge	3fabbb10 <GPM4DAT+0x2eabb82c>
40011364:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40011368:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
4001136c:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40011370:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
40011374:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40011378:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
4001137c:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011380:	baeab9ea 	blt	3fabfb30 <GPM4DAT+0x2eabf84c>
40011384:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
40011388:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
4001138c:	c0eabfea 	rscgt	fp, sl, sl, ror #31
40011390:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
40011394:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
40011398:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
4001139c:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400113a0:	caeac9ea 	bgt	3fac3b50 <GPM4DAT+0x2eac386c>
400113a4:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400113a8:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400113ac:	d0eacfea 	rscle	ip, sl, sl, ror #31
400113b0:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400113b4:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400113b8:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400113bc:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400113c0:	daead9ea 	ble	3fac7b70 <GPM4DAT+0x2eac788c>
400113c4:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
400113c8:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
400113cc:	e0eadfea 	rsc	sp, sl, sl, ror #31
400113d0:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
400113d4:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
400113d8:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
400113dc:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400113e0:	eaeae9ea 	b	3facbb90 <GPM4DAT+0x2eacb8ac>
400113e4:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
400113e8:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
400113ec:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
400113f0:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
400113f4:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
400113f8:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
400113fc:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011400:	faeaf9ea 	blx	3facfbb0 <GPM4DAT+0x2eacf8cc>
40011404:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011408:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
4001140c:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011410:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40011414:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011418:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001141c:	3aeb39eb 	bcc	3fadfbd0 <GPM4DAT+0x2eadf8ec>
40011420:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40011424:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011428:	40eb3feb 	rscmi	r3, fp, fp, ror #31
4001142c:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011430:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40011434:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011438:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
4001143c:	4aeb49eb 	bmi	3fae3bf0 <GPM4DAT+0x2eae390c>
40011440:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40011444:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011448:	50eb4feb 	rscpl	r4, fp, fp, ror #31
4001144c:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011450:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011454:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011458:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001145c:	5aeb59eb 	bpl	3fae7c10 <GPM4DAT+0x2eae792c>
40011460:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40011464:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40011468:	60eb5feb 	rscvs	r5, fp, fp, ror #31
4001146c:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40011470:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
40011474:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40011478:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001147c:	6aeb69eb 	bvs	3faebc30 <GPM4DAT+0x2eaeb94c>
40011480:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
40011484:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
40011488:	70eb6feb 	rscvc	r6, fp, fp, ror #31
4001148c:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
40011490:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
40011494:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
40011498:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001149c:	7aeb79eb 	bvc	3faefc50 <GPM4DAT+0x2eaef96c>
400114a0:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400114a4:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400114a8:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400114ac:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400114b0:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400114b4:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400114b8:	9aeb99eb 	bls	3faf7c6c <GPM4DAT+0x2eaf7988>
400114bc:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
400114c0:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
400114c4:	a0eb9feb 	rscge	r9, fp, fp, ror #31
400114c8:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
400114cc:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
400114d0:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
400114d4:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400114d8:	aaeba9eb 	bge	3fafbc8c <GPM4DAT+0x2eafb9a8>
400114dc:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
400114e0:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
400114e4:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
400114e8:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
400114ec:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
400114f0:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
400114f4:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400114f8:	baebb9eb 	blt	3faffcac <GPM4DAT+0x2eaff9c8>
400114fc:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011500:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40011504:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011508:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
4001150c:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011510:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40011514:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011518:	caebc9eb 	bgt	3fb03ccc <GPM4DAT+0x2eb039e8>
4001151c:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011520:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40011524:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011528:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
4001152c:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011530:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40011534:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011538:	daebd9eb 	ble	3fb07cec <GPM4DAT+0x2eb07a08>
4001153c:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40011540:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40011544:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40011548:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
4001154c:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011550:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40011554:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011558:	eaebe9eb 	b	3fb0bd0c <GPM4DAT+0x2eb0ba28>
4001155c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40011560:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
40011564:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40011568:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
4001156c:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40011570:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
40011574:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40011578:	faebf9eb 	blx	3fb0fd2c <GPM4DAT+0x2eb0fa48>
4001157c:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40011580:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
40011584:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
40011588:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
4001158c:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
40011590:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011594:	3aec39ec 	bcc	3fb1fd4c <GPM4DAT+0x2eb1fa68>
40011598:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
4001159c:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400115a0:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400115a4:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400115a8:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400115ac:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400115b0:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400115b4:	4aec49ec 	bmi	3fb23d6c <GPM4DAT+0x2eb23a88>
400115b8:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400115bc:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
400115c0:	50ec4fec 	rscpl	r4, ip, ip, ror #31
400115c4:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
400115c8:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
400115cc:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
400115d0:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400115d4:	5aec59ec 	bpl	3fb27d8c <GPM4DAT+0x2eb27aa8>
400115d8:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
400115dc:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
400115e0:	60ec5fec 	rscvs	r5, ip, ip, ror #31
400115e4:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
400115e8:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
400115ec:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
400115f0:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400115f4:	6aec69ec 	bvs	3fb2bdac <GPM4DAT+0x2eb2bac8>
400115f8:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
400115fc:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40011600:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40011604:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40011608:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
4001160c:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40011610:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011614:	7aec79ec 	bvc	3fb2fdcc <GPM4DAT+0x2eb2fae8>
40011618:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
4001161c:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40011620:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40011624:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40011628:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
4001162c:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011630:	9aec99ec 	bls	3fb37de8 <GPM4DAT+0x2eb37b04>
40011634:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40011638:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
4001163c:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40011640:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40011644:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40011648:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
4001164c:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011650:	aaeca9ec 	bge	3fb3be08 <GPM4DAT+0x2eb3bb24>
40011654:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011658:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
4001165c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40011660:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
40011664:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40011668:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
4001166c:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011670:	baecb9ec 	blt	3fb3fe28 <GPM4DAT+0x2eb3fb44>
40011674:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40011678:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
4001167c:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40011680:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
40011684:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
40011688:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
4001168c:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011690:	caecc9ec 	bgt	3fb43e48 <GPM4DAT+0x2eb43b64>
40011694:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
40011698:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
4001169c:	d0eccfec 	rscle	ip, ip, ip, ror #31
400116a0:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400116a4:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400116a8:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400116ac:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400116b0:	daecd9ec 	ble	3fb47e68 <GPM4DAT+0x2eb47b84>
400116b4:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400116b8:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400116bc:	e0ecdfec 	rsc	sp, ip, ip, ror #31
400116c0:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
400116c4:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
400116c8:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
400116cc:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400116d0:	eaece9ec 	b	3fb4be88 <GPM4DAT+0x2eb4bba4>
400116d4:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
400116d8:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
400116dc:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
400116e0:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
400116e4:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
400116e8:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
400116ec:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
400116f0:	faecf9ec 	blx	3fb4fea8 <GPM4DAT+0x2eb4fbc4>
400116f4:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
400116f8:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
400116fc:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40011700:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40011704:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40011708:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001170c:	3aed39ed 	bcc	3fb5fec8 <GPM4DAT+0x2eb5fbe4>
40011710:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40011714:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40011718:	40ed3fed 	rscmi	r3, sp, sp, ror #31
4001171c:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40011720:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40011724:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40011728:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001172c:	4aed49ed 	bmi	3fb63ee8 <GPM4DAT+0x2eb63c04>
40011730:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40011734:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40011738:	50ed4fed 	rscpl	r4, sp, sp, ror #31
4001173c:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40011740:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40011744:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40011748:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001174c:	5aed59ed 	bpl	3fb67f08 <GPM4DAT+0x2eb67c24>
40011750:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40011754:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40011758:	60ed5fed 	rscvs	r5, sp, sp, ror #31
4001175c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40011760:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
40011764:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40011768:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001176c:	6aed69ed 	bvs	3fb6bf28 <GPM4DAT+0x2eb6bc44>
40011770:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
40011774:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
40011778:	70ed6fed 	rscvc	r6, sp, sp, ror #31
4001177c:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
40011780:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
40011784:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
40011788:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001178c:	7aed79ed 	bvc	3fb6ff48 <GPM4DAT+0x2eb6fc64>
40011790:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
40011794:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
40011798:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
4001179c:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400117a0:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400117a4:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400117a8:	9aed99ed 	bls	3fb77f64 <GPM4DAT+0x2eb77c80>
400117ac:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400117b0:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400117b4:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400117b8:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400117bc:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
400117c0:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
400117c4:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400117c8:	aaeda9ed 	bge	3fb7bf84 <GPM4DAT+0x2eb7bca0>
400117cc:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
400117d0:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
400117d4:	b0edafed 	rsclt	sl, sp, sp, ror #31
400117d8:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
400117dc:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
400117e0:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
400117e4:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400117e8:	baedb9ed 	blt	3fb7ffa4 <GPM4DAT+0x2eb7fcc0>
400117ec:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
400117f0:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
400117f4:	c0edbfed 	rscgt	fp, sp, sp, ror #31
400117f8:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
400117fc:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40011800:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40011804:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011808:	caedc9ed 	bgt	3fb83fc4 <GPM4DAT+0x2eb83ce0>
4001180c:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40011810:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40011814:	d0edcfed 	rscle	ip, sp, sp, ror #31
40011818:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
4001181c:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40011820:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40011824:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011828:	daedd9ed 	ble	3fb87fe4 <GPM4DAT+0x2eb87d00>
4001182c:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40011830:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40011834:	e0eddfed 	rsc	sp, sp, sp, ror #31
40011838:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
4001183c:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40011840:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40011844:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011848:	eaede9ed 	b	3fb8c004 <GPM4DAT+0x2eb8bd20>
4001184c:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40011850:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40011854:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40011858:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
4001185c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40011860:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
40011864:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40011868:	faedf9ed 	blx	3fb90024 <GPM4DAT+0x2eb8fd40>
4001186c:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40011870:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
40011874:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40011878:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
4001187c:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40011880:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011884:	3aee39ee 	bcc	3fba0044 <GPM4DAT+0x2eb9fd60>
40011888:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
4001188c:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40011890:	40ee3fee 	rscmi	r3, lr, lr, ror #31
40011894:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40011898:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
4001189c:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
400118a0:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400118a4:	4aee49ee 	bmi	3fba4064 <GPM4DAT+0x2eba3d80>
400118a8:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
400118ac:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
400118b0:	50ee4fee 	rscpl	r4, lr, lr, ror #31
400118b4:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
400118b8:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
400118bc:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
400118c0:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400118c4:	5aee59ee 	bpl	3fba8084 <GPM4DAT+0x2eba7da0>
400118c8:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
400118cc:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
400118d0:	60ee5fee 	rscvs	r5, lr, lr, ror #31
400118d4:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
400118d8:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
400118dc:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
400118e0:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400118e4:	6aee69ee 	bvs	3fbac0a4 <GPM4DAT+0x2ebabdc0>
400118e8:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
400118ec:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
400118f0:	70ee6fee 	rscvc	r6, lr, lr, ror #31
400118f4:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
400118f8:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
400118fc:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40011900:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011904:	7aee79ee 	bvc	3fbb00c4 <GPM4DAT+0x2ebafde0>
40011908:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
4001190c:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40011910:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40011914:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40011918:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
4001191c:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011920:	9aee99ee 	bls	3fbb80e0 <GPM4DAT+0x2ebb7dfc>
40011924:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40011928:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
4001192c:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40011930:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40011934:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40011938:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
4001193c:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011940:	aaeea9ee 	bge	3fbbc100 <GPM4DAT+0x2ebbbe1c>
40011944:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40011948:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
4001194c:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40011950:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40011954:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40011958:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
4001195c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011960:	baeeb9ee 	blt	3fbc0120 <GPM4DAT+0x2ebbfe3c>
40011964:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40011968:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
4001196c:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40011970:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40011974:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40011978:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
4001197c:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011980:	caeec9ee 	bgt	3fbc4140 <GPM4DAT+0x2ebc3e5c>
40011984:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40011988:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
4001198c:	d0eecfee 	rscle	ip, lr, lr, ror #31
40011990:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40011994:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40011998:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
4001199c:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400119a0:	daeed9ee 	ble	3fbc8160 <GPM4DAT+0x2ebc7e7c>
400119a4:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
400119a8:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
400119ac:	e0eedfee 	rsc	sp, lr, lr, ror #31
400119b0:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
400119b4:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
400119b8:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
400119bc:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400119c0:	eaeee9ee 	b	3fbcc180 <GPM4DAT+0x2ebcbe9c>
400119c4:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
400119c8:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
400119cc:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
400119d0:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
400119d4:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
400119d8:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
400119dc:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
400119e0:	faeef9ee 	blx	3fbd01a0 <GPM4DAT+0x2ebcfebc>
400119e4:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
400119e8:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
400119ec:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
400119f0:	34ef33ef 	strbtcc	r3, [pc], #1007	; 400119f8 <HanTable+0x3430>
400119f4:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
400119f8:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
400119fc:	3aef39ef 	bcc	3fbe01c0 <GPM4DAT+0x2ebdfedc>
40011a00:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40011a04:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40011a08:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40011a0c:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40011a10:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40011a18 <HanTable+0x3450>
40011a14:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40011a18:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40011a1c:	4aef49ef 	bmi	3fbe41e0 <GPM4DAT+0x2ebe3efc>
40011a20:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40011a24:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40011a28:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40011a2c:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40011a30:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40011a38 <HanTable+0x3470>
40011a34:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40011a38:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40011a3c:	5aef59ef 	bpl	3fbe8200 <GPM4DAT+0x2ebe7f1c>
40011a40:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40011a44:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40011a48:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40011a4c:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40011a50:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40011a58 <HanTable+0x3490>
40011a54:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40011a58:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40011a5c:	6aef69ef 	bvs	3fbec220 <GPM4DAT+0x2ebebf3c>
40011a60:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40011a64:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40011a68:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40011a6c:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40011a70:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40011a78 <HanTable+0x34b0>
40011a74:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40011a78:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40011a7c:	7aef79ef 	bvc	3fbf0240 <GPM4DAT+0x2ebeff5c>
40011a80:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40011a84:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40011a88:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40011a8c:	94ef93ef 	strbtls	r9, [pc], #1007	; 40011a94 <HanTable+0x34cc>
40011a90:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40011a94:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40011a98:	9aef99ef 	bls	3fbf825c <GPM4DAT+0x2ebf7f78>
40011a9c:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40011aa0:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40011aa4:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40011aa8:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40011aac:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40011ab4 <HanTable+0x34ec>
40011ab0:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40011ab4:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40011ab8:	aaefa9ef 	bge	3fbfc27c <GPM4DAT+0x2ebfbf98>
40011abc:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40011ac0:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40011ac4:	b0efafef 	rsclt	sl, pc, pc, ror #31
40011ac8:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40011acc:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40011ad4 <HanTable+0x350c>
40011ad0:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40011ad4:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40011ad8:	baefb9ef 	blt	3fc0029c <GPM4DAT+0x2ebfffb8>
40011adc:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40011ae0:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40011ae4:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40011ae8:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40011aec:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40011af4 <HanTable+0x352c>
40011af0:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40011af4:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40011af8:	caefc9ef 	bgt	3fc042bc <GPM4DAT+0x2ec03fd8>
40011afc:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40011b00:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40011b04:	d0efcfef 	rscle	ip, pc, pc, ror #31
40011b08:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40011b0c:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40011b14 <HanTable+0x354c>
40011b10:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40011b14:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40011b18:	daefd9ef 	ble	3fc082dc <GPM4DAT+0x2ec07ff8>
40011b1c:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40011b20:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40011b24:	e0efdfef 	rsc	sp, pc, pc, ror #31
40011b28:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40011b2c:	e4efe3ef 	strbt	lr, [pc], #1007	; 40011b34 <HanTable+0x356c>
40011b30:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40011b34:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40011b38:	eaefe9ef 	b	3fc0c2fc <GPM4DAT+0x2ec0c018>
40011b3c:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40011b40:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40011b44:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40011b48:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40011b4c:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40011b50:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40011b54:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40011b58:	faeff9ef 	blx	3fc1031c <GPM4DAT+0x2ec10038>
40011b5c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40011f20 <HanTable+0x3958>
40011b60:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40011b64:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40011b68:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40011b6c:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40011b70:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011b74:	3af039f0 	bcc	3fc2033c <GPM4DAT+0x2ec20058>
40011b78:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40011b7c:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40011b80:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40011b84:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40011b88:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40011b8c:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40011b90:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40011b94:	4af049f0 	bmi	3fc2435c <GPM4DAT+0x2ec24078>
40011b98:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40011b9c:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40011ba0:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40011ba4:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40011ba8:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40011bac:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40011bb0:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011bb4:	5af059f0 	bpl	3fc2837c <GPM4DAT+0x2ec28098>
40011bb8:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40011bbc:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40011bc0:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40011bc4:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40011bc8:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40011bcc:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40011bd0:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011bd4:	6af069f0 	bvs	3fc2c39c <GPM4DAT+0x2ec2c0b8>
40011bd8:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40011bdc:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40011be0:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40011be4:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40011be8:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40011bec:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40011bf0:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011bf4:	7af079f0 	bvc	3fc303bc <GPM4DAT+0x2ec300d8>
40011bf8:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40011bfc:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40011c00:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40011c04:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40011c08:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40011c0c:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011c10:	9af099f0 	bls	3fc383d8 <GPM4DAT+0x2ec380f4>
40011c14:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40011c18:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40011c1c:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40011c20:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40011c24:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40011c28:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40011c2c:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011c30:	aaf0a9f0 	bge	3fc3c3f8 <GPM4DAT+0x2ec3c114>
40011c34:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40011c38:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40011c3c:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40011c40:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40011c44:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40011c48:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40011c4c:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011c50:	baf0b9f0 	blt	3fc40418 <GPM4DAT+0x2ec40134>
40011c54:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40011c58:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40011c5c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40011c60:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40011c64:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40011c68:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40011c6c:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011c70:	caf0c9f0 	bgt	3fc44438 <GPM4DAT+0x2ec44154>
40011c74:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40011c78:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40011c7c:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40011c80:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40011c84:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40011c88:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40011c8c:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011c90:	daf0d9f0 	ble	3fc48458 <GPM4DAT+0x2ec48174>
40011c94:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40011c98:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40011c9c:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40011ca0:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40011ca4:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40011ca8:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40011cac:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011cb0:	eaf0e9f0 	b	3fc4c478 <GPM4DAT+0x2ec4c194>
40011cb4:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40011cb8:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40011cbc:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40011cc0:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40011cc4:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40011cc8:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40011ccc:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40011cd0:	faf0f9f0 	blx	3fc50498 <GPM4DAT+0x2ec501b4>
40011cd4:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40011cd8:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40011cdc:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40011ce0:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40011ce4:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40011ce8:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011cec:	3af139f1 	bcc	3fc604b8 <GPM4DAT+0x2ec601d4>
40011cf0:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40011cf4:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40011cf8:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40011cfc:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40011d00:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40011d04:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40011d08:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40011d0c:	4af149f1 	bmi	3fc644d8 <GPM4DAT+0x2ec641f4>
40011d10:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40011d14:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40011d18:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40011d1c:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40011d20:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40011d24:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40011d28:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011d2c:	5af159f1 	bpl	3fc684f8 <GPM4DAT+0x2ec68214>
40011d30:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40011d34:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40011d38:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40011d3c:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40011d40:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40011d44:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40011d48:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011d4c:	6af169f1 	bvs	3fc6c518 <GPM4DAT+0x2ec6c234>
40011d50:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40011d54:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40011d58:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40011d5c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40011d60:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40011d64:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40011d68:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011d6c:	7af179f1 	bvc	3fc70538 <GPM4DAT+0x2ec70254>
40011d70:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40011d74:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40011d78:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40011d7c:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40011d80:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40011d84:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011d88:	9af199f1 	bls	3fc78554 <GPM4DAT+0x2ec78270>
40011d8c:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40011d90:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40011d94:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40011d98:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40011d9c:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40011da0:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40011da4:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011da8:	aaf1a9f1 	bge	3fc7c574 <GPM4DAT+0x2ec7c290>
40011dac:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40011db0:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40011db4:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40011db8:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40011dbc:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40011dc0:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40011dc4:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011dc8:	baf1b9f1 	blt	3fc80594 <GPM4DAT+0x2ec802b0>
40011dcc:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40011dd0:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40011dd4:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40011dd8:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40011ddc:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40011de0:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40011de4:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011de8:	caf1c9f1 	bgt	3fc845b4 <GPM4DAT+0x2ec842d0>
40011dec:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40011df0:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
40011df4:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40011df8:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40011dfc:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40011e00:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
40011e04:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e08:	daf1d9f1 	ble	3fc885d4 <GPM4DAT+0x2ec882f0>
40011e0c:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40011e10:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
40011e14:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40011e18:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40011e1c:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40011e20:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
40011e24:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011e28:	eaf1e9f1 	b	3fc8c5f4 <GPM4DAT+0x2ec8c310>
40011e2c:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40011e30:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
40011e34:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40011e38:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40011e3c:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40011e40:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
40011e44:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40011e48:	faf1f9f1 	blx	3fc90614 <GPM4DAT+0x2ec90330>
40011e4c:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40011e50:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40011e54:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40011e58:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40011e5c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40011e60:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011e64:	3af239f2 	bcc	3fca0634 <GPM4DAT+0x2eca0350>
40011e68:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40011e6c:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40011e70:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40011e74:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40011e78:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40011e7c:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40011e80:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011e84:	4af249f2 	bmi	3fca4654 <GPM4DAT+0x2eca4370>
40011e88:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
40011e8c:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40011e90:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40011e94:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40011e98:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
40011e9c:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40011ea0:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011ea4:	5af259f2 	bpl	3fca8674 <GPM4DAT+0x2eca8390>
40011ea8:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
40011eac:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40011eb0:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40011eb4:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40011eb8:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40011ebc:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40011ec0:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011ec4:	6af269f2 	bvs	3fcac694 <GPM4DAT+0x2ecac3b0>
40011ec8:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
40011ecc:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40011ed0:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40011ed4:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40011ed8:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
40011edc:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40011ee0:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011ee4:	7af279f2 	bvc	3fcb06b4 <GPM4DAT+0x2ecb03d0>
40011ee8:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
40011eec:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40011ef0:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
40011ef4:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40011ef8:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
40011efc:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f00:	9af299f2 	bls	3fcb86d0 <GPM4DAT+0x2ecb83ec>
40011f04:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40011f08:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
40011f0c:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40011f10:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
40011f14:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40011f18:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
40011f1c:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011f20:	aaf2a9f2 	bge	3fcbc6f0 <GPM4DAT+0x2ecbc40c>
40011f24:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40011f28:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
40011f2c:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40011f30:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
40011f34:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40011f38:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40011f3c:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011f40:	baf2b9f2 	blt	3fcc0710 <GPM4DAT+0x2ecc042c>
40011f44:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40011f48:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40011f4c:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40011f50:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40011f54:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40011f58:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
40011f5c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011f60:	caf2c9f2 	bgt	3fcc4730 <GPM4DAT+0x2ecc444c>
40011f64:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40011f68:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
40011f6c:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40011f70:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40011f74:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40011f78:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
40011f7c:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011f80:	daf2d9f2 	ble	3fcc8750 <GPM4DAT+0x2ecc846c>
40011f84:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40011f88:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
40011f8c:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40011f90:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40011f94:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40011f98:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
40011f9c:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011fa0:	eaf2e9f2 	b	3fccc770 <GPM4DAT+0x2eccc48c>
40011fa4:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40011fa8:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
40011fac:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40011fb0:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40011fb4:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40011fb8:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
40011fbc:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40011fc0:	faf2f9f2 	blx	3fcd0790 <GPM4DAT+0x2ecd04ac>
40011fc4:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40011fc8:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
40011fcc:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40011fd0:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40011fd4:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40011fd8:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011fdc:	3af339f3 	bcc	3fce07b0 <GPM4DAT+0x2ece04cc>
40011fe0:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40011fe4:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40011fe8:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
40011fec:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40011ff0:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40011ff4:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40011ff8:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011ffc:	4af349f3 	bmi	3fce47d0 <GPM4DAT+0x2ece44ec>
40012000:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40012004:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40012008:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
4001200c:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40012010:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40012014:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40012018:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001201c:	5af359f3 	bpl	3fce87f0 <GPM4DAT+0x2ece850c>
40012020:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40012024:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40012028:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
4001202c:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40012030:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40012034:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40012038:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001203c:	6af369f3 	bvs	3fcec810 <GPM4DAT+0x2ecec52c>
40012040:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40012044:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40012048:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
4001204c:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012050:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40012054:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40012058:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001205c:	7af379f3 	bvc	3fcf0830 <GPM4DAT+0x2ecf054c>
40012060:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40012064:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40012068:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
4001206c:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40012070:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
40012074:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012078:	9af399f3 	bls	3fcf884c <GPM4DAT+0x2ecf8568>
4001207c:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40012080:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
40012084:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
40012088:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
4001208c:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
40012090:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
40012094:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012098:	aaf3a9f3 	bge	3fcfc86c <GPM4DAT+0x2ecfc588>
4001209c:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400120a0:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400120a4:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400120a8:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400120ac:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400120b0:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400120b4:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400120b8:	baf3b9f3 	blt	3fd0088c <GPM4DAT+0x2ed005a8>
400120bc:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
400120c0:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
400120c4:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
400120c8:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
400120cc:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
400120d0:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
400120d4:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400120d8:	caf3c9f3 	bgt	3fd048ac <GPM4DAT+0x2ed045c8>
400120dc:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
400120e0:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
400120e4:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
400120e8:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
400120ec:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
400120f0:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
400120f4:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400120f8:	daf3d9f3 	ble	3fd088cc <GPM4DAT+0x2ed085e8>
400120fc:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40012100:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40012104:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40012108:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
4001210c:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40012110:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40012114:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012118:	eaf3e9f3 	b	3fd0c8ec <GPM4DAT+0x2ed0c608>
4001211c:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40012120:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40012124:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40012128:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
4001212c:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40012130:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40012134:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40012138:	faf3f9f3 	blx	3fd1090c <GPM4DAT+0x2ed10628>
4001213c:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40012140:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40012144:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40012148:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
4001214c:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012150:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012154:	3af439f4 	bcc	3fd2092c <GPM4DAT+0x2ed20648>
40012158:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001215c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40012160:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40012164:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40012168:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
4001216c:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40012170:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012174:	4af449f4 	bmi	3fd2494c <GPM4DAT+0x2ed24668>
40012178:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
4001217c:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40012180:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40012184:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40012188:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
4001218c:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40012190:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012194:	5af459f4 	bpl	3fd2896c <GPM4DAT+0x2ed28688>
40012198:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
4001219c:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
400121a0:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
400121a4:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
400121a8:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
400121ac:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
400121b0:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400121b4:	6af469f4 	bvs	3fd2c98c <GPM4DAT+0x2ed2c6a8>
400121b8:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
400121bc:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
400121c0:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
400121c4:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
400121c8:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
400121cc:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
400121d0:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400121d4:	7af479f4 	bvc	3fd309ac <GPM4DAT+0x2ed306c8>
400121d8:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
400121dc:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
400121e0:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
400121e4:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
400121e8:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
400121ec:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400121f0:	9af499f4 	bls	3fd389c8 <GPM4DAT+0x2ed386e4>
400121f4:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
400121f8:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
400121fc:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012200:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40012204:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012208:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
4001220c:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012210:	aaf4a9f4 	bge	3fd3c9e8 <GPM4DAT+0x2ed3c704>
40012214:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012218:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
4001221c:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012220:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40012224:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012228:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
4001222c:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012230:	baf4b9f4 	blt	3fd40a08 <GPM4DAT+0x2ed40724>
40012234:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012238:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
4001223c:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012240:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40012244:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012248:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
4001224c:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012250:	caf4c9f4 	bgt	3fd44a28 <GPM4DAT+0x2ed44744>
40012254:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012258:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001225c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40012260:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40012264:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40012268:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
4001226c:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012270:	daf4d9f4 	ble	3fd48a48 <GPM4DAT+0x2ed48764>
40012274:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40012278:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
4001227c:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40012280:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
40012284:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
40012288:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
4001228c:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012290:	eaf4e9f4 	b	3fd4ca68 <GPM4DAT+0x2ed4c784>
40012294:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
40012298:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
4001229c:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400122a0:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400122a4:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400122a8:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400122ac:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400122b0:	faf4f9f4 	blx	3fd50a88 <GPM4DAT+0x2ed507a4>
400122b4:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400122b8:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400122bc:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
400122c0:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
400122c4:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
400122c8:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400122cc:	3af539f5 	bcc	3fd60aa8 <GPM4DAT+0x2ed607c4>
400122d0:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
400122d4:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
400122d8:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
400122dc:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
400122e0:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
400122e4:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
400122e8:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400122ec:	4af549f5 	bmi	3fd64ac8 <GPM4DAT+0x2ed647e4>
400122f0:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
400122f4:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
400122f8:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
400122fc:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012300:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40012304:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012308:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001230c:	5af559f5 	bpl	3fd68ae8 <GPM4DAT+0x2ed68804>
40012310:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40012314:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012318:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
4001231c:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012320:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40012324:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012328:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001232c:	6af569f5 	bvs	3fd6cb08 <GPM4DAT+0x2ed6c824>
40012330:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40012334:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012338:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
4001233c:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012340:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40012344:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012348:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001234c:	7af579f5 	bvc	3fd70b28 <GPM4DAT+0x2ed70844>
40012350:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012354:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012358:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001235c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40012360:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40012364:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012368:	9af599f5 	bls	3fd78b44 <GPM4DAT+0x2ed78860>
4001236c:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40012370:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
40012374:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40012378:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
4001237c:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40012380:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
40012384:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012388:	aaf5a9f5 	bge	3fd7cb64 <GPM4DAT+0x2ed7c880>
4001238c:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
40012390:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
40012394:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
40012398:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
4001239c:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400123a0:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400123a4:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400123a8:	baf5b9f5 	blt	3fd80b84 <GPM4DAT+0x2ed808a0>
400123ac:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400123b0:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400123b4:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400123b8:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400123bc:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
400123c0:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
400123c4:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400123c8:	caf5c9f5 	bgt	3fd84ba4 <GPM4DAT+0x2ed848c0>
400123cc:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
400123d0:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
400123d4:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
400123d8:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
400123dc:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
400123e0:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
400123e4:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400123e8:	daf5d9f5 	ble	3fd88bc4 <GPM4DAT+0x2ed888e0>
400123ec:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
400123f0:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
400123f4:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
400123f8:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
400123fc:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012400:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40012404:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012408:	eaf5e9f5 	b	3fd8cbe4 <GPM4DAT+0x2ed8c900>
4001240c:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012410:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40012414:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012418:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
4001241c:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012420:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40012424:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012428:	faf5f9f5 	blx	3fd90c04 <GPM4DAT+0x2ed90920>
4001242c:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012430:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40012434:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012438:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
4001243c:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012440:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012444:	3af639f6 	bcc	3fda0c24 <GPM4DAT+0x2eda0940>
40012448:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
4001244c:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012450:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012454:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012458:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
4001245c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40012460:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012464:	4af649f6 	bmi	3fda4c44 <GPM4DAT+0x2eda4960>
40012468:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
4001246c:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40012470:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
40012474:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40012478:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
4001247c:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40012480:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012484:	5af659f6 	bpl	3fda8c64 <GPM4DAT+0x2eda8980>
40012488:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
4001248c:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
40012490:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
40012494:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
40012498:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
4001249c:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400124a0:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400124a4:	6af669f6 	bvs	3fdacc84 <GPM4DAT+0x2edac9a0>
400124a8:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400124ac:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400124b0:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400124b4:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400124b8:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400124bc:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
400124c0:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400124c4:	7af679f6 	bvc	3fdb0ca4 <GPM4DAT+0x2edb09c0>
400124c8:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
400124cc:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
400124d0:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
400124d4:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
400124d8:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
400124dc:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400124e0:	9af699f6 	bls	3fdb8cc0 <GPM4DAT+0x2edb89dc>
400124e4:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
400124e8:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
400124ec:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
400124f0:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
400124f4:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
400124f8:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
400124fc:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012500:	aaf6a9f6 	bge	3fdbcce0 <GPM4DAT+0x2edbc9fc>
40012504:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012508:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
4001250c:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012510:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40012514:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012518:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
4001251c:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012520:	baf6b9f6 	blt	3fdc0d00 <GPM4DAT+0x2edc0a1c>
40012524:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012528:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
4001252c:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012530:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40012534:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40012538:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
4001253c:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012540:	caf6c9f6 	bgt	3fdc4d20 <GPM4DAT+0x2edc4a3c>
40012544:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40012548:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
4001254c:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012550:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40012554:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012558:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
4001255c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012560:	daf6d9f6 	ble	3fdc8d40 <GPM4DAT+0x2edc8a5c>
40012564:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40012568:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
4001256c:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40012570:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
40012574:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40012578:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
4001257c:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012580:	eaf6e9f6 	b	3fdccd60 <GPM4DAT+0x2edcca7c>
40012584:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
40012588:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
4001258c:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
40012590:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
40012594:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
40012598:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
4001259c:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400125a0:	faf6f9f6 	blx	3fdd0d80 <GPM4DAT+0x2edd0a9c>
400125a4:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400125a8:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400125ac:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400125b0 <.LANCHOR1>:
400125b0:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400125b4:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400125b8:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400125bc:	3af739f7 	bcc	3fde0da0 <GPM4DAT+0x2ede0abc>
400125c0:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
400125c4:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
400125c8:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
400125cc:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
400125d0:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
400125d4:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
400125d8:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400125dc:	4af749f7 	bmi	3fde4dc0 <GPM4DAT+0x2ede4adc>
400125e0:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
400125e4:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
400125e8:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
400125ec:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
400125f0:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
400125f4:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
400125f8:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400125fc:	5af759f7 	bpl	3fde8de0 <GPM4DAT+0x2ede8afc>
40012600:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40012604:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40012608:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
4001260c:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40012610:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40012614:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40012618:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001261c:	6af769f7 	bvs	3fdece00 <GPM4DAT+0x2edecb1c>
40012620:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40012624:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40012628:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
4001262c:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40012630:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40012634:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40012638:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001263c:	7af779f7 	bvc	3fdf0e20 <GPM4DAT+0x2edf0b3c>
40012640:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40012644:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40012648:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
4001264c:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012650:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40012654:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012658:	9af799f7 	bls	3fdf8e3c <GPM4DAT+0x2edf8b58>
4001265c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40012660:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
40012664:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40012668:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
4001266c:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40012670:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
40012674:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012678:	aaf7a9f7 	bge	3fdfce5c <GPM4DAT+0x2edfcb78>
4001267c:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40012680:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
40012684:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
40012688:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
4001268c:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
40012690:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
40012694:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012698:	baf7b9f7 	blt	3fe00e7c <GPM4DAT+0x2ee00b98>
4001269c:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400126a0:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400126a4:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400126a8:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400126ac:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400126b0:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400126b4:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400126b8:	caf7c9f7 	bgt	3fe04e9c <GPM4DAT+0x2ee04bb8>
400126bc:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
400126c0:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
400126c4:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
400126c8:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
400126cc:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
400126d0:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
400126d4:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400126d8:	daf7d9f7 	ble	3fe08ebc <GPM4DAT+0x2ee08bd8>
400126dc:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
400126e0:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
400126e4:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
400126e8:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
400126ec:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
400126f0:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
400126f4:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400126f8:	eaf7e9f7 	b	3fe0cedc <GPM4DAT+0x2ee0cbf8>
400126fc:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40012700:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40012704:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40012708:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
4001270c:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40012710:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40012714:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40012718:	faf7f9f7 	blx	3fe10efc <GPM4DAT+0x2ee10c18>
4001271c:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40012720:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40012724:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40012728:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
4001272c:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40012730:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012734:	3af839f8 	bcc	3fe20f1c <GPM4DAT+0x2ee20c38>
40012738:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
4001273c:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40012740:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40012744:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40012748:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
4001274c:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40012750:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012754:	4af849f8 	bmi	3fe24f3c <GPM4DAT+0x2ee24c58>
40012758:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
4001275c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40012760:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
40012764:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40012768:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
4001276c:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40012770:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012774:	5af859f8 	bpl	3fe28f5c <GPM4DAT+0x2ee28c78>
40012778:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
4001277c:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
40012780:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
40012784:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
40012788:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
4001278c:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
40012790:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012794:	6af869f8 	bvs	3fe2cf7c <GPM4DAT+0x2ee2cc98>
40012798:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
4001279c:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400127a0:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400127a4:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400127a8:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400127ac:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400127b0:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400127b4:	7af879f8 	bvc	3fe30f9c <GPM4DAT+0x2ee30cb8>
400127b8:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400127bc:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
400127c0:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
400127c4:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
400127c8:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
400127cc:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400127d0:	9af899f8 	bls	3fe38fb8 <GPM4DAT+0x2ee38cd4>
400127d4:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
400127d8:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
400127dc:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
400127e0:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
400127e4:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
400127e8:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
400127ec:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400127f0:	aaf8a9f8 	bge	3fe3cfd8 <GPM4DAT+0x2ee3ccf4>
400127f4:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
400127f8:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
400127fc:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40012800:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40012804:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40012808:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
4001280c:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012810:	baf8b9f8 	blt	3fe40ff8 <GPM4DAT+0x2ee40d14>
40012814:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40012818:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
4001281c:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40012820:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40012824:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40012828:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
4001282c:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012830:	caf8c9f8 	bgt	3fe45018 <GPM4DAT+0x2ee44d34>
40012834:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40012838:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
4001283c:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40012840:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40012844:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40012848:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
4001284c:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012850:	daf8d9f8 	ble	3fe49038 <GPM4DAT+0x2ee48d54>
40012854:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40012858:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
4001285c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40012860:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
40012864:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40012868:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
4001286c:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012870:	eaf8e9f8 	b	3fe4d058 <GPM4DAT+0x2ee4cd74>
40012874:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40012878:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
4001287c:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40012880:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
40012884:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40012888:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
4001288c:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40012890:	faf8f9f8 	blx	3fe51078 <GPM4DAT+0x2ee50d94>
40012894:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40012898:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
4001289c:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
400128a0:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
400128a4:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
400128a8:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400128ac:	3af939f9 	bcc	3fe61098 <GPM4DAT+0x2ee60db4>
400128b0:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
400128b4:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
400128b8:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
400128bc:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
400128c0:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
400128c4:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
400128c8:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
400128cc:	4af949f9 	bmi	3fe650b8 <GPM4DAT+0x2ee64dd4>
400128d0:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
400128d4:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
400128d8:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
400128dc:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
400128e0:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
400128e4:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
400128e8:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400128ec:	5af959f9 	bpl	3fe690d8 <GPM4DAT+0x2ee68df4>
400128f0:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
400128f4:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
400128f8:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
400128fc:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40012900:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40012904:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40012908:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001290c:	6af969f9 	bvs	3fe6d0f8 <GPM4DAT+0x2ee6ce14>
40012910:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40012914:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40012918:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
4001291c:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40012920:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40012924:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40012928:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001292c:	7af979f9 	bvc	3fe71118 <GPM4DAT+0x2ee70e34>
40012930:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40012934:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40012938:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
4001293c:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40012940:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40012944:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012948:	9af999f9 	bls	3fe79134 <GPM4DAT+0x2ee78e50>
4001294c:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40012950:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40012954:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40012958:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
4001295c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40012960:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40012964:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012968:	aaf9a9f9 	bge	3fe7d154 <GPM4DAT+0x2ee7ce70>
4001296c:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40012970:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40012974:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40012978:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
4001297c:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40012980:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40012984:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012988:	baf9b9f9 	blt	3fe81174 <GPM4DAT+0x2ee80e90>
4001298c:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40012990:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40012994:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40012998:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
4001299c:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
400129a0:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
400129a4:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400129a8:	caf9c9f9 	bgt	3fe85194 <GPM4DAT+0x2ee84eb0>
400129ac:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
400129b0:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
400129b4:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
400129b8:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
400129bc:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
400129c0:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
400129c4:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400129c8:	daf9d9f9 	ble	3fe891b4 <GPM4DAT+0x2ee88ed0>
400129cc:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
400129d0:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
400129d4:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
400129d8:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
400129dc:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
400129e0:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
400129e4:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400129e8:	eaf9e9f9 	b	3fe8d1d4 <GPM4DAT+0x2ee8cef0>
400129ec:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
400129f0:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
400129f4:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
400129f8:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
400129fc:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40012a00:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40012a04:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40012a08:	faf9f9f9 	blx	3fe911f4 <GPM4DAT+0x2ee90f10>
40012a0c:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40012a10:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40012a14:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40012a18:	daa0dafe 	ble	3e849618 <GPM4DAT+0x2d849334>
40012a1c:	dba0dbfe 	blle	3e849a1c <GPM4DAT+0x2d849738>
40012a20:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40012a24:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40012a28:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40012a2c:	dfa0dffe 	svcle	0x00a0dffe
40012a30:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40012a34:	8f918ccb 	svchi	0x00918ccb
40012a38:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40012a3c:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40012a40:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40012a44:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40012a48:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40012a4c:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40012a50:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40012a54:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40012a58:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40012a5c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40012a60:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40012a64:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40012a68:	e1fee0a0 	mvns	lr, r0, lsr #1
40012a6c:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40012a70:	e3fee2a0 	mvns	lr, #160, 4
40012a74:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40012a78:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40012a7c:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40012a80:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40012a84:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40012a88:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40012a8c:	eafee9a0 	b	3ffcd114 <GPM4DAT+0x2efcce30>
40012a90:	ebfeeaa0 	bl	3ffcd518 <GPM4DAT+0x2efcd234>
40012a94:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40012a98:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40012a9c:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40012aa0:	effeeea0 	svc	0x00feeea0
40012aa4:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40012aa8:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40012aac:	f2fef1a0 	vext.8	d31, d30, d16, #1
40012ab0:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40012ab4:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40012ab8:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40012abc:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40012ac0:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40012ac4:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40012ac8:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40012acc:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40012ad0 <_first>:
40012ad0:	02010000 	andeq	r0, r1, #0
40012ad4:	06050403 	streq	r0, [r5], -r3, lsl #8
40012ad8:	0a090807 	beq	40254afc <__ZI_LIMIT__+0x23d0a4>
40012adc:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012ae0:	1211100f 	andsne	r1, r1, #15
40012ae4:	00000013 	andeq	r0, r0, r3, lsl r0

40012ae8 <_middle>:
40012ae8:	01000000 	mrseq	r0, (UNDEF: 0)
40012aec:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40012af0:	07060000 	streq	r0, [r6, -r0]
40012af4:	0b0a0908 	bleq	40294f1c <__ZI_LIMIT__+0x27d4c4>
40012af8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40012afc:	11100f0e 	tstne	r0, lr, lsl #30
40012b00:	13120000 	tstne	r2, #0
40012b04:	00001514 	andeq	r1, r0, r4, lsl r5

40012b08 <_last>:
40012b08:	02010000 	andeq	r0, r1, #0
40012b0c:	06050403 	streq	r0, [r5], -r3, lsl #8
40012b10:	0a090807 	beq	40254b34 <__ZI_LIMIT__+0x23d0dc>
40012b14:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012b18:	1100100f 	tstne	r0, pc
40012b1c:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40012b20:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40012b24:	00001b1a 	andeq	r1, r0, sl, lsl fp

40012b28 <han16x16>:
	...
40012b4c:	803f0000 	eorshi	r0, pc, r0
40012b50:	80018001 	andhi	r8, r1, r1
40012b54:	00060003 	andeq	r0, r6, r3
40012b58:	0030000c 	eorseq	r0, r0, ip
	...
40012b6c:	807f0000 	rsbshi	r0, pc, r0
40012b70:	800d800d 	andhi	r8, sp, sp
40012b74:	001b001b 	andseq	r0, fp, fp, lsl r0
40012b78:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40012b8c:	00700000 	rsbseq	r0, r0, r0
40012b90:	00300030 	eorseq	r0, r0, r0, lsr r0
40012b94:	00300030 	eorseq	r0, r0, r0, lsr r0
40012b98:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012bac:	007f0000 	rsbseq	r0, pc, r0
40012bb0:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bb4:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bb8:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012bcc:	807f0000 	rsbshi	r0, pc, r0
40012bd0:	00360036 	eorseq	r0, r6, r6, lsr r0
40012bd4:	00360036 	eorseq	r0, r6, r6, lsr r0
40012bd8:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40012bec:	803f0000 	eorshi	r0, pc, r0
40012bf0:	80018001 	andhi	r8, r1, r1
40012bf4:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012bf8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012c0c:	807f0000 	rsbshi	r0, pc, r0
40012c10:	80318031 	eorshi	r8, r1, r1, lsr r0
40012c14:	80318031 	eorshi	r8, r1, r1, lsr r0
40012c18:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012c2c:	80030000 	andhi	r0, r3, r0
40012c30:	80318071 	eorshi	r8, r1, r1, ror r0
40012c34:	8031803f 	eorshi	r8, r1, pc, lsr r0
40012c38:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012c4c:	80030000 	andhi	r0, r3, r0
40012c50:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40012c54:	806d807f 	rsbhi	r8, sp, pc, ror r0
40012c58:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40012c6c:	0006000e 	andeq	r0, r6, lr
40012c70:	00060006 	andeq	r0, r6, r6
40012c74:	000b000e 	andeq	r0, fp, lr
40012c78:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40012c8c:	00330000 	eorseq	r0, r3, r0
40012c90:	00330033 	eorseq	r0, r3, r3, lsr r0
40012c94:	002d0033 	eoreq	r0, sp, r3, lsr r0
40012c98:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40012cac:	001e0000 	andseq	r0, lr, r0
40012cb0:	80610033 	rsbhi	r0, r1, r3, lsr r0
40012cb4:	80618061 	rsbhi	r8, r1, r1, rrx
40012cb8:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40012ccc:	007f0000 	rsbseq	r0, pc, r0
40012cd0:	00030003 	andeq	r0, r3, r3
40012cd4:	000c0006 	andeq	r0, ip, r6
40012cd8:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012cec:	807f0000 	rsbshi	r0, pc, r0
40012cf0:	800d800d 	andhi	r8, sp, sp
40012cf4:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40012cf8:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40012d0c:	0000001e 	andeq	r0, r0, lr, lsl r0
40012d10:	0003007f 	andeq	r0, r3, pc, ror r0
40012d14:	000e0006 	andeq	r0, lr, r6
40012d18:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012d2c:	807f0000 	rsbshi	r0, pc, r0
40012d30:	807f8001 	rsbshi	r8, pc, r1
40012d34:	00060003 	andeq	r0, r6, r3
40012d38:	0070000c 	rsbseq	r0, r0, ip
	...
40012d4c:	807f0000 	rsbshi	r0, pc, r0
40012d50:	00300030 	eorseq	r0, r0, r0, lsr r0
40012d54:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012d58:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012d6c:	c0ff0000 	rscsgt	r0, pc, r0
40012d70:	00330033 	eorseq	r0, r3, r3, lsr r0
40012d74:	00330033 	eorseq	r0, r3, r3, lsr r0
40012d78:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40012d8c:	c07f000e 	rsbsgt	r0, pc, lr
40012d90:	001f0000 	andseq	r0, pc, r0
40012d94:	80318031 	eorshi	r8, r1, r1, lsr r0
40012d98:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012dcc:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012dd0:	30003000 	andcc	r3, r0, r0
40012dd4:	20003000 	andcs	r3, r0, r0
	...
40012dec:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012df0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40012df4:	10021803 	andne	r1, r2, r3, lsl #16
	...
40012e0c:	00180038 	andseq	r0, r8, r8, lsr r0
40012e10:	00180018 	andseq	r0, r8, r8, lsl r0
40012e14:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012e2c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012e30:	00180018 	andseq	r0, r8, r8, lsl r0
40012e34:	0000f00f 	andeq	pc, r0, pc
	...
40012e4c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012e50:	c018c018 	andsgt	ip, r8, r8, lsl r0
40012e54:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40012e6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012e70:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012e74:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012e8c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012e90:	30183018 	andscc	r3, r8, r8, lsl r0
40012e94:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012eac:	30187038 	andscc	r7, r8, r8, lsr r0
40012eb0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40012eb4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012ecc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40012ed0:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012ed4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40012eec:	80018003 	andhi	r8, r1, r3
40012ef0:	3006c003 	andcc	ip, r6, r3
40012ef4:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012f0c:	600c600c 	andvs	r6, ip, ip
40012f10:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
40012f14:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
40012f2c:	3018e00f 	andscc	lr, r8, pc
40012f30:	30183018 	andscc	r3, r8, r8, lsl r0
40012f34:	0000e00f 	andeq	lr, r0, pc
	...
40012f4c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012f50:	6003c000 	andvs	ip, r3, r0
40012f54:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012f6c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40012f70:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40012f74:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40012f88:	c0030000 	andgt	r0, r3, r0
40012f8c:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40012f90:	6003c001 	andvs	ip, r3, r1
40012f94:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
40012fac:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012fb0:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40012fb4:	18001800 	stmdane	r0, {fp, ip}
40012fb8:	00001000 	andeq	r1, r0, r0
	...
40012fcc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012fd0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012fd4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012fec:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40012ff0:	60066006 	andvs	r6, r6, r6
40012ff4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013008:	c0030000 	andgt	r0, r3, r0
4001300c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013010:	300c300c 	andcc	r3, ip, ip
40013014:	0000e007 	andeq	lr, r0, r7
	...
4001304c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013050:	30003000 	andcc	r3, r0, r0
40013054:	20003000 	andcs	r3, r0, r0
	...
4001306c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013070:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40013074:	00001002 	andeq	r1, r0, r2
	...
4001308c:	00180038 	andseq	r0, r8, r8, lsr r0
40013090:	00180018 	andseq	r0, r8, r8, lsl r0
40013094:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400130ac:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400130b0:	00180018 	andseq	r0, r8, r8, lsl r0
400130b4:	0000f00f 	andeq	pc, r0, pc
	...
400130cc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400130d0:	c018c018 	andsgt	ip, r8, r8, lsl r0
400130d4:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400130ec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400130f0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400130f4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001310c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013110:	30183018 	andscc	r3, r8, r8, lsl r0
40013114:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001312c:	30187038 	andscc	r7, r8, r8, lsr r0
40013130:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013134:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001314c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013150:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013154:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013168:	80030000 	andhi	r0, r3, r0
4001316c:	c0038001 	andgt	r8, r3, r1
40013170:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013174:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013188:	600c0000 	andvs	r0, ip, r0
4001318c:	e00e600c 	and	r6, lr, ip
40013190:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40013194:	00000c61 	andeq	r0, r0, r1, ror #24
	...
400131a8:	e0070000 	and	r0, r7, r0
400131ac:	300c300c 	andcc	r3, ip, ip
400131b0:	e007300c 	and	r3, r7, ip
	...
400131c8:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
400131cc:	c0006000 	andgt	r6, r0, r0
400131d0:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
400131d4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400131ec:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400131f0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400131f4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013208:	c0030000 	andgt	r0, r3, r0
4001320c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013210:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40013214:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001322c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013230:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013234:	10001800 	andne	r1, r0, r0, lsl #16
	...
4001324c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013250:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013254:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001326c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013270:	60066006 	andvs	r6, r6, r6
40013274:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013288:	c0030000 	andgt	r0, r3, r0
4001328c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013290:	300c300c 	andcc	r3, ip, ip
40013294:	0000e007 	andeq	lr, r0, r7
	...
400132cc:	8001803f 	andhi	r8, r1, pc, lsr r0
400132d0:	80018001 	andhi	r8, r1, r1
400132d4:	00018001 	andeq	r8, r1, r1
	...
400132ec:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400132f0:	c00cc00c 	andgt	ip, ip, ip
400132f4:	8008c00c 	andhi	ip, r8, ip
	...
4001330c:	00300070 	eorseq	r0, r0, r0, ror r0
40013310:	00300030 	eorseq	r0, r0, r0, lsr r0
40013314:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001332c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013330:	00300030 	eorseq	r0, r0, r0, lsr r0
40013334:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001334c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013350:	00330033 	eorseq	r0, r3, r3, lsr r0
40013354:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001336c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013370:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013374:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001338c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013390:	80318031 	eorshi	r8, r1, r1, lsr r0
40013394:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400133ac:	80318073 	eorshi	r8, r1, r3, ror r0
400133b0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400133b4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400133cc:	c036c076 	eorsgt	ip, r6, r6, ror r0
400133d0:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
400133d4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400133ec:	0006000e 	andeq	r0, r6, lr
400133f0:	8019000e 	andshi	r0, r9, lr
400133f4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
4001340c:	80198019 	andshi	r8, r9, r9, lsl r0
40013410:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013414:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
4001342c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013430:	80318031 	eorshi	r8, r1, r1, lsr r0
40013434:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001344c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013450:	800d0006 	andhi	r0, sp, r6
40013454:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001346c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013470:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013474:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001348c:	803f000e 	eorshi	r0, pc, lr
40013490:	00060003 	andeq	r0, r6, r3
40013494:	c030800d 	eorsgt	r8, r0, sp
	...
400134ac:	c000c03f 	andgt	ip, r0, pc, lsr r0
400134b0:	c000c03f 	andgt	ip, r0, pc, lsr r0
400134b4:	8000c000 	andhi	ip, r0, r0
	...
400134cc:	0030807f 	eorseq	r8, r0, pc, ror r0
400134d0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400134d4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400134ec:	8019c03f 	andshi	ip, r9, pc, lsr r0
400134f0:	80198019 	andshi	r8, r9, r9, lsl r0
400134f4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013508:	000e0000 	andeq	r0, lr, r0
4001350c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013510:	80318031 	eorshi	r8, r1, r1, lsr r0
40013514:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001354c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013550:	80018001 	andhi	r8, r1, r1
40013554:	00018001 	andeq	r8, r1, r1
	...
4001356c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013570:	c00cc00c 	andgt	ip, ip, ip
40013574:	8008c00c 	andhi	ip, r8, ip
	...
4001358c:	00300070 	eorseq	r0, r0, r0, ror r0
40013590:	00300030 	eorseq	r0, r0, r0, lsr r0
40013594:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400135ac:	0030807f 	eorseq	r8, r0, pc, ror r0
400135b0:	00300030 	eorseq	r0, r0, r0, lsr r0
400135b4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400135cc:	0033c07f 	eorseq	ip, r3, pc, ror r0
400135d0:	00330033 	eorseq	r0, r3, r3, lsr r0
400135d4:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
400135ec:	8001803f 	andhi	r8, r1, pc, lsr r0
400135f0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400135f4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001360c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013610:	80318031 	eorshi	r8, r1, r1, lsr r0
40013614:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001362c:	80318073 	eorshi	r8, r1, r3, ror r0
40013630:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013634:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001364c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013650:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013654:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001366c:	0006000e 	andeq	r0, r6, lr
40013670:	8019000e 	andshi	r0, r9, lr
40013674:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
4001368c:	80198019 	andshi	r8, r9, r9, lsl r0
40013690:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013694:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400136ac:	8031001f 	eorshi	r0, r1, pc, lsl r0
400136b0:	80318031 	eorshi	r8, r1, r1, lsr r0
400136b4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400136cc:	0003803f 	andeq	r8, r3, pc, lsr r0
400136d0:	800d0006 	andhi	r0, sp, r6
400136d4:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
400136ec:	800dc03f 	andhi	ip, sp, pc, lsr r0
400136f0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400136f4:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001370c:	803f000e 	eorshi	r0, pc, lr
40013710:	00060003 	andeq	r0, r6, r3
40013714:	c030800d 	eorsgt	r8, r0, sp
	...
4001372c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013730:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013734:	8000c000 	andhi	ip, r0, r0
	...
4001374c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013750:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013754:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001376c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013770:	80198019 	andshi	r8, r9, r9, lsl r0
40013774:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013788:	000e0000 	andeq	r0, lr, r0
4001378c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013790:	80318031 	eorshi	r8, r1, r1, lsr r0
40013794:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400137cc:	8001803f 	andhi	r8, r1, pc, lsr r0
400137d0:	00038001 	andeq	r8, r3, r1
400137d4:	000c0006 	andeq	r0, ip, r6
400137d8:	00000030 	andeq	r0, r0, r0, lsr r0
	...
400137ec:	800d807f 	andhi	r8, sp, pc, ror r0
400137f0:	001b800d 	andseq	r8, fp, sp
400137f4:	0036001b 	eorseq	r0, r6, fp, lsl r0
400137f8:	00000048 	andeq	r0, r0, r8, asr #32
	...
4001380c:	00300070 	eorseq	r0, r0, r0, ror r0
40013810:	00300030 	eorseq	r0, r0, r0, lsr r0
40013814:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001382c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013830:	00300030 	eorseq	r0, r0, r0, lsr r0
40013834:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001384c:	0036807f 	eorseq	r8, r6, pc, ror r0
40013850:	00360036 	eorseq	r0, r6, r6, lsr r0
40013854:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
4001386c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013870:	803f8001 	eorshi	r8, pc, r1
40013874:	00300030 	eorseq	r0, r0, r0, lsr r0
40013878:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001388c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013890:	80318031 	eorshi	r8, r1, r1, lsr r0
40013894:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400138ac:	80318073 	eorshi	r8, r1, r3, ror r0
400138b0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400138b4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400138cc:	806d80ed 	rsbhi	r8, sp, sp, ror #1
400138d0:	806d807f 	rsbhi	r8, sp, pc, ror r0
400138d4:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
400138ec:	0006000e 	andeq	r0, r6, lr
400138f0:	000e0006 	andeq	r0, lr, r6
400138f4:	8019000b 	andshi	r0, r9, fp
400138f8:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001390c:	001b001b 	andseq	r0, fp, fp, lsl r0
40013910:	0015001b 	andseq	r0, r5, fp, lsl r0
40013914:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
4001392c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013930:	80318031 	eorshi	r8, r1, r1, lsr r0
40013934:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
4001394c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013950:	00060003 	andeq	r0, r6, r3
40013954:	c030800d 	eorsgt	r8, r0, sp
	...
4001396c:	800d807f 	andhi	r8, sp, pc, ror r0
40013970:	001b800d 	andseq	r8, fp, sp
40013974:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40013978:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
4001398c:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40013990:	00060003 	andeq	r0, r6, r3
40013994:	001b000e 	andseq	r0, fp, lr
40013998:	00008061 	andeq	r8, r0, r1, rrx
	...
400139ac:	8001803f 	andhi	r8, r1, pc, lsr r0
400139b0:	0003803f 	andeq	r8, r3, pc, lsr r0
400139b4:	000c0006 	andeq	r0, ip, r6
400139b8:	00000030 	andeq	r0, r0, r0, lsr r0
	...
400139cc:	0030007f 	eorseq	r0, r0, pc, ror r0
400139d0:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
400139d4:	00300030 	eorseq	r0, r0, r0, lsr r0
400139d8:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400139ec:	0033c07f 	eorseq	ip, r3, pc, ror r0
400139f0:	00330033 	eorseq	r0, r3, r3, lsr r0
400139f4:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013a08:	000c0000 	andeq	r0, ip, r0
40013a0c:	001e807f 	andseq	r8, lr, pc, ror r0
40013a10:	00330033 	eorseq	r0, r3, r3, lsr r0
40013a14:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013a4c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a50:	18001800 	stmdane	r0, {fp, ip}
40013a54:	00001000 	andeq	r1, r0, r0
	...
40013a6c:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40013a70:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40013a74:	00001004 	andeq	r1, r0, r4
	...
40013a8c:	00180038 	andseq	r0, r8, r8, lsr r0
40013a90:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013aac:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013ab0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013acc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013ad0:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40013aec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013af0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013af4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013b0c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b10:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40013b2c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40013b30:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b34:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013b4c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013b50:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b54:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013b68:	80030000 	andhi	r0, r3, r0
40013b6c:	c0038001 	andgt	r8, r3, r1
40013b70:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013b74:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013b88:	600c0000 	andvs	r0, ip, r0
40013b8c:	600e600c 	andvs	r6, lr, ip
40013b90:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40013b94:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40013bac:	300ce007 	andcc	lr, ip, r7
40013bb0:	300c300c 	andcc	r3, ip, ip
40013bb4:	0000e007 	andeq	lr, r0, r7
	...
40013bcc:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013bd0:	6003c000 	andvs	ip, r3, r0
40013bd4:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40013bec:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013bf0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013bf4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013c08:	c0010000 	andgt	r0, r1, r0
40013c0c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013c10:	30066003 	andcc	r6, r6, r3
40013c14:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40013c2c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c30:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c34:	00001000 	andeq	r1, r0, r0
	...
40013c4c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013c50:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013c54:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013c6c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013c70:	60066006 	andvs	r6, r6, r6
40013c74:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013c88:	c0030000 	andgt	r0, r3, r0
40013c8c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013c90:	300c300c 	andcc	r3, ip, ip
40013c94:	0000e007 	andeq	lr, r0, r7
	...
40013ccc:	8001803f 	andhi	r8, r1, pc, lsr r0
40013cd0:	80018001 	andhi	r8, r1, r1
40013cd4:	00000001 	andeq	r0, r0, r1
	...
40013cec:	8019807f 	andshi	r8, r9, pc, ror r0
40013cf0:	80198019 	andshi	r8, r9, r9, lsl r0
40013cf4:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40013d0c:	00300070 	eorseq	r0, r0, r0, ror r0
40013d10:	00300030 	eorseq	r0, r0, r0, lsr r0
40013d14:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d2c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013d30:	00300030 	eorseq	r0, r0, r0, lsr r0
40013d34:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d4c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013d50:	00330033 	eorseq	r0, r3, r3, lsr r0
40013d54:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013d6c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013d70:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013d74:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d8c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013d90:	80318031 	eorshi	r8, r1, r1, lsr r0
40013d94:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013dac:	80318073 	eorshi	r8, r1, r3, ror r0
40013db0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013db4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013dcc:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013dd0:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013dd4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013de8:	000e0000 	andeq	r0, lr, r0
40013dec:	000e0006 	andeq	r0, lr, r6
40013df0:	c0308019 	eorsgt	r8, r0, r9, lsl r0
40013df4:	00004040 	andeq	r4, r0, r0, asr #32
	...
40013e0c:	80198019 	andshi	r8, r9, r9, lsl r0
40013e10:	c036801f 	eorsgt	r8, r6, pc, lsl r0
40013e14:	00006066 	andeq	r6, r0, r6, rrx
	...
40013e2c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013e30:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e34:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013e4c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013e50:	80190006 	andshi	r0, r9, r6
40013e54:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013e6c:	800dc07f 	andhi	ip, sp, pc, ror r0
40013e70:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013e74:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013e88:	000e0000 	andeq	r0, lr, r0
40013e8c:	0003807f 	andeq	r8, r3, pc, ror r0
40013e90:	80190006 	andshi	r0, r9, r6
40013e94:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013eac:	8001803f 	andhi	r8, r1, pc, lsr r0
40013eb0:	8001803f 	andhi	r8, r1, pc, lsr r0
40013eb4:	00018001 	andeq	r8, r1, r1
	...
40013ecc:	0030807f 	eorseq	r8, r0, pc, ror r0
40013ed0:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013ed4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013eec:	0033807f 	eorseq	r8, r3, pc, ror r0
40013ef0:	00330033 	eorseq	r0, r3, r3, lsr r0
40013ef4:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40013f08:	000e0000 	andeq	r0, lr, r0
40013f0c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013f10:	80318031 	eorshi	r8, r1, r1, lsr r0
40013f14:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013f48:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013f4c:	18001800 	stmdane	r0, {fp, ip}
40013f50:	18001800 	stmdane	r0, {fp, ip}
40013f54:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013f58:	18001800 	stmdane	r0, {fp, ip}
40013f5c:	18001800 	stmdane	r0, {fp, ip}
40013f60:	18001800 	stmdane	r0, {fp, ip}
40013f64:	00001000 	andeq	r1, r0, r0
40013f68:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013f6c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013f70:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013f74:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013f78:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013f7c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013f80:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013f84:	00000400 	andeq	r0, r0, r0, lsl #8
40013f88:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013f8c:	18001800 	stmdane	r0, {fp, ip}
40013f90:	1f001800 	svcne	0x00001800
40013f94:	18001800 	stmdane	r0, {fp, ip}
40013f98:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013f9c:	18001800 	stmdane	r0, {fp, ip}
40013fa0:	18001800 	stmdane	r0, {fp, ip}
40013fa4:	00001000 	andeq	r1, r0, r0
40013fa8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013fac:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013fb0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40013fb4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013fb8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013fbc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013fc0:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013fc4:	00000400 	andeq	r0, r0, r0, lsl #8
40013fc8:	1c000000 	stcne	0, cr0, [r0], {-0}
40013fcc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fd0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fd4:	0c007c00 	stceq	12, cr7, [r0], {-0}
40013fd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fdc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fe0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fe4:	00000800 	andeq	r0, r0, r0, lsl #16
40013fe8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013fec:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013ff0:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013ff4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40013ff8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013ffc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014000:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014004:	00000400 	andeq	r0, r0, r0, lsl #8
40014008:	1c000000 	stcne	0, cr0, [r0], {-0}
4001400c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014010:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014014:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014018:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001401c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014020:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014024:	00000800 	andeq	r0, r0, r0, lsl #16
40014028:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001402c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014030:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014034:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014038:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001403c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014040:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014044:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014058:	80018001 	andhi	r8, r1, r1
4001405c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014068:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001406c:	18001800 	stmdane	r0, {fp, ip}
40014070:	18001800 	stmdane	r0, {fp, ip}
40014074:	1f001800 	svcne	0x00001800
40014078:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001407c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014080:	18001800 	stmdane	r0, {fp, ip}
40014084:	00001000 	andeq	r1, r0, r0
40014088:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001408c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014090:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014094:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014098:	36183618 			; <UNDEFINED> instruction: 0x36183618
4001409c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400140a0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400140a4:	00000400 	andeq	r0, r0, r0, lsl #8
400140a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400140ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140b8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400140bc:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400140c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140c4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400140d8:	600ce00c 	andvs	lr, ip, ip
400140dc:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
400140f8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400140fc:	80018001 	andhi	r8, r1, r1
40014100:	80018001 	andhi	r8, r1, r1
40014104:	00000001 	andeq	r0, r0, r1
40014108:	1c000000 	stcne	0, cr0, [r0], {-0}
4001410c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014110:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014114:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014118:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001411c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014120:	0c040c06 	stceq	12, cr0, [r4], {6}
40014124:	00000800 	andeq	r0, r0, r0, lsl #16
40014128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001412c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014130:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014134:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014138:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001413c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014140:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40014144:	00000400 	andeq	r0, r0, r0, lsl #8
40014148:	1c000000 	stcne	0, cr0, [r0], {-0}
4001414c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014150:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014154:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014158:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001415c:	0c060c06 	stceq	12, cr0, [r6], {6}
40014160:	0c040c06 	stceq	12, cr0, [r4], {6}
40014164:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014178:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001417c:	60066006 	andvs	r6, r6, r6
40014180:	60066006 	andvs	r6, r6, r6
40014184:	00004004 	andeq	r4, r0, r4
	...
4001419c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400141a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400141ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141b8:	ec000c00 	stc	12, cr0, [r0], {-0}
400141bc:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400141c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141c4:	00000800 	andeq	r0, r0, r0, lsl #16
400141c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400141cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141e4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014208:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001420c:	18001800 	stmdane	r0, {fp, ip}
40014210:	18001800 	stmdane	r0, {fp, ip}
40014214:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014218:	18001800 	stmdane	r0, {fp, ip}
4001421c:	18001800 	stmdane	r0, {fp, ip}
40014220:	18001800 	stmdane	r0, {fp, ip}
40014224:	00001000 	andeq	r1, r0, r0
40014228:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001422c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014230:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014234:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014238:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001423c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014240:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014244:	00000400 	andeq	r0, r0, r0, lsl #8
40014248:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001424c:	18001800 	stmdane	r0, {fp, ip}
40014250:	1f001800 	svcne	0x00001800
40014254:	18001800 	stmdane	r0, {fp, ip}
40014258:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001425c:	18001800 	stmdane	r0, {fp, ip}
40014260:	18001800 	stmdane	r0, {fp, ip}
40014264:	00001000 	andeq	r1, r0, r0
40014268:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001426c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014270:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014274:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014278:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001427c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014280:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014284:	00000400 	andeq	r0, r0, r0, lsl #8
40014288:	1c000000 	stcne	0, cr0, [r0], {-0}
4001428c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014290:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014294:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014298:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001429c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142a0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142a4:	00000800 	andeq	r0, r0, r0, lsl #16
400142a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400142ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142b0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142b8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142bc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142c0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400142c4:	00000400 	andeq	r0, r0, r0, lsl #8
400142c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400142cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142d0:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400142d4:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400142d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142e4:	00000800 	andeq	r0, r0, r0, lsl #16
400142e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400142ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142f0:	76003600 	strvc	r3, [r0], -r0, lsl #12
400142f4:	76003600 	strvc	r3, [r0], -r0, lsl #12
400142f8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014300:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014304:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014318:	80018001 	andhi	r8, r1, r1
4001431c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014328:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001432c:	18001800 	stmdane	r0, {fp, ip}
40014330:	18001800 	stmdane	r0, {fp, ip}
40014334:	1f001800 	svcne	0x00001800
40014338:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001433c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014340:	18001800 	stmdane	r0, {fp, ip}
40014344:	00001000 	andeq	r1, r0, r0
40014348:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001434c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014350:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014354:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014358:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001435c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014360:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014364:	00000400 	andeq	r0, r0, r0, lsl #8
40014368:	1c000000 	stcne	0, cr0, [r0], {-0}
4001436c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014370:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014374:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014378:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001437c:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014380:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014384:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014398:	60066006 	andvs	r6, r6, r6
4001439c:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400143b8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400143bc:	80018001 	andhi	r8, r1, r1
400143c0:	80018001 	andhi	r8, r1, r1
400143c4:	00000001 	andeq	r0, r0, r1
400143c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400143cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d8:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400143dc:	0c067c06 	stceq	12, cr7, [r6], {6}
400143e0:	0c040c06 	stceq	12, cr0, [r4], {6}
400143e4:	00000800 	andeq	r0, r0, r0, lsl #16
400143e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400143ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143f0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143f4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143f8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400143fc:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014400:	26003618 			; <UNDEFINED> instruction: 0x26003618
40014404:	00000400 	andeq	r0, r0, r0, lsl #8
40014408:	1c000000 	stcne	0, cr0, [r0], {-0}
4001440c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014410:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014414:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014418:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001441c:	0c060c06 	stceq	12, cr0, [r6], {6}
40014420:	0c040c06 	stceq	12, cr0, [r4], {6}
40014424:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014438:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001443c:	60066006 	andvs	r6, r6, r6
40014440:	60066006 	andvs	r6, r6, r6
40014444:	00004004 	andeq	r4, r0, r4
	...
4001445c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014468:	1c000000 	stcne	0, cr0, [r0], {-0}
4001446c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014470:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014474:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014478:	ec000c00 	stc	12, cr0, [r0], {-0}
4001447c:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014480:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014484:	00000800 	andeq	r0, r0, r0, lsl #16
40014488:	1c000000 	stcne	0, cr0, [r0], {-0}
4001448c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014490:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014494:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014498:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001449c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144a0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144a4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400144c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400144cc:	18001800 	stmdane	r0, {fp, ip}
400144d0:	1f001800 	svcne	0x00001800
400144d4:	18001800 	stmdane	r0, {fp, ip}
400144d8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400144e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400144ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400144f0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400144f4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400144f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014508:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001450c:	18001800 	stmdane	r0, {fp, ip}
40014510:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014514:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014518:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014528:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001452c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014530:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014534:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014538:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014548:	1c000000 	stcne	0, cr0, [r0], {-0}
4001454c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014550:	fc000c00 	stc2	12, cr0, [r0], {-0}
40014554:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014558:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014568:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001456c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014570:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014574:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014578:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014588:	1c000000 	stcne	0, cr0, [r0], {-0}
4001458c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014590:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014594:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014598:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400145a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400145ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400145b0:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400145b4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400145b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400145d4:	80018001 	andhi	r8, r1, r1
400145d8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400145e8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400145ec:	18001800 	stmdane	r0, {fp, ip}
400145f0:	1f001800 	svcne	0x00001800
400145f4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400145f8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014608:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001460c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014610:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014614:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014618:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014628:	1c000000 	stcne	0, cr0, [r0], {-0}
4001462c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014630:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014634:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014638:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014654:	600c600c 	andvs	r6, ip, ip
40014658:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014674:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40014678:	00018001 	andeq	r8, r1, r1
	...
4001468c:	0c001c00 	stceq	12, cr1, [r0], {-0}
40014690:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014694:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014698:	0c067c06 	stceq	12, cr7, [r6], {6}
4001469c:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400146a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146b0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400146b4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400146b8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400146bc:	00002408 	andeq	r2, r0, r8, lsl #8
	...
400146c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146cc:	06000600 	streq	r0, [r0], -r0, lsl #12
400146d0:	06000600 	streq	r0, [r0], -r0, lsl #12
400146d4:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400146d8:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
400146f8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014718:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014728:	1c000000 	stcne	0, cr0, [r0], {-0}
4001472c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014730:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014734:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014738:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014748:	1c000000 	stcne	0, cr0, [r0], {-0}
4001474c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014750:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014754:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014758:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014788:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001478c:	18001800 	stmdane	r0, {fp, ip}
40014790:	1f001800 	svcne	0x00001800
40014794:	18001800 	stmdane	r0, {fp, ip}
40014798:	10001800 	andne	r1, r0, r0, lsl #16
	...
400147a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400147ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400147b0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400147b4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400147b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400147c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400147cc:	18001800 	stmdane	r0, {fp, ip}
400147d0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400147d4:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400147d8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400147e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400147ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400147f0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400147f4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400147f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014808:	1c000000 	stcne	0, cr0, [r0], {-0}
4001480c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014810:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014814:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014818:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014828:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001482c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014830:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014834:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014838:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014848:	1c000000 	stcne	0, cr0, [r0], {-0}
4001484c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014850:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014854:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014858:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014868:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001486c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014870:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014874:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014878:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014894:	80018001 	andhi	r8, r1, r1
40014898:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400148a8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400148ac:	18001800 	stmdane	r0, {fp, ip}
400148b0:	1f001800 	svcne	0x00001800
400148b4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400148b8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
400148c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148cc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148d0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400148d4:	360c360c 	strcc	r3, [ip], -ip, lsl #12
400148d8:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
400148e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400148ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400148f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400148f4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400148f8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014914:	60066006 	andvs	r6, r6, r6
40014918:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014938:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40014948:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001494c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014950:	06000600 	streq	r0, [r0], -r0, lsl #12
40014954:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014958:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40014968:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001496c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014970:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014974:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40014978:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40014988:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001498c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014990:	06000600 	streq	r0, [r0], -r0, lsl #12
40014994:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014998:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
400149b8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
400149d8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400149e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400149ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149f8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014a08:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a0c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a10:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a14:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a18:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014a5c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014a60:	18001800 	stmdane	r0, {fp, ip}
40014a64:	00001000 	andeq	r1, r0, r0
	...
40014a7c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014a80:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014a84:	00001002 	andeq	r1, r0, r2
	...
40014a9c:	3003301f 	andcc	r3, r3, pc, lsl r0
40014aa0:	6c033803 	stcvs	8, cr3, [r3], {3}
40014aa4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014abc:	00030007 	andeq	r0, r3, r7
40014ac0:	00030003 	andeq	r0, r3, r3
40014ac4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014adc:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40014ae0:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40014ae4:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40014afc:	fc0c301c 	stc2	0, cr3, [ip], {28}
40014b00:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40014b04:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40014b1c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014b20:	00060006 	andeq	r0, r6, r6
40014b24:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014b3c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014b40:	000cf80f 	andeq	pc, ip, pc, lsl #16
40014b44:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014b5c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40014b60:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40014b64:	0000100f 	andeq	r1, r0, pc
	...
40014b7c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014b80:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014b84:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014b9c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014ba0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014ba4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014bbc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014bc0:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014bc4:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014bdc:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014be0:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014be4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014bfc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014c00:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014c04:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014c1c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014c20:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014c24:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014c3c:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014c40:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014c44:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014c5c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40014c60:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40014c64:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014c7c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40014c80:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40014c84:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40014c9c:	c000c000 	andgt	ip, r0, r0
40014ca0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40014ca4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014cbc:	30033003 	andcc	r3, r3, r3
40014cc0:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40014cc4:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40014cdc:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014ce0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014ce4:	0000f003 	andeq	pc, r0, r3
	...
40014cfc:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40014d00:	3003e001 	andcc	lr, r3, r1
40014d04:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014d1c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40014d20:	3003e001 	andcc	lr, r3, r1
40014d24:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014d3c:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014d40:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014d44:	00001000 	andeq	r1, r0, r0
	...
40014d5c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014d60:	0006f807 	andeq	pc, r6, r7, lsl #16
40014d64:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014d7c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40014d80:	30033003 	andcc	r3, r3, r3
40014d84:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40014d9c:	fc0fe001 	stc2	0, cr14, [pc], {1}
40014da0:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014da4:	0000f003 	andeq	pc, r0, r3
	...
40014ddc:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014de0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014de4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014dfc:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40014e00:	8c018c01 	stchi	12, cr8, [r1], {1}
40014e04:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40014e1c:	3003301f 	andcc	r3, r3, pc, lsl r0
40014e20:	6c033803 	stcvs	8, cr3, [r3], {3}
40014e24:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014e3c:	00030007 	andeq	r0, r3, r7
40014e40:	00030003 	andeq	r0, r3, r3
40014e44:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014e5c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40014e60:	3c061806 	stccc	8, cr1, [r6], {6}
40014e64:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40014e7c:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40014e80:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40014e84:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
40014e9c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40014ea0:	00030003 	andeq	r0, r3, r3
40014ea4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014ebc:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014ec0:	0006fc07 	andeq	pc, r6, r7, lsl #24
40014ec4:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014edc:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40014ee0:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40014ee4:	00008807 	andeq	r8, r0, r7, lsl #16
	...
40014efc:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014f00:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014f04:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f1c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014f20:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014f24:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f3c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014f40:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014f44:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014f5c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014f60:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014f64:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f7c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014f80:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014f84:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014f9c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014fa0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014fa4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014fbc:	0c03fc07 	stceq	12, cr15, [r3], {7}
40014fc0:	0c030c03 	stceq	12, cr0, [r3], {3}
40014fc4:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014fdc:	0c031c07 	stceq	12, cr1, [r3], {7}
40014fe0:	0c03fc03 	stceq	12, cr15, [r3], {3}
40014fe4:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014ffc:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015000:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015004:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001501c:	c000c000 	andgt	ip, r0, r0
40015020:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015024:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001503c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015040:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015044:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001505c:	0c03f801 	stceq	8, cr15, [r3], {1}
40015060:	0c030c03 	stceq	12, cr0, [r3], {3}
40015064:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001507c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015080:	3003e001 	andcc	lr, r3, r1
40015084:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001509c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400150a0:	3003e001 	andcc	lr, r3, r1
400150a4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400150bc:	0c00fc03 	stceq	12, cr15, [r0], {3}
400150c0:	0c00fc03 	stceq	12, cr15, [r0], {3}
400150c4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400150dc:	0003fc07 	andeq	pc, r3, r7, lsl #24
400150e0:	0003fc03 	andeq	pc, r3, r3, lsl #24
400150e4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400150fc:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015100:	30033003 	andcc	r3, r3, r3
40015104:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001511c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015120:	0c03f801 	stceq	8, cr15, [r3], {1}
40015124:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001515c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40015160:	06000600 	streq	r0, [r0], -r0, lsl #12
40015164:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001517c:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40015180:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40015184:	00008400 	andeq	r8, r0, r0, lsl #8
	...
4001519c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400151a0:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
400151a4:	00006601 	andeq	r6, r0, r1, lsl #12
	...
400151bc:	00030007 	andeq	r0, r3, r7
400151c0:	00030003 	andeq	r0, r3, r3
400151c4:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
400151dc:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
400151e0:	3c0c180c 	stccc	8, cr1, [ip], {12}
400151e4:	00006607 	andeq	r6, r0, r7, lsl #12
	...
400151fc:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015200:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40015204:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
4001521c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015220:	00030003 	andeq	r0, r3, r3
40015224:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001523c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015240:	0003fe03 	andeq	pc, r3, r3, lsl #28
40015244:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001525c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40015260:	0606c607 	streq	ip, [r6], -r7, lsl #12
40015264:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
4001527c:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40015280:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
40015284:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001529c:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400152a0:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400152a4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400152bc:	cc00cc07 	stcgt	12, cr12, [r0], {7}
400152c0:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
400152c4:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
400152dc:	b001be0f 	andlt	fp, r1, pc, lsl #28
400152e0:	300cbe0f 	andcc	fp, ip, pc, lsl #28
400152e4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400152fc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015300:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015304:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001531c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015320:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015324:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001533c:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015340:	06030603 	streq	r0, [r3], -r3, lsl #12
40015344:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001535c:	06030e07 	streq	r0, [r3], -r7, lsl #28
40015360:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40015364:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001537c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015380:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015384:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001539c:	60006000 	andvs	r6, r0, r0
400153a0:	8c01d800 	stchi	8, cr13, [r1], {-0}
400153a4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400153bc:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400153c0:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400153c4:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
400153dc:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
400153e0:	86018601 	strhi	r8, [r1], -r1, lsl #12
400153e4:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
400153fc:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015400:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015404:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001541c:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015420:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015424:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001543c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015440:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015444:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001545c:	8001fe03 	andhi	pc, r1, r3, lsl #28
40015460:	8001fe01 	andhi	pc, r1, r1, lsl #28
40015464:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
4001547c:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40015480:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015484:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
4001549c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400154a0:	0c03f801 	stceq	8, cr15, [r3], {1}
400154a4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400154dc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400154e0:	18001800 	stmdane	r0, {fp, ip}
400154e4:	00001000 	andeq	r1, r0, r0
	...
400154fc:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015500:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015504:	00001004 	andeq	r1, r0, r4
	...
4001551c:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015520:	db00ce00 	blle	40048d28 <__ZI_LIMIT__+0x312d0>
40015524:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
4001553c:	00180038 	andseq	r0, r8, r8, lsr r0
40015540:	00180018 	andseq	r0, r8, r8, lsl r0
40015544:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001555c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40015560:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
40015564:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
4001557c:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40015580:	cc187818 	ldcgt	8, cr7, [r8], {24}
40015584:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001559c:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400155a0:	00180018 	andseq	r0, r8, r8, lsl r0
400155a4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400155bc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400155c0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400155c4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400155dc:	0c037c1f 	stceq	12, cr7, [r3], {31}
400155e0:	0c180c1f 	ldceq	12, cr0, [r8], {31}
400155e4:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
400155fc:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40015600:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40015604:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
4001561c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015620:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015624:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001563c:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40015640:	3c18181f 	ldccc	8, cr1, [r8], {31}
40015644:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
4001565c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015660:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015664:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001567c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015680:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015684:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001569c:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400156a0:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400156a4:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400156bc:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400156c0:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400156c4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400156dc:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
400156e0:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400156e4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400156fc:	301b301b 	andscc	r3, fp, fp, lsl r0
40015700:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40015704:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
4001571c:	80018001 	andhi	r8, r1, r1
40015720:	30066003 	andcc	r6, r6, r3
40015724:	00001818 	andeq	r1, r0, r8, lsl r8
	...
4001573c:	300c300c 	andcc	r3, ip, ip
40015740:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40015744:	00008661 	andeq	r8, r0, r1, ror #12
	...
4001575c:	300ce007 	andcc	lr, ip, r7
40015760:	300c300c 	andcc	r3, ip, ip
40015764:	0000e007 	andeq	lr, r0, r7
	...
4001577c:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40015780:	6006c003 	andvs	ip, r6, r3
40015784:	00001818 	andeq	r1, r0, r8, lsl r8
	...
4001579c:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400157a0:	6006c003 	andvs	ip, r6, r3
400157a4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400157bc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400157c0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400157c4:	00001000 	andeq	r1, r0, r0
	...
400157dc:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
400157e0:	000cf80f 	andeq	pc, ip, pc, lsl #16
400157e4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
400157fc:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015800:	60066006 	andvs	r6, r6, r6
40015804:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001581c:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40015820:	300ce007 	andcc	lr, ip, r7
40015824:	0000e007 	andeq	lr, r0, r7
40015828:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001582c:	00000000 	andeq	r0, r0, r0

40015830 <cho>:
	...
40015838:	03030100 	movweq	r0, #12544	; 0x3100
4001583c:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40015840:	01020404 	tsteq	r2, r4, lsl #8
40015844:	00000003 	andeq	r0, r0, r3

40015848 <cho2>:
40015848:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
4001584c:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40015850:	07070605 	streq	r0, [r7, -r5, lsl #12]
40015854:	07060607 	streq	r0, [r6, -r7, lsl #12]
40015858:	06060707 	streq	r0, [r6], -r7, lsl #14
4001585c:	00000507 	andeq	r0, r0, r7, lsl #10

40015860 <jong>:
40015860:	00020000 	andeq	r0, r2, r0
40015864:	01020102 	tsteq	r2, r2, lsl #2
40015868:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
4001586c:	01030301 	tsteq	r3, r1, lsl #6
40015870:	03030102 	movweq	r0, #12546	; 0x3102
40015874:	00000101 	andeq	r0, r0, r1, lsl #2

40015878 <eng8x16>:
	...
40015888:	423c0000 	eorsmi	r0, ip, #0
4001588c:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40015890:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
40015894:	0000003c 	andeq	r0, r0, ip, lsr r0
40015898:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
4001589c:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
400158a0:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
400158a4:	0000003c 	andeq	r0, r0, ip, lsr r0
400158a8:	7f360000 	svcvc	0x00360000
400158ac:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
400158b0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400158b4:	00000008 	andeq	r0, r0, r8
400158b8:	1c080000 	stcne	0, cr0, [r8], {-0}
400158bc:	7f3e3e1c 	svcvc	0x003e3e1c
400158c0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400158c4:	00000008 	andeq	r0, r0, r8
400158c8:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
400158cc:	7f7f1c1c 	svcvc	0x007f1c1c
400158d0:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
400158d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400158d8:	1c080000 	stcne	0, cr0, [r8], {-0}
400158dc:	7f7f3e3e 	svcvc	0x007f3e3e
400158e0:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
400158e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400158e8:	00000000 	andeq	r0, r0, r0
400158ec:	3c3c1800 	ldccc	8, cr1, [ip], #-0
400158f0:	0000183c 	andeq	r1, r0, ip, lsr r8
400158f4:	00000000 	andeq	r0, r0, r0
400158f8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400158fc:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40015900:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40015904:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015908:	00000000 	andeq	r0, r0, r0
4001590c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40015910:	003c6666 	eorseq	r6, ip, r6, ror #12
40015914:	00000000 	andeq	r0, r0, r0
40015918:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
4001591c:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40015920:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40015924:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015928:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001592c:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40015930:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015934:	0000003c 	andeq	r0, r0, ip, lsr r0
40015938:	663c0000 	ldrtvs	r0, [ip], -r0
4001593c:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40015940:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40015944:	00000018 	andeq	r0, r0, r8, lsl r0
40015948:	1b1e0000 	blne	40795950 <__ZI_LIMIT__+0x77def8>
4001594c:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40015950:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40015954:	00000030 	andeq	r0, r0, r0, lsr r0
40015958:	333f0000 	teqcc	pc, #0
4001595c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40015960:	6ff77333 	svcvs	0x00f77333
40015964:	00000006 	andeq	r0, r0, r6
40015968:	db180000 	blle	40615970 <__ZI_LIMIT__+0x5fdf18>
4001596c:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40015970:	db7e3c66 	blle	41fa4b10 <__ZI_LIMIT__+0x1f8d0b8>
40015974:	00000018 	andeq	r0, r0, r8, lsl r0
40015978:	60400000 	subvs	r0, r0, r0
4001597c:	7f7c7870 	svcvc	0x007c7870
40015980:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40015984:	00000040 	andeq	r0, r0, r0, asr #32
40015988:	03010000 	movweq	r0, #4096	; 0x1000
4001598c:	7f1f0f07 	svcvc	0x001f0f07
40015990:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40015994:	00000001 	andeq	r0, r0, r1
40015998:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001599c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400159a0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400159a4:	00000018 	andeq	r0, r0, r8, lsl r0
400159a8:	66660000 	strbtvs	r0, [r6], -r0
400159ac:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400159b0:	66006666 	strvs	r6, [r0], -r6, ror #12
400159b4:	00000066 	andeq	r0, r0, r6, rrx
400159b8:	db7f0000 	blle	41fd59c0 <__ZI_LIMIT__+0x1fbdf68>
400159bc:	7bdbdbdb 	blvc	3f70c930 <GPM4DAT+0x2e70c64c>
400159c0:	1b1b1b1b 	blne	406dc634 <__ZI_LIMIT__+0x6c4bdc>
400159c4:	0000001b 	andeq	r0, r0, fp, lsl r0
400159c8:	60633e00 	rsbvs	r3, r3, r0, lsl #28
400159cc:	63633e60 	cmnvs	r3, #96, 28	; 0x600
400159d0:	03033e63 	movweq	r3, #15971	; 0x3e63
400159d4:	00003e63 	andeq	r3, r0, r3, ror #28
	...
400159e0:	7f7f7f7f 	svcvc	0x007f7f7f
400159e4:	0000007f 	andeq	r0, r0, pc, ror r0
400159e8:	3c180000 	ldccc	0, cr0, [r8], {-0}
400159ec:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400159f0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400159f4:	00007e18 	andeq	r7, r0, r8, lsl lr
400159f8:	3c180000 	ldccc	0, cr0, [r8], {-0}
400159fc:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015a00:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015a04:	00000018 	andeq	r0, r0, r8, lsl r0
40015a08:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015a0c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015a10:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015a14:	00000018 	andeq	r0, r0, r8, lsl r0
40015a18:	00000000 	andeq	r0, r0, r0
40015a1c:	7f0e0c08 	svcvc	0x000e0c08
40015a20:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40015a2c:	7f381808 	svcvc	0x00381808
40015a30:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40015a40:	60606060 	rsbvs	r6, r0, r0, rrx
40015a44:	0000007f 	andeq	r0, r0, pc, ror r0
40015a48:	00000000 	andeq	r0, r0, r0
40015a4c:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40015a50:	00082c6e 	andeq	r2, r8, lr, ror #24
40015a54:	00000000 	andeq	r0, r0, r0
40015a58:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015a5c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40015a60:	7f3e3e3e 	svcvc	0x003e3e3e
40015a64:	0000007f 	andeq	r0, r0, pc, ror r0
40015a68:	7f7f0000 	svcvc	0x007f0000
40015a6c:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40015a70:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40015a74:	00000008 	andeq	r0, r0, r8
	...
40015a88:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015a8c:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40015a90:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015a94:	00000018 	andeq	r0, r0, r8, lsl r0
40015a98:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40015a9c:	00000066 	andeq	r0, r0, r6, rrx
	...
40015aa8:	36360000 	ldrtcc	r0, [r6], -r0
40015aac:	36367f36 	shasxcc	r7, r6, r6
40015ab0:	36367f36 	shasxcc	r7, r6, r6
40015ab4:	00000036 	andeq	r0, r0, r6, lsr r0
40015ab8:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40015abc:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015ac0:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40015ac4:	00001c1c 	andeq	r1, r0, ip, lsl ip
40015ac8:	63630000 	cmnvs	r3, #0
40015acc:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40015ad0:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40015ad4:	00000063 	andeq	r0, r0, r3, rrx
40015ad8:	6c380000 	ldcvs	0, cr0, [r8], #-0
40015adc:	3b386c6c 	blcc	40e30c94 <__ZI_LIMIT__+0xe1923c>
40015ae0:	6f66666f 	svcvs	0x0066666f
40015ae4:	0000003b 	andeq	r0, r0, fp, lsr r0
40015ae8:	18181800 	ldmdane	r8, {fp, ip}
40015aec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015af8:	180c0600 	stmdane	ip, {r9, sl}
40015afc:	30303018 	eorscc	r3, r0, r8, lsl r0
40015b00:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015b04:	0000060c 	andeq	r0, r0, ip, lsl #12
40015b08:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015b0c:	0606060c 	streq	r0, [r6], -ip, lsl #12
40015b10:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015b14:	00003018 	andeq	r3, r0, r8, lsl r0
40015b18:	00000000 	andeq	r0, r0, r0
40015b1c:	7f1c3663 	svcvc	0x001c3663
40015b20:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40015b2c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40015b30:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40015b40:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015b44:	00301818 	eorseq	r1, r0, r8, lsl r8
40015b48:	00000000 	andeq	r0, r0, r0
40015b4c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40015b60:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015b64:	00000018 	andeq	r0, r0, r8, lsl r0
40015b68:	03030000 	movweq	r0, #12288	; 0x3000
40015b6c:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015b70:	30301818 	eorscc	r1, r0, r8, lsl r8
40015b74:	00000060 	andeq	r0, r0, r0, rrx
40015b78:	633e0000 	teqvs	lr, #0
40015b7c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b80:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b84:	0000003e 	andeq	r0, r0, lr, lsr r0
40015b88:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40015b8c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015b90:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015b94:	0000001e 	andeq	r0, r0, lr, lsl r0
40015b98:	633e0000 	teqvs	lr, #0
40015b9c:	0c060303 	stceq	3, cr0, [r6], {3}
40015ba0:	60603018 	rsbvs	r3, r0, r8, lsl r0
40015ba4:	0000007f 	andeq	r0, r0, pc, ror r0
40015ba8:	633e0000 	teqvs	lr, #0
40015bac:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40015bb0:	63030303 	movwvs	r0, #13059	; 0x3303
40015bb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015bb8:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40015bbc:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40015bc0:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40015bc4:	00000006 	andeq	r0, r0, r6
40015bc8:	607f0000 	rsbsvs	r0, pc, r0
40015bcc:	037e6060 	cmneq	lr, #96	; 0x60
40015bd0:	63030303 	movwvs	r0, #13059	; 0x3303
40015bd4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015bd8:	603e0000 	eorsvs	r0, lr, r0
40015bdc:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40015be0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015be4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015be8:	637f0000 	cmnvs	pc, #0
40015bec:	0c060303 	stceq	3, cr0, [r6], {3}
40015bf0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015bf4:	00000018 	andeq	r0, r0, r8, lsl r0
40015bf8:	633e0000 	teqvs	lr, #0
40015bfc:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40015c00:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015c04:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c08:	633e0000 	teqvs	lr, #0
40015c0c:	3f636363 	svccc	0x00636363
40015c10:	63030303 	movwvs	r0, #13059	; 0x3303
40015c14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c18:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015c1c:	00001818 	andeq	r1, r0, r8, lsl r8
40015c20:	18181800 	ldmdane	r8, {fp, ip}
40015c24:	00000000 	andeq	r0, r0, r0
40015c28:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015c2c:	00001818 	andeq	r1, r0, r8, lsl r8
40015c30:	18181800 	ldmdane	r8, {fp, ip}
40015c34:	00003018 	andeq	r3, r0, r8, lsl r0
40015c38:	06030000 	streq	r0, [r3], -r0
40015c3c:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40015c40:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40015c44:	00000003 	andeq	r0, r0, r3
40015c48:	00000000 	andeq	r0, r0, r0
40015c4c:	007f0000 	rsbseq	r0, pc, r0
40015c50:	00007f00 	andeq	r7, r0, r0, lsl #30
40015c54:	00000000 	andeq	r0, r0, r0
40015c58:	30600000 	rsbcc	r0, r0, r0
40015c5c:	03060c18 	movweq	r0, #27672	; 0x6c18
40015c60:	30180c06 	andscc	r0, r8, r6, lsl #24
40015c64:	00000060 	andeq	r0, r0, r0, rrx
40015c68:	633e0000 	teqvs	lr, #0
40015c6c:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40015c70:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015c74:	00000018 	andeq	r0, r0, r8, lsl r0
40015c78:	633e0000 	teqvs	lr, #0
40015c7c:	6f6f6f63 	svcvs	0x006f6f63
40015c80:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40015c84:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c88:	1c080000 	stcne	0, cr0, [r8], {-0}
40015c8c:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015c90:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015c94:	00000063 	andeq	r0, r0, r3, rrx
40015c98:	637e0000 	cmnvs	lr, #0
40015c9c:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40015ca0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ca4:	0000007e 	andeq	r0, r0, lr, ror r0
40015ca8:	633e0000 	teqvs	lr, #0
40015cac:	60606063 	rsbvs	r6, r0, r3, rrx
40015cb0:	63636060 	cmnvs	r3, #96	; 0x60
40015cb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015cb8:	667c0000 	ldrbtvs	r0, [ip], -r0
40015cbc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015cc0:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40015cc4:	0000007c 	andeq	r0, r0, ip, ror r0
40015cc8:	607f0000 	rsbsvs	r0, pc, r0
40015ccc:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015cd0:	60606060 	rsbvs	r6, r0, r0, rrx
40015cd4:	0000007f 	andeq	r0, r0, pc, ror r0
40015cd8:	607f0000 	rsbsvs	r0, pc, r0
40015cdc:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015ce0:	60606060 	rsbvs	r6, r0, r0, rrx
40015ce4:	00000060 	andeq	r0, r0, r0, rrx
40015ce8:	633e0000 	teqvs	lr, #0
40015cec:	60606063 	rsbvs	r6, r0, r3, rrx
40015cf0:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40015cf4:	0000003b 	andeq	r0, r0, fp, lsr r0
40015cf8:	63630000 	cmnvs	r3, #0
40015cfc:	7f636363 	svcvc	0x00636363
40015d00:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d04:	00000063 	andeq	r0, r0, r3, rrx
40015d08:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015d0c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d10:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d14:	00000018 	andeq	r0, r0, r8, lsl r0
40015d18:	03030000 	movweq	r0, #12288	; 0x3000
40015d1c:	03030303 	movweq	r0, #13059	; 0x3303
40015d20:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015d24:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d28:	63630000 	cmnvs	r3, #0
40015d2c:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40015d30:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015d34:	00000063 	andeq	r0, r0, r3, rrx
40015d38:	60600000 	rsbvs	r0, r0, r0
40015d3c:	60606060 	rsbvs	r6, r0, r0, rrx
40015d40:	60606060 	rsbvs	r6, r0, r0, rrx
40015d44:	0000007f 	andeq	r0, r0, pc, ror r0
40015d48:	63630000 	cmnvs	r3, #0
40015d4c:	6b7f7f77 	blvs	41ff5b30 <__ZI_LIMIT__+0x1fde0d8>
40015d50:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d54:	00000063 	andeq	r0, r0, r3, rrx
40015d58:	63630000 	cmnvs	r3, #0
40015d5c:	6b7b7373 	blvs	41ef2b30 <__ZI_LIMIT__+0x1edb0d8>
40015d60:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40015d64:	00000063 	andeq	r0, r0, r3, rrx
40015d68:	633e0000 	teqvs	lr, #0
40015d6c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d70:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d74:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d78:	337e0000 	cmncc	lr, #0
40015d7c:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40015d80:	30303030 	eorscc	r3, r0, r0, lsr r0
40015d84:	00000078 	andeq	r0, r0, r8, ror r0
40015d88:	633e0000 	teqvs	lr, #0
40015d8c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d90:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40015d94:	0007063e 	andeq	r0, r7, lr, lsr r6
40015d98:	637e0000 	cmnvs	lr, #0
40015d9c:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015da0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015da4:	00000063 	andeq	r0, r0, r3, rrx
40015da8:	633e0000 	teqvs	lr, #0
40015dac:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015db0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015db4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015db8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40015dbc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015dc0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015dc4:	00000018 	andeq	r0, r0, r8, lsl r0
40015dc8:	63630000 	cmnvs	r3, #0
40015dcc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015dd0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015dd4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015dd8:	63630000 	cmnvs	r3, #0
40015ddc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015de0:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015de4:	00000008 	andeq	r0, r0, r8
40015de8:	63630000 	cmnvs	r3, #0
40015dec:	6b636363 	blvs	418eeb80 <__ZI_LIMIT__+0x18d7128>
40015df0:	63777f7f 	cmnvs	r7, #508	; 0x1fc
40015df4:	00000063 	andeq	r0, r0, r3, rrx
40015df8:	63630000 	cmnvs	r3, #0
40015dfc:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015e00:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015e04:	00000063 	andeq	r0, r0, r3, rrx
40015e08:	c3c30000 	bicgt	r0, r3, #0
40015e0c:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40015e10:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e14:	0000003c 	andeq	r0, r0, ip, lsr r0
40015e18:	437f0000 	cmnmi	pc, #0
40015e1c:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40015e20:	7f606030 	svcvc	0x00606030
40015e24:	0000007f 	andeq	r0, r0, pc, ror r0
40015e28:	303e0000 	eorscc	r0, lr, r0
40015e2c:	30303030 	eorscc	r3, r0, r0, lsr r0
40015e30:	30303030 	eorscc	r3, r0, r0, lsr r0
40015e34:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e38:	60600000 	rsbvs	r0, r0, r0
40015e3c:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015e40:	06060c0c 	streq	r0, [r6], -ip, lsl #24
40015e44:	00000003 	andeq	r0, r0, r3
40015e48:	063e0000 	ldrteq	r0, [lr], -r0
40015e4c:	06060606 	streq	r0, [r6], -r6, lsl #12
40015e50:	06060606 	streq	r0, [r6], -r6, lsl #12
40015e54:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e58:	1c080000 	stcne	0, cr0, [r8], {-0}
40015e5c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40015e74:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015e78:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015e7c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40015e8c:	03633e00 	cmneq	r3, #0, 28
40015e90:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015e94:	0000003f 	andeq	r0, r0, pc, lsr r0
40015e98:	60600000 	rsbvs	r0, r0, r0
40015e9c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015ea0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ea4:	0000007e 	andeq	r0, r0, lr, ror r0
40015ea8:	00000000 	andeq	r0, r0, r0
40015eac:	63633e00 	cmnvs	r3, #0, 28
40015eb0:	63636060 	cmnvs	r3, #96	; 0x60
40015eb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015eb8:	03030000 	movweq	r0, #12288	; 0x3000
40015ebc:	63633f03 	cmnvs	r3, #3, 30
40015ec0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ec4:	0000003f 	andeq	r0, r0, pc, lsr r0
40015ec8:	00000000 	andeq	r0, r0, r0
40015ecc:	63633e00 	cmnvs	r3, #0, 28
40015ed0:	6363607f 	cmnvs	r3, #127	; 0x7f
40015ed4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ed8:	331e0000 	tstcc	lr, #0
40015edc:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40015ee0:	30303030 	eorscc	r3, r0, r0, lsr r0
40015ee4:	00000030 	andeq	r0, r0, r0, lsr r0
40015ee8:	00000000 	andeq	r0, r0, r0
40015eec:	63633e00 	cmnvs	r3, #0, 28
40015ef0:	3f636363 	svccc	0x00636363
40015ef4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40015ef8:	60600000 	rsbvs	r0, r0, r0
40015efc:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015f00:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f04:	00000063 	andeq	r0, r0, r3, rrx
40015f08:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f0c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f10:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f14:	00000018 	andeq	r0, r0, r8, lsl r0
40015f18:	06060000 	streq	r0, [r6], -r0
40015f1c:	06060000 	streq	r0, [r6], -r0
40015f20:	06060606 	streq	r0, [r6], -r6, lsl #12
40015f24:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40015f28:	60600000 	rsbvs	r0, r0, r0
40015f2c:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40015f30:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
40015f34:	00000063 	andeq	r0, r0, r3, rrx
40015f38:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f3c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f44:	00000018 	andeq	r0, r0, r8, lsl r0
40015f48:	00000000 	andeq	r0, r0, r0
40015f4c:	6b7f7600 	blvs	41ff3754 <__ZI_LIMIT__+0x1fdbcfc>
40015f50:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40015f54:	00000063 	andeq	r0, r0, r3, rrx
40015f58:	00000000 	andeq	r0, r0, r0
40015f5c:	63637e00 	cmnvs	r3, #0, 28
40015f60:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f64:	00000063 	andeq	r0, r0, r3, rrx
40015f68:	00000000 	andeq	r0, r0, r0
40015f6c:	63633e00 	cmnvs	r3, #0, 28
40015f70:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f74:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f78:	00000000 	andeq	r0, r0, r0
40015f7c:	63637e00 	cmnvs	r3, #0, 28
40015f80:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015f84:	60606060 	rsbvs	r6, r0, r0, rrx
40015f88:	00000000 	andeq	r0, r0, r0
40015f8c:	63633f00 	cmnvs	r3, #0, 30
40015f90:	3f636363 	svccc	0x00636363
40015f94:	03030303 	movweq	r0, #13059	; 0x3303
40015f98:	00000000 	andeq	r0, r0, r0
40015f9c:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40015fa0:	60606060 	rsbvs	r6, r0, r0, rrx
40015fa4:	00000060 	andeq	r0, r0, r0, rrx
40015fa8:	00000000 	andeq	r0, r0, r0
40015fac:	63633e00 	cmnvs	r3, #0, 28
40015fb0:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40015fb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015fb8:	30300000 	eorscc	r0, r0, r0
40015fbc:	30307e30 	eorscc	r7, r0, r0, lsr lr
40015fc0:	33333030 	teqcc	r3, #48	; 0x30
40015fc4:	0000001e 	andeq	r0, r0, lr, lsl r0
40015fc8:	00000000 	andeq	r0, r0, r0
40015fcc:	63636300 	cmnvs	r3, #0, 6
40015fd0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fd4:	0000003f 	andeq	r0, r0, pc, lsr r0
40015fd8:	00000000 	andeq	r0, r0, r0
40015fdc:	63636300 	cmnvs	r3, #0, 6
40015fe0:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015fe4:	00000008 	andeq	r0, r0, r8
40015fe8:	00000000 	andeq	r0, r0, r0
40015fec:	63636300 	cmnvs	r3, #0, 6
40015ff0:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40015ff4:	00000063 	andeq	r0, r0, r3, rrx
40015ff8:	00000000 	andeq	r0, r0, r0
40015ffc:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40016000:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40016004:	00000063 	andeq	r0, r0, r3, rrx
40016008:	00000000 	andeq	r0, r0, r0
4001600c:	63636300 	cmnvs	r3, #0, 6
40016010:	3f636363 	svccc	0x00636363
40016014:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016018:	00000000 	andeq	r0, r0, r0
4001601c:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40016020:	6130180c 	teqvs	r0, ip, lsl #16
40016024:	0000007f 	andeq	r0, r0, pc, ror r0
40016028:	18180e00 	ldmdane	r8, {r9, sl, fp}
4001602c:	70181818 	andsvc	r1, r8, r8, lsl r8
40016030:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016034:	00000e18 	andeq	r0, r0, r8, lsl lr
40016038:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001603c:	00181818 	andseq	r1, r8, r8, lsl r8
40016040:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016044:	00000018 	andeq	r0, r0, r8, lsl r0
40016048:	18187000 	ldmdane	r8, {ip, sp, lr}
4001604c:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016050:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016054:	00007018 	andeq	r7, r0, r8, lsl r0
40016058:	00000000 	andeq	r0, r0, r0
4001605c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40016068:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
4001606c:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40016070:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016074:	0000007f 	andeq	r0, r0, pc, ror r0
40016078:	633e0000 	teqvs	lr, #0
4001607c:	60606063 	rsbvs	r6, r0, r3, rrx
40016080:	63636060 	cmnvs	r3, #96	; 0x60
40016084:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016088:	63630000 	cmnvs	r3, #0
4001608c:	63636300 	cmnvs	r3, #0, 6
40016090:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016094:	0000003f 	andeq	r0, r0, pc, lsr r0
40016098:	180c0600 	stmdane	ip, {r9, sl}
4001609c:	63633e00 	cmnvs	r3, #0, 28
400160a0:	6360607f 	cmnvs	r0, #127	; 0x7f
400160a4:	0000003e 	andeq	r0, r0, lr, lsr r0
400160a8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400160ac:	03633e00 	cmneq	r3, #0, 28
400160b0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400160b4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160b8:	36360000 	ldrtcc	r0, [r6], -r0
400160bc:	03633e00 	cmneq	r3, #0, 28
400160c0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400160c4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160c8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400160cc:	03633e00 	cmneq	r3, #0, 28
400160d0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400160d4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160d8:	1c361c00 	ldcne	12, cr1, [r6], #-0
400160dc:	03633e00 	cmneq	r3, #0, 28
400160e0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400160e4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160e8:	00000000 	andeq	r0, r0, r0
400160ec:	63633e00 	cmnvs	r3, #0, 28
400160f0:	63606060 	cmnvs	r0, #96	; 0x60
400160f4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400160f8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400160fc:	63633e00 	cmnvs	r3, #0, 28
40016100:	6360607f 	cmnvs	r0, #127	; 0x7f
40016104:	0000003e 	andeq	r0, r0, lr, lsr r0
40016108:	36360000 	ldrtcc	r0, [r6], -r0
4001610c:	63633e00 	cmnvs	r3, #0, 28
40016110:	6360607f 	cmnvs	r0, #127	; 0x7f
40016114:	0000003e 	andeq	r0, r0, lr, lsr r0
40016118:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001611c:	63633e00 	cmnvs	r3, #0, 28
40016120:	6360607f 	cmnvs	r0, #127	; 0x7f
40016124:	0000003e 	andeq	r0, r0, lr, lsr r0
40016128:	66660000 	strbtvs	r0, [r6], -r0
4001612c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016130:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016134:	00000018 	andeq	r0, r0, r8, lsl r0
40016138:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001613c:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40016140:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016144:	00000018 	andeq	r0, r0, r8, lsl r0
40016148:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
4001614c:	1818000c 	ldmdane	r8, {r2, r3}
40016150:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016154:	00000018 	andeq	r0, r0, r8, lsl r0
40016158:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001615c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016160:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016164:	00000063 	andeq	r0, r0, r3, rrx
40016168:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
4001616c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016170:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016174:	00000063 	andeq	r0, r0, r3, rrx
40016178:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
4001617c:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40016180:	63636060 	cmnvs	r3, #96	; 0x60
40016184:	0000007f 	andeq	r0, r0, pc, ror r0
40016188:	00000000 	andeq	r0, r0, r0
4001618c:	1b3b6e00 	blne	40ef1994 <__ZI_LIMIT__+0xed9f3c>
40016190:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40016194:	00000077 	andeq	r0, r0, r7, ror r0
40016198:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 400161a0 <eng8x16+0x928>
4001619c:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
400161a0:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
400161a4:	0000006f 	andeq	r0, r0, pc, rrx
400161a8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400161ac:	63633e00 	cmnvs	r3, #0, 28
400161b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161b8:	36360000 	ldrtcc	r0, [r6], -r0
400161bc:	63633e00 	cmnvs	r3, #0, 28
400161c0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161c8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400161cc:	63633e00 	cmnvs	r3, #0, 28
400161d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161d8:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
400161dc:	63636300 	cmnvs	r3, #0, 6
400161e0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161e4:	0000003f 	andeq	r0, r0, pc, lsr r0
400161e8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400161ec:	63636300 	cmnvs	r3, #0, 6
400161f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400161f8:	36360000 	ldrtcc	r0, [r6], -r0
400161fc:	63636300 	cmnvs	r3, #0, 6
40016200:	3f636363 	svccc	0x00636363
40016204:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016208:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
4001620c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016210:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016214:	0000003e 	andeq	r0, r0, lr, lsr r0
40016218:	63006363 	movwvs	r6, #867	; 0x363
4001621c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016220:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016224:	0000003f 	andeq	r0, r0, pc, lsr r0
40016228:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001622c:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016230:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40016234:	0000000c 	andeq	r0, r0, ip
40016238:	361c0000 	ldrcc	r0, [ip], -r0
4001623c:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016240:	73303030 	teqvc	r0, #48	; 0x30
40016244:	0000007e 	andeq	r0, r0, lr, ror r0
40016248:	c3c30000 	bicgt	r0, r3, #0
4001624c:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016250:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016254:	0000003c 	andeq	r0, r0, ip, lsr r0
40016258:	66fc0000 	ldrbtvs	r0, [ip], r0
4001625c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40016260:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40016264:	000000f3 	strdeq	r0, [r0], -r3
40016268:	1b0e0000 	blne	40396270 <__ZI_LIMIT__+0x37e818>
4001626c:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40016270:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016274:	00000070 	andeq	r0, r0, r0, ror r0
40016278:	30180c00 	andscc	r0, r8, r0, lsl #24
4001627c:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40016280:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
40016284:	0000003b 	andeq	r0, r0, fp, lsr r0
40016288:	30180c00 	andscc	r0, r8, r0, lsl #24
4001628c:	18183800 	ldmdane	r8, {fp, ip, sp}
40016290:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016294:	0000003c 	andeq	r0, r0, ip, lsr r0
40016298:	180c0600 	stmdane	ip, {r9, sl}
4001629c:	63633e00 	cmnvs	r3, #0, 28
400162a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162a4:	0000003e 	andeq	r0, r0, lr, lsr r0
400162a8:	30180c00 	andscc	r0, r8, r0, lsl #24
400162ac:	63636300 	cmnvs	r3, #0, 6
400162b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162b4:	0000003f 	andeq	r0, r0, pc, lsr r0
400162b8:	3b6e0000 	blcc	41b962c0 <__ZI_LIMIT__+0x1b7e868>
400162bc:	63637e00 	cmnvs	r3, #0, 28
400162c0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162c4:	00000063 	andeq	r0, r0, r3, rrx
400162c8:	63006e3b 	movwvs	r6, #3643	; 0xe3b
400162cc:	6b7b7373 	blvs	41ef30a0 <__ZI_LIMIT__+0x1edb648>
400162d0:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
400162d4:	00000063 	andeq	r0, r0, r3, rrx
400162d8:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
400162dc:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
400162e8:	6c6c3800 	stclvs	8, cr3, [ip], #-0
400162ec:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
400162f8:	0c0c0000 	stceq	0, cr0, [ip], {-0}
400162fc:	180c0c00 	stmdane	ip, {sl, fp}
40016300:	63636030 	cmnvs	r3, #48	; 0x30
40016304:	0000003e 	andeq	r0, r0, lr, lsr r0
40016308:	00000000 	andeq	r0, r0, r0
4001630c:	7f000000 	svcvc	0x00000000
40016310:	60606060 	rsbvs	r6, r0, r0, rrx
40016314:	00000060 	andeq	r0, r0, r0, rrx
40016318:	00000000 	andeq	r0, r0, r0
4001631c:	7f000000 	svcvc	0x00000000
40016320:	03030303 	movweq	r0, #13059	; 0x3303
40016324:	00000003 	andeq	r0, r0, r3
40016328:	63e06000 	mvnvs	r6, #0
4001632c:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016330:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40016334:	0000001f 	andeq	r0, r0, pc, lsl r0
40016338:	63e06000 	mvnvs	r6, #0
4001633c:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016340:	3f36de6e 	svccc	0x0036de6e
40016344:	00000006 	andeq	r0, r0, r6
40016348:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001634c:	18181800 	ldmdane	r8, {fp, ip}
40016350:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016354:	00000018 	andeq	r0, r0, r8, lsl r0
40016358:	1b090000 	blne	40256360 <__ZI_LIMIT__+0x23e908>
4001635c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40016360:	1b1b3636 	blne	406e3c40 <__ZI_LIMIT__+0x6cc1e8>
40016364:	00000009 	andeq	r0, r0, r9
40016368:	6c480000 	marvs	acc0, r0, r8
4001636c:	1b36366c 	blne	40da3d24 <__ZI_LIMIT__+0xd8c2cc>
40016370:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
40016374:	00000048 	andeq	r0, r0, r8, asr #32
40016378:	11441144 	cmpne	r4, r4, asr #2
4001637c:	11441144 	cmpne	r4, r4, asr #2
40016380:	11441144 	cmpne	r4, r4, asr #2
40016384:	11441144 	cmpne	r4, r4, asr #2
40016388:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
4001638c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016390:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016394:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016398:	bbeebbee 	bllt	3fbc5358 <GPM4DAT+0x2ebc5074>
4001639c:	bbeebbee 	bllt	3fbc535c <GPM4DAT+0x2ebc5078>
400163a0:	bbeebbee 	bllt	3fbc5360 <GPM4DAT+0x2ebc507c>
400163a4:	bbeebbee 	bllt	3fbc5364 <GPM4DAT+0x2ebc5080>
400163a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163ac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163bc:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
400163c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163cc:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
400163d0:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
400163d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163d8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163dc:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
400163e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163e8:	00000000 	andeq	r0, r0, r0
400163ec:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
400163f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163f4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163f8:	00000000 	andeq	r0, r0, r0
400163fc:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016400:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016404:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016408:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001640c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016410:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016414:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016418:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001641c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016420:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016424:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016428:	00000000 	andeq	r0, r0, r0
4001642c:	06fe0000 	ldrbteq	r0, [lr], r0
40016430:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016434:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016438:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001643c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016440:	000000fe 	strdeq	r0, [r0], -lr
40016444:	00000000 	andeq	r0, r0, r0
40016448:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001644c:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016458:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001645c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016460:	000000f8 	strdeq	r0, [r0], -r8
	...
4001646c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40016470:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016474:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016478:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001647c:	1f181818 	svcne	0x00181818
	...
40016488:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001648c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
4001649c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400164a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164a4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164ac:	1f181818 	svcne	0x00181818
400164b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164b8:	00000000 	andeq	r0, r0, r0
400164bc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
400164c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164cc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400164d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164dc:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400164e0:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400164e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400164ec:	37363636 			; <UNDEFINED> instruction: 0x37363636
400164f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400164f4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400164f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400164fc:	30373636 	eorscc	r3, r7, r6, lsr r6
40016500:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
4001650c:	303f0000 	eorscc	r0, pc, r0
40016510:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016514:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016518:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001651c:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016520:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001652c:	00ff0000 	rscseq	r0, pc, r0
40016530:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40016534:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016538:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001653c:	36373636 			; <UNDEFINED> instruction: 0x36373636
40016540:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016544:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016548:	00000000 	andeq	r0, r0, r0
4001654c:	00ff0000 	rscseq	r0, pc, r0
40016550:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016554:	00000000 	andeq	r0, r0, r0
40016558:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001655c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016560:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016564:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016568:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001656c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016570:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016574:	00000000 	andeq	r0, r0, r0
40016578:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001657c:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
4001658c:	00ff0000 	rscseq	r0, pc, r0
40016590:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016594:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016598:	00000000 	andeq	r0, r0, r0
4001659c:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400165a0 <.LANCHOR2>:
400165a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165ac:	3f363636 	svccc	0x00363636
	...
400165b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165bc:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400165c0:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400165cc:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
400165d0:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400165d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165d8:	00000000 	andeq	r0, r0, r0
400165dc:	3f000000 	svccc	0x00000000
400165e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165ec:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
400165f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165f4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165fc:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016600:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016604:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016608:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001660c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
4001661c:	1f000000 	svcne	0x00000000
40016620:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016624:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016628:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001662c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016634:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016648:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001664c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016650:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016654:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016658:	0f0f0f0f 	svceq	0x000f0f0f
4001665c:	0f0f0f0f 	svceq	0x000f0f0f
40016660:	0f0f0f0f 	svceq	0x000f0f0f
40016664:	0f0f0f0f 	svceq	0x000f0f0f
40016668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001666c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4001667c:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40016680:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
40016684:	0000003b 	andeq	r0, r0, fp, lsr r0
40016688:	663c0000 	ldrtvs	r0, [ip], -r0
4001668c:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
40016690:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016694:	6060607c 	rsbvs	r6, r0, ip, ror r0
40016698:	637f0000 	cmnvs	pc, #0
4001669c:	60606063 	rsbvs	r6, r0, r3, rrx
400166a0:	60606060 	rsbvs	r6, r0, r0, rrx
400166a4:	00000060 	andeq	r0, r0, r0, rrx
400166a8:	00000000 	andeq	r0, r0, r0
400166ac:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400166b0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166b4:	00000036 	andeq	r0, r0, r6, lsr r0
400166b8:	637f0000 	cmnvs	pc, #0
400166bc:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
400166c0:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
400166c4:	0000007f 	andeq	r0, r0, pc, ror r0
400166c8:	00000000 	andeq	r0, r0, r0
400166cc:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
400166d0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400166d4:	0000003c 	andeq	r0, r0, ip, lsr r0
400166d8:	00000000 	andeq	r0, r0, r0
400166dc:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
400166e0:	76666666 	strbtvc	r6, [r6], -r6, ror #12
400166e4:	6060607f 	rsbvs	r6, r0, pc, ror r0
400166e8:	00000000 	andeq	r0, r0, r0
400166ec:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
400166f0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400166f4:	0000000c 	andeq	r0, r0, ip
400166f8:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
400166fc:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016700:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40016704:	0000007e 	andeq	r0, r0, lr, ror r0
40016708:	663c0000 	ldrtvs	r0, [ip], -r0
4001670c:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40016710:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016714:	0000003c 	andeq	r0, r0, ip, lsr r0
40016718:	633e0000 	teqvs	lr, #0
4001671c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016720:	36363677 			; <UNDEFINED> instruction: 0x36363677
40016724:	00000077 	andeq	r0, r0, r7, ror r0
40016728:	1b0e0000 	blne	40396730 <__ZI_LIMIT__+0x37ecd8>
4001672c:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40016730:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016734:	0000003c 	andeq	r0, r0, ip, lsr r0
40016738:	00000000 	andeq	r0, r0, r0
4001673c:	6b7f3600 	blvs	41fe3f44 <__ZI_LIMIT__+0x1fcc4ec>
40016740:	0000367f 	andeq	r3, r0, pc, ror r6
40016744:	00000000 	andeq	r0, r0, r0
40016748:	06060000 	streq	r0, [r6], -r0
4001674c:	6f673e1e 	svcvs	0x00673e1e
40016750:	3e737b7f 	vmovcc.s8	r7, d3[7]
40016754:	0030303c 	eorseq	r3, r0, ip, lsr r0
40016758:	1f000000 	svcne	0x00000000
4001675c:	7f606030 	svcvc	0x00606030
40016760:	1f306060 	svcne	0x00306060
40016764:	00000000 	andeq	r0, r0, r0
40016768:	633e0000 	teqvs	lr, #0
4001676c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016770:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016774:	00000063 	andeq	r0, r0, r3, rrx
40016778:	00000000 	andeq	r0, r0, r0
4001677c:	7f00007f 	svcvc	0x0000007f
40016780:	007f0000 	rsbseq	r0, pc, r0
	...
4001678c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016790:	00181818 	andseq	r1, r8, r8, lsl r8
40016794:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016798:	30600000 	rsbcc	r0, r0, r0
4001679c:	0c060c18 	stceq	12, cr0, [r6], {24}
400167a0:	00603018 	rsbeq	r3, r0, r8, lsl r0
400167a4:	0000007e 	andeq	r0, r0, lr, ror r0
400167a8:	0c060000 	stceq	0, cr0, [r6], {-0}
400167ac:	30603018 	rsbcc	r3, r0, r8, lsl r0
400167b0:	00060c18 	andeq	r0, r6, r8, lsl ip
400167b4:	0000007e 	andeq	r0, r0, lr, ror r0
400167b8:	1b0e0000 	blne	403967c0 <__ZI_LIMIT__+0x37ed68>
400167bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167d0:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
400167d4:	00000070 	andeq	r0, r0, r0, ror r0
400167d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400167dc:	ff000018 			; <UNDEFINED> instruction: 0xff000018
400167e0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
400167ec:	700edb70 	andvc	sp, lr, r0, ror fp
400167f0:	00000edb 	ldrdeq	r0, [r0], -fp
400167f4:	00000000 	andeq	r0, r0, r0
400167f8:	361c0000 	ldrcc	r0, [ip], -r0
400167fc:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
4001680c:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40016810:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
4001681c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016820:	00000018 	andeq	r0, r0, r8, lsl r0
40016824:	00000000 	andeq	r0, r0, r0
40016828:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
4001682c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016830:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40016834:	0000000c 	andeq	r0, r0, ip
40016838:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
4001683c:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40016848:	0c6c3800 	stcleq	8, cr3, [ip], #-0
4001684c:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
4001685c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40016860:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40016878 <_ctype_>:
40016878:	20202000 	eorcs	r2, r0, r0
4001687c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016880:	28282020 	stmdacs	r8!, {r5, sp}
40016884:	20282828 	eorcs	r2, r8, r8, lsr #16
40016888:	20202020 	eorcs	r2, r0, r0, lsr #32
4001688c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016890:	20202020 	eorcs	r2, r0, r0, lsr #32
40016894:	20202020 	eorcs	r2, r0, r0, lsr #32
40016898:	10108820 	andsne	r8, r0, r0, lsr #16
4001689c:	10101010 	andsne	r1, r0, r0, lsl r0
400168a0:	10101010 	andsne	r1, r0, r0, lsl r0
400168a4:	10101010 	andsne	r1, r0, r0, lsl r0
400168a8:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
400168ac:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
400168b0:	10040404 	andne	r0, r4, r4, lsl #8
400168b4:	10101010 	andsne	r1, r0, r0, lsl r0
400168b8:	41411010 	cmpmi	r1, r0, lsl r0
400168bc:	41414141 	cmpmi	r1, r1, asr #2
400168c0:	01010101 	tsteq	r1, r1, lsl #2
400168c4:	01010101 	tsteq	r1, r1, lsl #2
400168c8:	01010101 	tsteq	r1, r1, lsl #2
400168cc:	01010101 	tsteq	r1, r1, lsl #2
400168d0:	01010101 	tsteq	r1, r1, lsl #2
400168d4:	10101010 	andsne	r1, r0, r0, lsl r0
400168d8:	42421010 	submi	r1, r2, #16
400168dc:	42424242 	submi	r4, r2, #536870916	; 0x20000004
400168e0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400168e4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400168e8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400168ec:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400168f0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400168f4:	10101010 	andsne	r1, r0, r0, lsl r0
400168f8:	00000020 	andeq	r0, r0, r0, lsr #32
	...

4001697c <_global_impure_ptr>:
4001697c:	40017088 	andmi	r7, r1, r8, lsl #1

40016980 <blanks.6744>:
40016980:	20202020 	eorcs	r2, r0, r0, lsr #32
40016984:	20202020 	eorcs	r2, r0, r0, lsr #32
40016988:	20202020 	eorcs	r2, r0, r0, lsr #32
4001698c:	20202020 	eorcs	r2, r0, r0, lsr #32

40016990 <zeroes.6745>:
40016990:	30303030 	eorscc	r3, r0, r0, lsr r0
40016994:	30303030 	eorscc	r3, r0, r0, lsr r0
40016998:	30303030 	eorscc	r3, r0, r0, lsr r0
4001699c:	30303030 	eorscc	r3, r0, r0, lsr r0

400169a0 <p05.5289>:
400169a0:	00000005 	andeq	r0, r0, r5
400169a4:	00000019 	andeq	r0, r0, r9, lsl r0
400169a8:	0000007d 	andeq	r0, r0, sp, ror r0
400169ac:	00000000 	andeq	r0, r0, r0

400169b0 <__mprec_tens>:
400169b0:	00000000 	andeq	r0, r0, r0
400169b4:	3ff00000 	svccc	0x00f00000	; IMB
400169b8:	00000000 	andeq	r0, r0, r0
400169bc:	40240000 	eormi	r0, r4, r0
400169c0:	00000000 	andeq	r0, r0, r0
400169c4:	40590000 	subsmi	r0, r9, r0
400169c8:	00000000 	andeq	r0, r0, r0
400169cc:	408f4000 	addmi	r4, pc, r0
400169d0:	00000000 	andeq	r0, r0, r0
400169d4:	40c38800 	sbcmi	r8, r3, r0, lsl #16
400169d8:	00000000 	andeq	r0, r0, r0
400169dc:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
400169e0:	00000000 	andeq	r0, r0, r0
400169e4:	412e8480 	smlawbmi	lr, r0, r4, r8
400169e8:	00000000 	andeq	r0, r0, r0
400169ec:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
400169f0:	00000000 	andeq	r0, r0, r0
400169f4:	4197d784 	orrsmi	sp, r7, r4, lsl #15
400169f8:	00000000 	andeq	r0, r0, r0
400169fc:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40016a00:	20000000 	andcs	r0, r0, r0
40016a04:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40016a08:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40016a0c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40016a10:	a2000000 	andge	r0, r0, #0
40016a14:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40016a18:	e5400000 	strb	r0, [r0, #-0]
40016a1c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40016a20:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40016a24:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40016a28:	26340000 	ldrtcs	r0, [r4], -r0
40016a2c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40016a30:	37e08000 	strbcc	r8, [r0, r0]!
40016a34:	4341c379 	movtmi	ip, #4985	; 0x1379
40016a38:	85d8a000 	ldrbhi	sl, [r8]
40016a3c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40016a40:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40016a44:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40016a48:	60913d00 	addsvs	r3, r1, r0, lsl #26
40016a4c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40016a50:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40016a54:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40016a58:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40016a5c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40016a60:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40016a64:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40016a68:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40016a6c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40016a70:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40016a74:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40016a78 <__mprec_tinytens>:
40016a78:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40016a7c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40016a80:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40016a84:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40016a88:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40016a8c:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40016a90:	cf8c979d 	svcgt	0x008c979d
40016a94:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40016a98:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40016a9c:	0ac80628 	beq	3f218344 <GPM4DAT+0x2e218060>

40016aa0 <__mprec_bigtens>:
40016aa0:	37e08000 	strbcc	r8, [r0, r0]!
40016aa4:	4341c379 	movtmi	ip, #4985	; 0x1379
40016aa8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40016aac:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40016ab0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40016ab4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40016ab8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40016abc:	5a827748 	bpl	3e0b47e4 <GPM4DAT+0x2d0b4500>
40016ac0:	7f73bf3c 	svcvc	0x0073bf3c
40016ac4:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40016ac8 <blanks.6688>:
40016ac8:	20202020 	eorcs	r2, r0, r0, lsr #32
40016acc:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ad0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ad4:	20202020 	eorcs	r2, r0, r0, lsr #32

40016ad8 <zeroes.6689>:
40016ad8:	30303030 	eorscc	r3, r0, r0, lsr r0
40016adc:	30303030 	eorscc	r3, r0, r0, lsr r0
40016ae0:	30303030 	eorscc	r3, r0, r0, lsr r0
40016ae4:	30303030 	eorscc	r3, r0, r0, lsr r0
40016ae8:	61766e49 	cmnvs	r6, r9, asr #28
40016aec:	5f64696c 	svcpl	0x0064696c
40016af0:	0a525349 	beq	414ab81c <__ZI_LIMIT__+0x1493dc4>
40016af4:	00000000 	andeq	r0, r0, r0
40016af8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40016afc:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40016b00:	0a632520 	beq	418dff88 <__ZI_LIMIT__+0x18c8530>
40016b04:	00000000 	andeq	r0, r0, r0
40016b08:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40016b0c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016b10:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016b14:	0000000a 	andeq	r0, r0, sl
40016b18:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40016b1c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016b20:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016b24:	0000000a 	andeq	r0, r0, sl
40016b28:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40016b2c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016b30:	6f697470 	svcvs	0x00697470
40016b34:	5b40206e 	blpl	4101ecf4 <__ZI_LIMIT__+0x100729c>
40016b38:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016b3c:	6f4d0a5d 	svcvs	0x004d0a5d
40016b40:	305b6564 	subscc	r6, fp, r4, ror #10
40016b44:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016b48:	0000000a 	andeq	r0, r0, sl
40016b4c:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40016b50:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40016b54:	6f432064 	svcvs	0x00432064
40016b58:	56206564 	strtpl	r6, [r0], -r4, ror #10
40016b5c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40016b60:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016b64:	000a5d58 	andeq	r5, sl, r8, asr sp
40016b68:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016b6c:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016b70:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016b74:	40206e6f 	eormi	r6, r0, pc, ror #28
40016b78:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016b7c:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016b80:	5b65646f 	blpl	4196fd44 <__ZI_LIMIT__+0x19582ec>
40016b84:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016b88:	00000a5d 	andeq	r0, r0, sp, asr sl
40016b8c:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016b90:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016b94:	4120746c 	teqmi	r0, ip, ror #8
40016b98:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016b9c:	305b7373 	subscc	r7, fp, r3, ror r3
40016ba0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016ba4:	0000000a 	andeq	r0, r0, sl
40016ba8:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016bac:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016bb0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016bb4:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40016b94 <zeroes.6689+0xbc>
40016bb8:	5b6e6961 	blpl	41bb1144 <__ZI_LIMIT__+0x1b996ec>
40016bbc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016bc0:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40016bc4:	30286461 	eorcc	r6, r8, r1, ror #8
40016bc8:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40016bcc:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40016bd0:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40016bd4:	410a5d64 	tstmi	sl, r4, ror #26
40016bd8:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40016bdc:	646f6365 	strbtvs	r6, [pc], #-869	; 40016be4 <zeroes.6689+0x10c>
40016be0:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40016be4:	616c532f 	cmnvs	ip, pc, lsr #6
40016be8:	31286576 	teqcc	r8, r6, ror r5
40016bec:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40016bf0:	00000a5d 	andeq	r0, r0, sp, asr sl
40016bf4:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016bf8:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016bfc:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016c00:	40206e6f 	eormi	r6, r0, pc, ror #28
40016c04:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016c08:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016c0c:	5b65646f 	blpl	4196fdd0 <__ZI_LIMIT__+0x1958378>
40016c10:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016c14:	00000a5d 	andeq	r0, r0, sp, asr sl
40016c18:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016c1c:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016c20:	4120746c 	teqmi	r0, ip, ror #8
40016c24:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016c28:	305b7373 	subscc	r7, fp, r3, ror r3
40016c2c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016c30:	0000000a 	andeq	r0, r0, sl
40016c34:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016c38:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016c3c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016c40:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40016c44:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40016c48:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40016c4c:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40016c50:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40016c54:	5b293128 	blpl	40a630fc <__ZI_LIMIT__+0xa4b6a4>
40016c58:	0a5d6425 	beq	4176fcf4 <__ZI_LIMIT__+0x175829c>
40016c5c:	00000000 	andeq	r0, r0, r0
40016c60:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40016c64:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016c68:	6f697470 	svcvs	0x00697470
40016c6c:	5b40206e 	blpl	4101ee2c <__ZI_LIMIT__+0x10073d4>
40016c70:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016c74:	6f4d0a5d 	svcvs	0x004d0a5d
40016c78:	305b6564 	subscc	r6, fp, r4, ror #10
40016c7c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016c80:	0000000a 	andeq	r0, r0, sl
40016c84:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40016c88:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40016c8c:	000a5d75 	andeq	r5, sl, r5, ror sp
40016c90:	495b200a 	ldmdbmi	fp, {r1, r3, sp}^
40016c94:	5d4f464e 	stclpl	6, cr4, [pc, #-312]	; 40016b64 <zeroes.6689+0x8c>
40016c98:	494e4920 	stmdbmi	lr, {r5, r8, fp, lr}^
40016c9c:	50412054 	subpl	r2, r1, r4, asr r0
40016ca0:	000a2050 	andeq	r2, sl, r0, asr r0
40016ca4:	65757274 	ldrbvs	r7, [r5, #-628]!	; 0xfffffd8c
40016ca8:	00000000 	andeq	r0, r0, r0
40016cac:	736c6166 	cmnvc	ip, #-2147483623	; 0x80000019
40016cb0:	00000065 	andeq	r0, r0, r5, rrx
40016cb4:	495b200a 	ldmdbmi	fp, {r1, r3, sp}^
40016cb8:	5d4f464e 	stclpl	6, cr4, [pc, #-312]	; 40016b88 <zeroes.6689+0xb0>
40016cbc:	4e555220 	cdpmi	2, 5, cr5, cr5, cr0, {1}
40016cc0:	50504120 	subspl	r4, r0, r0, lsr #2
40016cc4:	3e3d3d20 	cdpcc	13, 3, cr3, cr13, cr0, {1}
40016cc8:	50504120 	subspl	r4, r0, r0, lsr #2
40016ccc:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016cd0:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
40016cd4:	3a20746c 	bcc	40833e8c <__ZI_LIMIT__+0x81c434>
40016cd8:	0a732520 	beq	41ce0160 <__ZI_LIMIT__+0x1cc8708>
40016cdc:	00000000 	andeq	r0, r0, r0
40016ce0:	5050410a 	subspl	r4, r0, sl, lsl #2
40016ce4:	72206425 	eorvc	r6, r0, #620756992	; 0x25000000
40016ce8:	000a6e75 	andeq	r6, sl, r5, ror lr
40016cec:	30505041 	subscc	r5, r0, r1, asr #32
40016cf0:	41545320 	cmpmi	r4, r0, lsr #6
40016cf4:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40016cf8:	00747365 	rsbseq	r7, r4, r5, ror #6
40016cfc:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40016d00:	202c7823 	eorcs	r7, ip, r3, lsr #16
40016d04:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40016d08:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40016d0c:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40016d10:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40016d14:	0a64253d 	beq	41920210 <__ZI_LIMIT__+0x19087b8>
40016d18:	00000000 	andeq	r0, r0, r0
40016d1c:	20534f0a 	subscs	r4, r3, sl, lsl #30
40016d20:	706d6554 	rsbvc	r6, sp, r4, asr r5
40016d24:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40016d28:	0000000a 	andeq	r0, r0, sl
40016d2c:	00082008 	andeq	r2, r8, r8
40016d30:	00000043 	andeq	r0, r0, r3, asr #32
40016d34:	00464e49 	subeq	r4, r6, r9, asr #28
40016d38:	00666e69 	rsbeq	r6, r6, r9, ror #28
40016d3c:	004e414e 	subeq	r4, lr, lr, asr #2
40016d40:	006e616e 	rsbeq	r6, lr, lr, ror #2
40016d44:	33323130 	teqcc	r2, #48, 2
40016d48:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016d4c:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40016d50:	46454443 	strbmi	r4, [r5], -r3, asr #8
40016d54:	00000000 	andeq	r0, r0, r0
40016d58:	33323130 	teqcc	r2, #48, 2
40016d5c:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016d60:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40016d64:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40016d68:	00000000 	andeq	r0, r0, r0
40016d6c:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40016d70:	0000296c 	andeq	r2, r0, ip, ror #18
40016d74:	00000030 	andeq	r0, r0, r0, lsr r0
40016d78:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40016d7c:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40016d80:	00000000 	andeq	r0, r0, r0
40016d84:	004e614e 	subeq	r6, lr, lr, asr #2
40016d88:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40016d8c:	00000058 	andeq	r0, r0, r8, asr r0
40016d90:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40016d94 <.ARM.exidx>:
40016d94:	7fff6ea4 	svcvc	0x00ff6ea4
40016d98:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40016da0 <ISR_Vector>:
40016da0:	40000194 	mulmi	r0, r4, r1
40016da4:	40000194 	mulmi	r0, r4, r1
40016da8:	40000194 	mulmi	r0, r4, r1
40016dac:	40000194 	mulmi	r0, r4, r1
40016db0:	40000194 	mulmi	r0, r4, r1
40016db4:	40000194 	mulmi	r0, r4, r1
40016db8:	40000194 	mulmi	r0, r4, r1
40016dbc:	40000194 	mulmi	r0, r4, r1
40016dc0:	40000194 	mulmi	r0, r4, r1
40016dc4:	40000194 	mulmi	r0, r4, r1
40016dc8:	40000194 	mulmi	r0, r4, r1
40016dcc:	40000194 	mulmi	r0, r4, r1
40016dd0:	40000194 	mulmi	r0, r4, r1
40016dd4:	40000194 	mulmi	r0, r4, r1
40016dd8:	40000194 	mulmi	r0, r4, r1
40016ddc:	40000194 	mulmi	r0, r4, r1
40016de0:	40000194 	mulmi	r0, r4, r1
40016de4:	40000194 	mulmi	r0, r4, r1
40016de8:	40000194 	mulmi	r0, r4, r1
40016dec:	40000194 	mulmi	r0, r4, r1
40016df0:	40000194 	mulmi	r0, r4, r1
40016df4:	40000194 	mulmi	r0, r4, r1
40016df8:	40000194 	mulmi	r0, r4, r1
40016dfc:	40000194 	mulmi	r0, r4, r1
40016e00:	40000194 	mulmi	r0, r4, r1
40016e04:	40000194 	mulmi	r0, r4, r1
40016e08:	40000194 	mulmi	r0, r4, r1
40016e0c:	40000194 	mulmi	r0, r4, r1
40016e10:	40000194 	mulmi	r0, r4, r1
40016e14:	40000194 	mulmi	r0, r4, r1
40016e18:	40000194 	mulmi	r0, r4, r1
40016e1c:	40000194 	mulmi	r0, r4, r1
40016e20:	40000194 	mulmi	r0, r4, r1
40016e24:	40000194 	mulmi	r0, r4, r1
40016e28:	40000194 	mulmi	r0, r4, r1
40016e2c:	40000194 	mulmi	r0, r4, r1
40016e30:	40000194 	mulmi	r0, r4, r1
40016e34:	40000194 	mulmi	r0, r4, r1
40016e38:	40000194 	mulmi	r0, r4, r1
40016e3c:	40000194 	mulmi	r0, r4, r1
40016e40:	40000194 	mulmi	r0, r4, r1
40016e44:	40000194 	mulmi	r0, r4, r1
40016e48:	40000194 	mulmi	r0, r4, r1
40016e4c:	40000194 	mulmi	r0, r4, r1
40016e50:	40000194 	mulmi	r0, r4, r1
40016e54:	40000194 	mulmi	r0, r4, r1
40016e58:	40000194 	mulmi	r0, r4, r1
40016e5c:	40000194 	mulmi	r0, r4, r1
40016e60:	40000194 	mulmi	r0, r4, r1
40016e64:	40000194 	mulmi	r0, r4, r1
40016e68:	40000194 	mulmi	r0, r4, r1
40016e6c:	40000314 	andmi	r0, r0, r4, lsl r3
40016e70:	40000364 	andmi	r0, r0, r4, ror #6
40016e74:	40000194 	mulmi	r0, r4, r1
40016e78:	40000194 	mulmi	r0, r4, r1
40016e7c:	40000194 	mulmi	r0, r4, r1
40016e80:	40000194 	mulmi	r0, r4, r1
40016e84:	40000194 	mulmi	r0, r4, r1
40016e88:	40000194 	mulmi	r0, r4, r1
40016e8c:	40000194 	mulmi	r0, r4, r1
40016e90:	40000194 	mulmi	r0, r4, r1
40016e94:	40000194 	mulmi	r0, r4, r1
40016e98:	40000194 	mulmi	r0, r4, r1
40016e9c:	40000194 	mulmi	r0, r4, r1
40016ea0:	40000194 	mulmi	r0, r4, r1
40016ea4:	40000194 	mulmi	r0, r4, r1
40016ea8:	40000194 	mulmi	r0, r4, r1
40016eac:	40000194 	mulmi	r0, r4, r1
40016eb0:	40000194 	mulmi	r0, r4, r1
40016eb4:	400003b4 			; <UNDEFINED> instruction: 0x400003b4
40016eb8:	40000194 	mulmi	r0, r4, r1
40016ebc:	40000194 	mulmi	r0, r4, r1
40016ec0:	40000194 	mulmi	r0, r4, r1
40016ec4:	40000194 	mulmi	r0, r4, r1
40016ec8:	40000194 	mulmi	r0, r4, r1
40016ecc:	40000194 	mulmi	r0, r4, r1
40016ed0:	40000194 	mulmi	r0, r4, r1
40016ed4:	40000194 	mulmi	r0, r4, r1
40016ed8:	40000194 	mulmi	r0, r4, r1
40016edc:	40000194 	mulmi	r0, r4, r1
40016ee0:	40000194 	mulmi	r0, r4, r1
40016ee4:	40000194 	mulmi	r0, r4, r1
40016ee8:	40000194 	mulmi	r0, r4, r1
40016eec:	40000194 	mulmi	r0, r4, r1
40016ef0:	40000194 	mulmi	r0, r4, r1
40016ef4:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
40016ef8:	40000194 	mulmi	r0, r4, r1
40016efc:	40000194 	mulmi	r0, r4, r1
40016f00:	40000194 	mulmi	r0, r4, r1
40016f04:	40000194 	mulmi	r0, r4, r1
40016f08:	40000194 	mulmi	r0, r4, r1
40016f0c:	40000194 	mulmi	r0, r4, r1
40016f10:	40000194 	mulmi	r0, r4, r1
40016f14:	40000194 	mulmi	r0, r4, r1
40016f18:	40000194 	mulmi	r0, r4, r1
40016f1c:	40000194 	mulmi	r0, r4, r1
40016f20:	40000194 	mulmi	r0, r4, r1
40016f24:	40000194 	mulmi	r0, r4, r1
40016f28:	40000194 	mulmi	r0, r4, r1
40016f2c:	40000194 	mulmi	r0, r4, r1
40016f30:	40000194 	mulmi	r0, r4, r1
40016f34:	40000194 	mulmi	r0, r4, r1
40016f38:	40000194 	mulmi	r0, r4, r1
40016f3c:	40000194 	mulmi	r0, r4, r1
40016f40:	40000194 	mulmi	r0, r4, r1
40016f44:	40000194 	mulmi	r0, r4, r1
40016f48:	40000194 	mulmi	r0, r4, r1
40016f4c:	400001c0 	andmi	r0, r0, r0, asr #3
40016f50:	40000194 	mulmi	r0, r4, r1
40016f54:	40000194 	mulmi	r0, r4, r1
40016f58:	40000194 	mulmi	r0, r4, r1
40016f5c:	40000194 	mulmi	r0, r4, r1
40016f60:	40000194 	mulmi	r0, r4, r1
40016f64:	40000194 	mulmi	r0, r4, r1
40016f68:	40000194 	mulmi	r0, r4, r1
40016f6c:	40000194 	mulmi	r0, r4, r1
40016f70:	40000194 	mulmi	r0, r4, r1
40016f74:	40000194 	mulmi	r0, r4, r1
40016f78:	40000194 	mulmi	r0, r4, r1
40016f7c:	40000194 	mulmi	r0, r4, r1

40016f80 <stackBase>:
40016f80:	44a00000 	strtmi	r0, [r0], #0
40016f84:	44b00000 	ldrtmi	r0, [r0], #0

40016f88 <sizeApp>:
40016f88:	00400000 	subeq	r0, r0, r0
40016f8c:	00400000 	subeq	r0, r0, r0

40016f90 <ram>:
40016f90:	44100000 	ldrmi	r0, [r0], #-0
40016f94:	44500000 	ldrbmi	r0, [r0], #-0

40016f98 <stackLimit>:
40016f98:	44900000 	ldrmi	r0, [r0], #0
40016f9c:	44a00000 	strtmi	r0, [r0], #0

40016fa0 <ICCICR>:
40016fa0:	10480000 	subne	r0, r8, r0
40016fa4:	10484000 	subne	r4, r8, r0
40016fa8:	10488000 	subne	r8, r8, r0
40016fac:	1048c000 	subne	ip, r8, r0

40016fb0 <ICCPMR>:
40016fb0:	10480004 	subne	r0, r8, r4
40016fb4:	10484004 	subne	r4, r8, r4
40016fb8:	10488004 	subne	r8, r8, r4
40016fbc:	1048c004 	subne	ip, r8, r4

40016fc0 <ICDISER0>:
40016fc0:	10490100 	subne	r0, r9, r0, lsl #2
40016fc4:	10494100 	subne	r4, r9, r0, lsl #2
40016fc8:	10498100 	subne	r8, r9, r0, lsl #2
40016fcc:	1049c100 	subne	ip, r9, r0, lsl #2

40016fd0 <ICDISERn>:
40016fd0:	00000000 	andeq	r0, r0, r0
40016fd4:	10490104 	subne	r0, r9, r4, lsl #2
40016fd8:	10490108 	subne	r0, r9, r8, lsl #2
40016fdc:	1049010c 	subne	r0, r9, ip, lsl #2

40016fe0 <ICDICER0>:
40016fe0:	10490180 	subne	r0, r9, r0, lsl #3
40016fe4:	10494180 	subne	r4, r9, r0, lsl #3
40016fe8:	10498180 	subne	r8, r9, r0, lsl #3
40016fec:	1049c180 	subne	ip, r9, r0, lsl #3

40016ff0 <ICDICERn>:
40016ff0:	00000000 	andeq	r0, r0, r0
40016ff4:	10490184 	subne	r0, r9, r4, lsl #3
40016ff8:	10490188 	subne	r0, r9, r8, lsl #3
40016ffc:	1049018c 	subne	r0, r9, ip, lsl #3

40017000 <ICDIPR0>:
40017000:	10490400 	subne	r0, r9, r0, lsl #8
40017004:	10494400 	subne	r4, r9, r0, lsl #8
40017008:	10498400 	subne	r8, r9, r0, lsl #8
4001700c:	1049c400 	subne	ip, r9, r0, lsl #8

40017010 <ICDIPTR0>:
40017010:	10490800 	subne	r0, r9, r0, lsl #16
40017014:	10494800 	subne	r4, r9, r0, lsl #16
40017018:	10498800 	subne	r8, r9, r0, lsl #16
4001701c:	1049c800 	subne	ip, r9, r0, lsl #16

40017020 <ICDICPR0>:
40017020:	10490280 	subne	r0, r9, r0, lsl #5
40017024:	10494280 	subne	r4, r9, r0, lsl #5
40017028:	10498280 	subne	r8, r9, r0, lsl #5
4001702c:	1049c280 	subne	ip, r9, r0, lsl #5

40017030 <ICCIAR>:
40017030:	1048000c 	subne	r0, r8, ip
40017034:	1048400c 	subne	r4, r8, ip
40017038:	1048800c 	subne	r8, r8, ip
4001703c:	1048c00c 	subne	ip, r8, ip

40017040 <ICCEOIR>:
40017040:	10480010 	subne	r0, r8, r0, lsl r0
40017044:	10484010 	subne	r4, r8, r0, lsl r0
40017048:	10488010 	subne	r8, r8, r0, lsl r0
4001704c:	1048c010 	subne	ip, r8, r0, lsl r0

40017050 <ArrFbSel>:
40017050:	4b000000 	blmi	40017058 <ArrFbSel+0x8>
40017054:	4b400000 	blmi	4101705c <__ZI_LIMIT__+0xfff604>
40017058:	4b800000 	blmi	3e017060 <GPM4DAT+0x2d016d7c>
4001705c:	4bc00000 	blmi	3f017064 <GPM4DAT+0x2e016d80>
40017060:	4c000000 	stcmi	0, cr0, [r0], {-0}
40017064:	4c400000 	marmi	acc0, r0, r0
40017068:	4c800000 	stcmi	0, cr0, [r0], {0}
4001706c:	4cc00000 	stclmi	0, cr0, [r0], {0}
40017070:	4d000000 	stcmi	0, cr0, [r0, #-0]
40017074:	4d400000 	stclmi	0, cr0, [r0, #-0]

40017078 <__ctype_ptr__>:
40017078:	40016878 	andmi	r6, r1, r8, ror r8
4001707c:	00000000 	andeq	r0, r0, r0

40017080 <_impure_ptr>:
40017080:	40017088 	andmi	r7, r1, r8, lsl #1
40017084:	00000000 	andeq	r0, r0, r0

40017088 <impure_data>:
40017088:	00000000 	andeq	r0, r0, r0
4001708c:	40017374 	andmi	r7, r1, r4, ror r3
40017090:	400173dc 	ldrdmi	r7, [r1], -ip
40017094:	40017444 	andmi	r7, r1, r4, asr #8
	...
400170bc:	40016d30 	andmi	r6, r1, r0, lsr sp
	...
40017130:	00000001 	andeq	r0, r0, r1
40017134:	00000000 	andeq	r0, r0, r0
40017138:	abcd330e 	blge	3f363d78 <GPM4DAT+0x2e363a94>
4001713c:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40017140:	0005deec 	andeq	sp, r5, ip, ror #29
40017144:	0000000b 	andeq	r0, r0, fp
	...

400174b0 <lc_ctype_charset>:
400174b0:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
400174b4:	00000049 	andeq	r0, r0, r9, asr #32
	...

400174d0 <__mb_cur_max>:
400174d0:	00000001 	andeq	r0, r0, r1

400174d4 <lc_message_charset>:
400174d4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
400174d8:	00000049 	andeq	r0, r0, r9, asr #32
	...

400174f4 <lconv>:
400174f4:	40016d90 	mulmi	r1, r0, sp
400174f8:	40016af4 	strdmi	r6, [r1], -r4
400174fc:	40016af4 	strdmi	r6, [r1], -r4
40017500:	40016af4 	strdmi	r6, [r1], -r4
40017504:	40016af4 	strdmi	r6, [r1], -r4
40017508:	40016af4 	strdmi	r6, [r1], -r4
4001750c:	40016af4 	strdmi	r6, [r1], -r4
40017510:	40016af4 	strdmi	r6, [r1], -r4
40017514:	40016af4 	strdmi	r6, [r1], -r4
40017518:	40016af4 	strdmi	r6, [r1], -r4
4001751c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017528:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

4001752c <__malloc_av_>:
	...
40017534:	4001752c 	andmi	r7, r1, ip, lsr #10
40017538:	4001752c 	andmi	r7, r1, ip, lsr #10
4001753c:	40017534 	andmi	r7, r1, r4, lsr r5
40017540:	40017534 	andmi	r7, r1, r4, lsr r5
40017544:	4001753c 	andmi	r7, r1, ip, lsr r5
40017548:	4001753c 	andmi	r7, r1, ip, lsr r5
4001754c:	40017544 	andmi	r7, r1, r4, asr #10
40017550:	40017544 	andmi	r7, r1, r4, asr #10
40017554:	4001754c 	andmi	r7, r1, ip, asr #10
40017558:	4001754c 	andmi	r7, r1, ip, asr #10
4001755c:	40017554 	andmi	r7, r1, r4, asr r5
40017560:	40017554 	andmi	r7, r1, r4, asr r5
40017564:	4001755c 	andmi	r7, r1, ip, asr r5
40017568:	4001755c 	andmi	r7, r1, ip, asr r5
4001756c:	40017564 	andmi	r7, r1, r4, ror #10
40017570:	40017564 	andmi	r7, r1, r4, ror #10
40017574:	4001756c 	andmi	r7, r1, ip, ror #10
40017578:	4001756c 	andmi	r7, r1, ip, ror #10
4001757c:	40017574 	andmi	r7, r1, r4, ror r5
40017580:	40017574 	andmi	r7, r1, r4, ror r5
40017584:	4001757c 	andmi	r7, r1, ip, ror r5
40017588:	4001757c 	andmi	r7, r1, ip, ror r5
4001758c:	40017584 	andmi	r7, r1, r4, lsl #11
40017590:	40017584 	andmi	r7, r1, r4, lsl #11
40017594:	4001758c 	andmi	r7, r1, ip, lsl #11
40017598:	4001758c 	andmi	r7, r1, ip, lsl #11
4001759c:	40017594 	mulmi	r1, r4, r5
400175a0:	40017594 	mulmi	r1, r4, r5
400175a4:	4001759c 	mulmi	r1, ip, r5
400175a8:	4001759c 	mulmi	r1, ip, r5
400175ac:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b0:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b4:	400175ac 	andmi	r7, r1, ip, lsr #11
400175b8:	400175ac 	andmi	r7, r1, ip, lsr #11
400175bc:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c0:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c4:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175c8:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175cc:	400175c4 	andmi	r7, r1, r4, asr #11
400175d0:	400175c4 	andmi	r7, r1, r4, asr #11
400175d4:	400175cc 	andmi	r7, r1, ip, asr #11
400175d8:	400175cc 	andmi	r7, r1, ip, asr #11
400175dc:	400175d4 	ldrdmi	r7, [r1], -r4
400175e0:	400175d4 	ldrdmi	r7, [r1], -r4
400175e4:	400175dc 	ldrdmi	r7, [r1], -ip
400175e8:	400175dc 	ldrdmi	r7, [r1], -ip
400175ec:	400175e4 	andmi	r7, r1, r4, ror #11
400175f0:	400175e4 	andmi	r7, r1, r4, ror #11
400175f4:	400175ec 	andmi	r7, r1, ip, ror #11
400175f8:	400175ec 	andmi	r7, r1, ip, ror #11
400175fc:	400175f4 	strdmi	r7, [r1], -r4
40017600:	400175f4 	strdmi	r7, [r1], -r4
40017604:	400175fc 	strdmi	r7, [r1], -ip
40017608:	400175fc 	strdmi	r7, [r1], -ip
4001760c:	40017604 	andmi	r7, r1, r4, lsl #12
40017610:	40017604 	andmi	r7, r1, r4, lsl #12
40017614:	4001760c 	andmi	r7, r1, ip, lsl #12
40017618:	4001760c 	andmi	r7, r1, ip, lsl #12
4001761c:	40017614 	andmi	r7, r1, r4, lsl r6
40017620:	40017614 	andmi	r7, r1, r4, lsl r6
40017624:	4001761c 	andmi	r7, r1, ip, lsl r6
40017628:	4001761c 	andmi	r7, r1, ip, lsl r6
4001762c:	40017624 	andmi	r7, r1, r4, lsr #12
40017630:	40017624 	andmi	r7, r1, r4, lsr #12
40017634:	4001762c 	andmi	r7, r1, ip, lsr #12
40017638:	4001762c 	andmi	r7, r1, ip, lsr #12
4001763c:	40017634 	andmi	r7, r1, r4, lsr r6
40017640:	40017634 	andmi	r7, r1, r4, lsr r6
40017644:	4001763c 	andmi	r7, r1, ip, lsr r6
40017648:	4001763c 	andmi	r7, r1, ip, lsr r6
4001764c:	40017644 	andmi	r7, r1, r4, asr #12
40017650:	40017644 	andmi	r7, r1, r4, asr #12
40017654:	4001764c 	andmi	r7, r1, ip, asr #12
40017658:	4001764c 	andmi	r7, r1, ip, asr #12
4001765c:	40017654 	andmi	r7, r1, r4, asr r6
40017660:	40017654 	andmi	r7, r1, r4, asr r6
40017664:	4001765c 	andmi	r7, r1, ip, asr r6
40017668:	4001765c 	andmi	r7, r1, ip, asr r6
4001766c:	40017664 	andmi	r7, r1, r4, ror #12
40017670:	40017664 	andmi	r7, r1, r4, ror #12
40017674:	4001766c 	andmi	r7, r1, ip, ror #12
40017678:	4001766c 	andmi	r7, r1, ip, ror #12
4001767c:	40017674 	andmi	r7, r1, r4, ror r6
40017680:	40017674 	andmi	r7, r1, r4, ror r6
40017684:	4001767c 	andmi	r7, r1, ip, ror r6
40017688:	4001767c 	andmi	r7, r1, ip, ror r6
4001768c:	40017684 	andmi	r7, r1, r4, lsl #13
40017690:	40017684 	andmi	r7, r1, r4, lsl #13
40017694:	4001768c 	andmi	r7, r1, ip, lsl #13
40017698:	4001768c 	andmi	r7, r1, ip, lsl #13
4001769c:	40017694 	mulmi	r1, r4, r6
400176a0:	40017694 	mulmi	r1, r4, r6
400176a4:	4001769c 	mulmi	r1, ip, r6
400176a8:	4001769c 	mulmi	r1, ip, r6
400176ac:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b0:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b4:	400176ac 	andmi	r7, r1, ip, lsr #13
400176b8:	400176ac 	andmi	r7, r1, ip, lsr #13
400176bc:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c0:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c4:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176c8:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176cc:	400176c4 	andmi	r7, r1, r4, asr #13
400176d0:	400176c4 	andmi	r7, r1, r4, asr #13
400176d4:	400176cc 	andmi	r7, r1, ip, asr #13
400176d8:	400176cc 	andmi	r7, r1, ip, asr #13
400176dc:	400176d4 	ldrdmi	r7, [r1], -r4
400176e0:	400176d4 	ldrdmi	r7, [r1], -r4
400176e4:	400176dc 	ldrdmi	r7, [r1], -ip
400176e8:	400176dc 	ldrdmi	r7, [r1], -ip
400176ec:	400176e4 	andmi	r7, r1, r4, ror #13
400176f0:	400176e4 	andmi	r7, r1, r4, ror #13
400176f4:	400176ec 	andmi	r7, r1, ip, ror #13
400176f8:	400176ec 	andmi	r7, r1, ip, ror #13
400176fc:	400176f4 	strdmi	r7, [r1], -r4
40017700:	400176f4 	strdmi	r7, [r1], -r4
40017704:	400176fc 	strdmi	r7, [r1], -ip
40017708:	400176fc 	strdmi	r7, [r1], -ip
4001770c:	40017704 	andmi	r7, r1, r4, lsl #14
40017710:	40017704 	andmi	r7, r1, r4, lsl #14
40017714:	4001770c 	andmi	r7, r1, ip, lsl #14
40017718:	4001770c 	andmi	r7, r1, ip, lsl #14
4001771c:	40017714 	andmi	r7, r1, r4, lsl r7
40017720:	40017714 	andmi	r7, r1, r4, lsl r7
40017724:	4001771c 	andmi	r7, r1, ip, lsl r7
40017728:	4001771c 	andmi	r7, r1, ip, lsl r7
4001772c:	40017724 	andmi	r7, r1, r4, lsr #14
40017730:	40017724 	andmi	r7, r1, r4, lsr #14
40017734:	4001772c 	andmi	r7, r1, ip, lsr #14
40017738:	4001772c 	andmi	r7, r1, ip, lsr #14
4001773c:	40017734 	andmi	r7, r1, r4, lsr r7
40017740:	40017734 	andmi	r7, r1, r4, lsr r7
40017744:	4001773c 	andmi	r7, r1, ip, lsr r7
40017748:	4001773c 	andmi	r7, r1, ip, lsr r7
4001774c:	40017744 	andmi	r7, r1, r4, asr #14
40017750:	40017744 	andmi	r7, r1, r4, asr #14
40017754:	4001774c 	andmi	r7, r1, ip, asr #14
40017758:	4001774c 	andmi	r7, r1, ip, asr #14
4001775c:	40017754 	andmi	r7, r1, r4, asr r7
40017760:	40017754 	andmi	r7, r1, r4, asr r7
40017764:	4001775c 	andmi	r7, r1, ip, asr r7
40017768:	4001775c 	andmi	r7, r1, ip, asr r7
4001776c:	40017764 	andmi	r7, r1, r4, ror #14
40017770:	40017764 	andmi	r7, r1, r4, ror #14
40017774:	4001776c 	andmi	r7, r1, ip, ror #14
40017778:	4001776c 	andmi	r7, r1, ip, ror #14
4001777c:	40017774 	andmi	r7, r1, r4, ror r7
40017780:	40017774 	andmi	r7, r1, r4, ror r7
40017784:	4001777c 	andmi	r7, r1, ip, ror r7
40017788:	4001777c 	andmi	r7, r1, ip, ror r7
4001778c:	40017784 	andmi	r7, r1, r4, lsl #15
40017790:	40017784 	andmi	r7, r1, r4, lsl #15
40017794:	4001778c 	andmi	r7, r1, ip, lsl #15
40017798:	4001778c 	andmi	r7, r1, ip, lsl #15
4001779c:	40017794 	mulmi	r1, r4, r7
400177a0:	40017794 	mulmi	r1, r4, r7
400177a4:	4001779c 	mulmi	r1, ip, r7
400177a8:	4001779c 	mulmi	r1, ip, r7
400177ac:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b0:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b4:	400177ac 	andmi	r7, r1, ip, lsr #15
400177b8:	400177ac 	andmi	r7, r1, ip, lsr #15
400177bc:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c0:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c4:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177c8:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177cc:	400177c4 	andmi	r7, r1, r4, asr #15
400177d0:	400177c4 	andmi	r7, r1, r4, asr #15
400177d4:	400177cc 	andmi	r7, r1, ip, asr #15
400177d8:	400177cc 	andmi	r7, r1, ip, asr #15
400177dc:	400177d4 	ldrdmi	r7, [r1], -r4
400177e0:	400177d4 	ldrdmi	r7, [r1], -r4
400177e4:	400177dc 	ldrdmi	r7, [r1], -ip
400177e8:	400177dc 	ldrdmi	r7, [r1], -ip
400177ec:	400177e4 	andmi	r7, r1, r4, ror #15
400177f0:	400177e4 	andmi	r7, r1, r4, ror #15
400177f4:	400177ec 	andmi	r7, r1, ip, ror #15
400177f8:	400177ec 	andmi	r7, r1, ip, ror #15
400177fc:	400177f4 	strdmi	r7, [r1], -r4
40017800:	400177f4 	strdmi	r7, [r1], -r4
40017804:	400177fc 	strdmi	r7, [r1], -ip
40017808:	400177fc 	strdmi	r7, [r1], -ip
4001780c:	40017804 	andmi	r7, r1, r4, lsl #16
40017810:	40017804 	andmi	r7, r1, r4, lsl #16
40017814:	4001780c 	andmi	r7, r1, ip, lsl #16
40017818:	4001780c 	andmi	r7, r1, ip, lsl #16
4001781c:	40017814 	andmi	r7, r1, r4, lsl r8
40017820:	40017814 	andmi	r7, r1, r4, lsl r8
40017824:	4001781c 	andmi	r7, r1, ip, lsl r8
40017828:	4001781c 	andmi	r7, r1, ip, lsl r8
4001782c:	40017824 	andmi	r7, r1, r4, lsr #16
40017830:	40017824 	andmi	r7, r1, r4, lsr #16
40017834:	4001782c 	andmi	r7, r1, ip, lsr #16
40017838:	4001782c 	andmi	r7, r1, ip, lsr #16
4001783c:	40017834 	andmi	r7, r1, r4, lsr r8
40017840:	40017834 	andmi	r7, r1, r4, lsr r8
40017844:	4001783c 	andmi	r7, r1, ip, lsr r8
40017848:	4001783c 	andmi	r7, r1, ip, lsr r8
4001784c:	40017844 	andmi	r7, r1, r4, asr #16
40017850:	40017844 	andmi	r7, r1, r4, asr #16
40017854:	4001784c 	andmi	r7, r1, ip, asr #16
40017858:	4001784c 	andmi	r7, r1, ip, asr #16
4001785c:	40017854 	andmi	r7, r1, r4, asr r8
40017860:	40017854 	andmi	r7, r1, r4, asr r8
40017864:	4001785c 	andmi	r7, r1, ip, asr r8
40017868:	4001785c 	andmi	r7, r1, ip, asr r8
4001786c:	40017864 	andmi	r7, r1, r4, ror #16
40017870:	40017864 	andmi	r7, r1, r4, ror #16
40017874:	4001786c 	andmi	r7, r1, ip, ror #16
40017878:	4001786c 	andmi	r7, r1, ip, ror #16
4001787c:	40017874 	andmi	r7, r1, r4, ror r8
40017880:	40017874 	andmi	r7, r1, r4, ror r8
40017884:	4001787c 	andmi	r7, r1, ip, ror r8
40017888:	4001787c 	andmi	r7, r1, ip, ror r8
4001788c:	40017884 	andmi	r7, r1, r4, lsl #17
40017890:	40017884 	andmi	r7, r1, r4, lsl #17
40017894:	4001788c 	andmi	r7, r1, ip, lsl #17
40017898:	4001788c 	andmi	r7, r1, ip, lsl #17
4001789c:	40017894 	mulmi	r1, r4, r8
400178a0:	40017894 	mulmi	r1, r4, r8
400178a4:	4001789c 	mulmi	r1, ip, r8
400178a8:	4001789c 	mulmi	r1, ip, r8
400178ac:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b0:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b4:	400178ac 	andmi	r7, r1, ip, lsr #17
400178b8:	400178ac 	andmi	r7, r1, ip, lsr #17
400178bc:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c0:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c4:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178c8:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178cc:	400178c4 	andmi	r7, r1, r4, asr #17
400178d0:	400178c4 	andmi	r7, r1, r4, asr #17
400178d4:	400178cc 	andmi	r7, r1, ip, asr #17
400178d8:	400178cc 	andmi	r7, r1, ip, asr #17
400178dc:	400178d4 	ldrdmi	r7, [r1], -r4
400178e0:	400178d4 	ldrdmi	r7, [r1], -r4
400178e4:	400178dc 	ldrdmi	r7, [r1], -ip
400178e8:	400178dc 	ldrdmi	r7, [r1], -ip
400178ec:	400178e4 	andmi	r7, r1, r4, ror #17
400178f0:	400178e4 	andmi	r7, r1, r4, ror #17
400178f4:	400178ec 	andmi	r7, r1, ip, ror #17
400178f8:	400178ec 	andmi	r7, r1, ip, ror #17
400178fc:	400178f4 	strdmi	r7, [r1], -r4
40017900:	400178f4 	strdmi	r7, [r1], -r4
40017904:	400178fc 	strdmi	r7, [r1], -ip
40017908:	400178fc 	strdmi	r7, [r1], -ip
4001790c:	40017904 	andmi	r7, r1, r4, lsl #18
40017910:	40017904 	andmi	r7, r1, r4, lsl #18
40017914:	4001790c 	andmi	r7, r1, ip, lsl #18
40017918:	4001790c 	andmi	r7, r1, ip, lsl #18
4001791c:	40017914 	andmi	r7, r1, r4, lsl r9
40017920:	40017914 	andmi	r7, r1, r4, lsl r9
40017924:	4001791c 	andmi	r7, r1, ip, lsl r9
40017928:	4001791c 	andmi	r7, r1, ip, lsl r9
4001792c:	40017924 	andmi	r7, r1, r4, lsr #18
40017930:	40017924 	andmi	r7, r1, r4, lsr #18

40017934 <__malloc_sbrk_base>:
40017934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40017938 <__malloc_trim_threshold>:
40017938:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

40017940 <__ZI_BASE__>:
40017940:	00000000 	andeq	r0, r0, r0

40017944 <sd_rd_buffer_flag>:
40017944:	00000000 	andeq	r0, r0, r0

40017948 <sd_wr_buffer_flag>:
40017948:	00000000 	andeq	r0, r0, r0

4001794c <sd_tr_flag>:
4001794c:	00000000 	andeq	r0, r0, r0

40017950 <sd_command_complete_flag>:
40017950:	00000000 	andeq	r0, r0, r0

40017954 <curAppNum>:
40017954:	00000000 	andeq	r0, r0, r0

40017958 <pLcdFb>:
40017958:	00000000 	andeq	r0, r0, r0

4001795c <ArrWinInfo>:
	...

400179fc <Selected_win>:
400179fc:	00000000 	andeq	r0, r0, r0

40017a00 <Selected_frame>:
	...

40017a08 <Display_frame>:
	...

40017a10 <heap>:
40017a10:	00000000 	andeq	r0, r0, r0

40017a14 <sd_rca>:
40017a14:	00000000 	andeq	r0, r0, r0

40017a18 <_PathLocale>:
40017a18:	00000000 	andeq	r0, r0, r0

40017a1c <__mlocale_changed>:
40017a1c:	00000000 	andeq	r0, r0, r0

40017a20 <__nlocale_changed>:
40017a20:	00000000 	andeq	r0, r0, r0

40017a24 <__malloc_top_pad>:
40017a24:	00000000 	andeq	r0, r0, r0

40017a28 <__malloc_current_mallinfo>:
	...

40017a50 <__malloc_max_sbrked_mem>:
40017a50:	00000000 	andeq	r0, r0, r0

40017a54 <__malloc_max_total_mem>:
40017a54:	00000000 	andeq	r0, r0, r0

40017a58 <__ZI_LIMIT__>:
40017a58:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000158 	andeq	r0, r0, r8, asr r1
      10:	0000aa01 	andeq	sl, r0, r1, lsl #20
      14:	00012b00 	andeq	r2, r1, r0, lsl #22
      18:	00019400 	andeq	r9, r1, r0, lsl #8
      1c:	0003bc40 	andeq	fp, r3, r0, asr #24
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000077 	andeq	r0, r0, r7, ror r0
      2c:	75080102 	strvc	r0, [r8, #-258]	; 0xfffffefe
      30:	02000000 	andeq	r0, r0, #0
      34:	02510502 	subseq	r0, r1, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00003307 	andeq	r3, r0, r7, lsl #6
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	1e070402 	cdpne	4, 0, cr0, cr7, cr2, {0}
      4c:	02000001 	andeq	r0, r0, #1
      50:	02250508 	eoreq	r0, r5, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00011407 	andeq	r1, r1, r7, lsl #8
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	0000022a 	andeq	r0, r0, sl, lsr #4
      64:	11070402 	tstne	r7, r2, lsl #8
      68:	02000002 	andeq	r0, r0, #2
      6c:	01190704 	tsteq	r9, r4, lsl #14
      70:	04040000 	streq	r0, [r4], #-0
      74:	00000078 	andeq	r0, r0, r8, ror r0
      78:	08010205 	stmdaeq	r1, {r0, r2, r9}
      7c:	0000007e 	andeq	r0, r0, lr, ror r0
      80:	00860404 	addeq	r0, r6, r4, lsl #8
      84:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00000233 	andeq	r0, r0, r3, lsr r2
      90:	0194b701 	orrseq	fp, r4, r1, lsl #14
      94:	002c4000 	eoreq	r4, ip, r0
      98:	9c010000 	stcls	0, cr0, [r1], {-0}
      9c:	000000b4 	strheq	r0, [r0], -r4
      a0:	0001b008 	andeq	fp, r1, r8
      a4:	00054d40 	andeq	r4, r5, r0, asr #26
      a8:	50010900 	andpl	r0, r1, r0, lsl #18
      ac:	6ae80305 	bvs	ffa00cc8 <PCB_BASE_APP1+0xbaf00ac8>
      b0:	00004001 	andeq	r4, r0, r1
      b4:	00028b07 	andeq	r8, r2, r7, lsl #22
      b8:	c0c20100 	sbcgt	r0, r2, r0, lsl #2
      bc:	f8400001 			; <UNDEFINED> instruction: 0xf8400001
      c0:	01000000 	mrseq	r0, (UNDEF: 0)
      c4:	0001069c 	muleq	r1, ip, r6
      c8:	6d740a00 	vldmdbvs	r4!, {s1-s0}
      cc:	c4010070 	strgt	r0, [r1], #-112	; 0xffffff90
      d0:	00000106 	andeq	r0, r0, r6, lsl #2
      d4:	0b5c9102 	bleq	17244e4 <STACK_SIZE+0xf244e4>
      d8:	4000029c 	mulmi	r0, ip, r2
      dc:	0000055f 	andeq	r0, r0, pc, asr r5
      e0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
      e8:	01096b08 	tsteq	r9, r8, lsl #22
      ec:	00300150 	eorseq	r0, r0, r0, asr r1
      f0:	0002a808 	andeq	sl, r2, r8, lsl #16
      f4:	00057540 	andeq	r7, r5, r0, asr #10
      f8:	51010900 	tstpl	r1, r0, lsl #18
      fc:	096b0802 	stmdbeq	fp!, {r1, fp}^
     100:	30015001 	andcc	r5, r1, r1
     104:	480c0000 	stmdami	ip, {}	; <UNPREDICTABLE>
     108:	07000000 	streq	r0, [r0, -r0]
     10c:	00000000 	andeq	r0, r0, r0
     110:	02b8d901 	adcseq	sp, r8, #16384	; 0x4000
     114:	005c4000 	subseq	r4, ip, r0
     118:	9c010000 	stcls	0, cr0, [r1], {-0}
     11c:	00000166 	andeq	r0, r0, r6, ror #2
     120:	0002e80b 	andeq	lr, r2, fp, lsl #16
     124:	00055f40 	andeq	r5, r5, r0, asr #30
     128:	00013900 	andeq	r3, r1, r0, lsl #18
     12c:	51010900 	tstpl	r1, r0, lsl #18
     130:	09550802 	ldmdbeq	r5, {r1, fp}^
     134:	30015001 	andcc	r5, r1, r1
     138:	02f40b00 	rscseq	r0, r4, #0, 22
     13c:	05754000 	ldrbeq	r4, [r5, #-0]!
     140:	01520000 	cmpeq	r2, r0
     144:	01090000 	mrseq	r0, (UNDEF: 9)
     148:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     14c:	01500109 	cmpeq	r0, r9, lsl #2
     150:	04080030 	streq	r0, [r8], #-48	; 0xffffffd0
     154:	4d400003 	stclmi	0, cr0, [r0, #-12]
     158:	09000005 	stmdbeq	r0, {r0, r2}
     15c:	03055001 	movweq	r5, #20481	; 0x5001
     160:	40016af8 	strdmi	r6, [r1], -r8
     164:	66070000 	strvs	r0, [r7], -r0
     168:	01000002 	tsteq	r0, r2
     16c:	000314e4 	andeq	r1, r3, r4, ror #9
     170:	00005040 	andeq	r5, r0, r0, asr #32
     174:	c19c0100 	orrsgt	r0, ip, r0, lsl #2
     178:	0b000001 	bleq	184 <NOINT+0xc4>
     17c:	4000033c 	andmi	r0, r0, ip, lsr r3
     180:	0000054d 	andeq	r0, r0, sp, asr #10
     184:	00000192 	muleq	r0, r2, r1
     188:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     18c:	016b0803 	cmneq	fp, r3, lsl #16
     190:	480b0040 	stmdami	fp, {r6}
     194:	5f400003 	svcpl	0x00400003
     198:	ab000005 	blge	1b4 <NOINT+0xf4>
     19c:	09000001 	stmdbeq	r0, {r0}
     1a0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1a4:	50010933 	andpl	r0, r1, r3, lsr r9
     1a8:	08003001 	stmdaeq	r0, {r0, ip, sp}
     1ac:	40000354 	andmi	r0, r0, r4, asr r3
     1b0:	00000575 	andeq	r0, r0, r5, ror r5
     1b4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     1b8:	01093308 	tsteq	r9, r8, lsl #6
     1bc:	00300150 	eorseq	r0, r0, r0, asr r1
     1c0:	002a0700 	eoreq	r0, sl, r0, lsl #14
     1c4:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
     1c8:	40000364 	andmi	r0, r0, r4, ror #6
     1cc:	00000050 	andeq	r0, r0, r0, asr r0
     1d0:	021c9c01 	andseq	r9, ip, #256	; 0x100
     1d4:	8c0b0000 	stchi	0, cr0, [fp], {-0}
     1d8:	4d400003 	stclmi	0, cr0, [r0, #-12]
     1dc:	ed000005 	stc	0, cr0, [r0, #-20]	; 0xffffffec
     1e0:	09000001 	stmdbeq	r0, {r0}
     1e4:	03055001 	movweq	r5, #20481	; 0x5001
     1e8:	40016b18 	andmi	r6, r1, r8, lsl fp
     1ec:	03980b00 	orrseq	r0, r8, #0, 22
     1f0:	055f4000 	ldrbeq	r4, [pc, #-0]	; 1f8 <NOINT+0x138>
     1f4:	02060000 	andeq	r0, r6, #0
     1f8:	01090000 	mrseq	r0, (UNDEF: 9)
     1fc:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
     200:	01500109 	cmpeq	r0, r9, lsl #2
     204:	a4080030 	strge	r0, [r8], #-48	; 0xffffffd0
     208:	75400003 	strbvc	r0, [r0, #-3]
     20c:	09000005 	stmdbeq	r0, {r0, r2}
     210:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     214:	50010934 	andpl	r0, r1, r4, lsr r9
     218:	00003001 	andeq	r3, r0, r1
     21c:	0000b607 	andeq	fp, r0, r7, lsl #12
     220:	b4f90100 	ldrbtlt	r0, [r9], #256	; 0x100
     224:	50400003 	subpl	r0, r0, r3
     228:	01000000 	mrseq	r0, (UNDEF: 0)
     22c:	00026d9c 	muleq	r2, ip, sp
     230:	03e40b00 	mvneq	r0, #0, 22
     234:	055f4000 	ldrbeq	r4, [pc, #-0]	; 23c <NOINT+0x17c>
     238:	024a0000 	subeq	r0, sl, #0
     23c:	01090000 	mrseq	r0, (UNDEF: 9)
     240:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     244:	01500109 	cmpeq	r0, r9, lsl #2
     248:	f00b0030 			; <UNDEFINED> instruction: 0xf00b0030
     24c:	75400003 	strbvc	r0, [r0, #-3]
     250:	63000005 	movwvs	r0, #5
     254:	09000002 	stmdbeq	r0, {r1}
     258:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     25c:	50010945 	andpl	r0, r1, r5, asr #18
     260:	0d003001 	stceq	0, cr3, [r0, #-4]
     264:	400003f4 	strdmi	r0, [r0], -r4
     268:	0000058b 	andeq	r0, r0, fp, lsl #11
     26c:	00670700 	rsbeq	r0, r7, r0, lsl #14
     270:	04010000 	streq	r0, [r1], #-0
     274:	40000404 	andmi	r0, r0, r4, lsl #8
     278:	00000038 	andeq	r0, r0, r8, lsr r0
     27c:	02d89c01 	sbcseq	r9, r8, #256	; 0x100
     280:	a50e0000 	strge	r0, [lr, #-0]
     284:	01000000 	mrseq	r0, (UNDEF: 0)
     288:	00004804 	andeq	r4, r0, r4, lsl #16
     28c:	00000000 	andeq	r0, r0, r0
     290:	0a680e00 	beq	1a03a98 <STACK_SIZE+0x1203a98>
     294:	04010000 	streq	r0, [r1], #-0
     298:	00000048 	andeq	r0, r0, r8, asr #32
     29c:	0000001e 	andeq	r0, r0, lr, lsl r0
     2a0:	0004280b 	andeq	r2, r4, fp, lsl #16
     2a4:	00054d40 	andeq	r4, r5, r0, asr #26
     2a8:	0002c400 	andeq	ip, r2, r0, lsl #8
     2ac:	52010900 	andpl	r0, r1, #0, 18
     2b0:	5101f303 	tstpl	r1, r3, lsl #6
     2b4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     2b8:	01090074 	tsteq	r9, r4, ror r0
     2bc:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
     2c0:	0040016b 	subeq	r0, r0, fp, ror #2
     2c4:	00043808 	andeq	r3, r4, r8, lsl #16
     2c8:	00054d40 	andeq	r4, r5, r0, asr #26
     2cc:	50010900 	andpl	r0, r1, r0, lsl #18
     2d0:	6b4c0305 	blvs	1300eec <STACK_SIZE+0xb00eec>
     2d4:	00004001 	andeq	r4, r0, r1
     2d8:	00004607 	andeq	r4, r0, r7, lsl #12
     2dc:	3c0b0100 	stfccs	f0, [fp], {-0}
     2e0:	74400004 	strbvc	r0, [r0], #-4
     2e4:	01000000 	mrseq	r0, (UNDEF: 0)
     2e8:	0003af9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
     2ec:	00a50e00 	adceq	r0, r5, r0, lsl #28
     2f0:	0b010000 	bleq	402f8 <IRQ_STACK_SIZE+0x382f8>
     2f4:	00000048 	andeq	r0, r0, r8, asr #32
     2f8:	0000004a 	andeq	r0, r0, sl, asr #32
     2fc:	000a680e 	andeq	r6, sl, lr, lsl #16
     300:	480b0100 	stmdami	fp, {r8}
     304:	76000000 	strvc	r0, [r0], -r0
     308:	0f000000 	svceq	0x00000000
     30c:	0d010072 	stceq	0, cr0, [r1, #-456]	; 0xfffffe38
     310:	00000048 	andeq	r0, r0, r8, asr #32
     314:	000000a2 	andeq	r0, r0, r2, lsr #1
     318:	0100640f 	tsteq	r0, pc, lsl #8
     31c:	0000480d 	andeq	r4, r0, sp, lsl #16
     320:	0000d800 	andeq	sp, r0, r0, lsl #16
     324:	00730f00 	rsbseq	r0, r3, r0, lsl #30
     328:	00480d01 	subeq	r0, r8, r1, lsl #26
     32c:	00f10000 	rscseq	r0, r1, r0
     330:	770f0000 	strvc	r0, [pc, -r0]
     334:	480d0100 	stmdami	sp, {r8}
     338:	0a000000 	beq	340 <NOINT+0x280>
     33c:	0f000001 	svceq	0x00000001
     340:	01006473 	tsteq	r0, r3, ror r4
     344:	0000480d 	andeq	r4, r0, sp, lsl #16
     348:	00012300 	andeq	r2, r1, r0, lsl #6
     34c:	04640b00 	strbteq	r0, [r4], #-2816	; 0xfffff500
     350:	054d4000 	strbeq	r4, [sp, #-0]
     354:	03720000 	cmneq	r2, #0
     358:	01090000 	mrseq	r0, (UNDEF: 9)
     35c:	01f30352 	mvnseq	r0, r2, asr r3
     360:	51010951 	tstpl	r1, r1, asr r9
     364:	5001f303 	andpl	pc, r1, r3, lsl #6
     368:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     36c:	016b6803 	cmneq	fp, r3, lsl #16
     370:	680d0040 	stmdavs	sp, {r6}
     374:	96400004 	strbls	r0, [r0], -r4
     378:	0b000005 	bleq	394 <NOINT+0x2d4>
     37c:	40000478 	andmi	r0, r0, r8, ror r4
     380:	0000054d 	andeq	r0, r0, sp, asr #10
     384:	00000392 	muleq	r0, r2, r3
     388:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     38c:	016b8c03 	cmneq	fp, r3, lsl #24
     390:	7c0d0040 	stcvc	0, cr0, [sp], {64}	; 0x40
     394:	a1400004 	cmpge	r0, r4
     398:	08000005 	stmdaeq	r0, {r0, r2}
     39c:	400004a8 	andmi	r0, r0, r8, lsr #9
     3a0:	0000054d 	andeq	r0, r0, sp, asr #10
     3a4:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     3a8:	016ba803 	cmneq	fp, r3, lsl #16
     3ac:	07000040 	streq	r0, [r0, -r0, asr #32]
     3b0:	0000026f 	andeq	r0, r0, pc, ror #4
     3b4:	04b01f01 	ldrteq	r1, [r0], #3841	; 0xf01
     3b8:	00604000 	rsbeq	r4, r0, r0
     3bc:	9c010000 	stcls	0, cr0, [r1], {-0}
     3c0:	0000046c 	andeq	r0, r0, ip, ror #8
     3c4:	0000a50e 	andeq	sl, r0, lr, lsl #10
     3c8:	481f0100 	ldmdami	pc, {r8}	; <UNPREDICTABLE>
     3cc:	52000000 	andpl	r0, r0, #0
     3d0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     3d4:	00000a68 	andeq	r0, r0, r8, ror #20
     3d8:	00481f01 	subeq	r1, r8, r1, lsl #30
     3dc:	017e0000 	cmneq	lr, r0
     3e0:	720f0000 	andvc	r0, pc, #0
     3e4:	48210100 	stmdami	r1!, {r8}
     3e8:	aa000000 	bge	3f0 <NOINT+0x330>
     3ec:	0f000001 	svceq	0x00000001
     3f0:	21010073 	tstcs	r1, r3, ror r0
     3f4:	00000048 	andeq	r0, r0, r8, asr #32
     3f8:	000001c8 	andeq	r0, r0, r8, asr #3
     3fc:	0064730f 	rsbeq	r7, r4, pc, lsl #6
     400:	00482101 	subeq	r2, r8, r1, lsl #2
     404:	01e10000 	mvneq	r0, r0
     408:	d40b0000 	strle	r0, [fp], #-0
     40c:	4d400004 	stclmi	0, cr0, [r0, #-16]
     410:	2f000005 	svccs	0x00000005
     414:	09000004 	stmdbeq	r0, {r2}
     418:	f3035201 	vhsub.u8	d5, d3, d1
     41c:	01095101 	tsteq	r9, r1, lsl #2
     420:	01f30351 	mvnseq	r0, r1, asr r3
     424:	50010950 	andpl	r0, r1, r0, asr r9
     428:	6bf40305 	blvs	ffd01044 <PCB_BASE_APP1+0xbb200e44>
     42c:	0d004001 	stceq	0, cr4, [r0, #-4]
     430:	400004d8 	ldrdmi	r0, [r0], -r8
     434:	000005ac 	andeq	r0, r0, ip, lsr #11
     438:	0004e80b 	andeq	lr, r4, fp, lsl #16
     43c:	00054d40 	andeq	r4, r5, r0, asr #26
     440:	00044f00 	andeq	r4, r4, r0, lsl #30
     444:	50010900 	andpl	r0, r1, r0, lsl #18
     448:	6c180305 	ldcvs	3, cr0, [r8], {5}
     44c:	0d004001 	stceq	0, cr4, [r0, #-4]
     450:	400004ec 	andmi	r0, r0, ip, ror #9
     454:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
     458:	00050c08 	andeq	r0, r5, r8, lsl #24
     45c:	00054d40 	andeq	r4, r5, r0, asr #26
     460:	50010900 	andpl	r0, r1, r0, lsl #18
     464:	6c340305 	ldcvs	3, cr0, [r4], #-20	; 0xffffffec
     468:	00004001 	andeq	r4, r0, r1
     46c:	0000dd07 	andeq	sp, r0, r7, lsl #26
     470:	102e0100 	eorne	r0, lr, r0, lsl #2
     474:	40400005 	submi	r0, r0, r5
     478:	01000000 	mrseq	r0, (UNDEF: 0)
     47c:	0004d79c 	muleq	r4, ip, r7
     480:	00a50e00 	adceq	r0, r5, r0, lsl #28
     484:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     488:	00000048 	andeq	r0, r0, r8, asr #32
     48c:	00000210 	andeq	r0, r0, r0, lsl r2
     490:	000a680e 	andeq	r6, sl, lr, lsl #16
     494:	482e0100 	stmdami	lr!, {r8}
     498:	3c000000 	stccc	0, cr0, [r0], {-0}
     49c:	0b000002 	bleq	4ac <ABORT_STACK_SIZE+0xac>
     4a0:	40000534 	andmi	r0, r0, r4, lsr r5
     4a4:	0000054d 	andeq	r0, r0, sp, asr #10
     4a8:	000004c3 	andeq	r0, r0, r3, asr #9
     4ac:	03520109 	cmpeq	r2, #1073741826	; 0x40000002
     4b0:	095101f3 	ldmdbeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
     4b4:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     4b8:	50010900 	andpl	r0, r1, r0, lsl #18
     4bc:	6c600305 	stclvs	3, cr0, [r0], #-20	; 0xffffffec
     4c0:	10004001 	andne	r4, r0, r1
     4c4:	40000550 	andmi	r0, r0, r0, asr r5
     4c8:	0000054d 	andeq	r0, r0, sp, asr #10
     4cc:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     4d0:	016c8403 	cmneq	ip, r3, lsl #8
     4d4:	11000040 	tstne	r0, r0, asr #32
     4d8:	00000072 	andeq	r0, r0, r2, ror r0
     4dc:	000004e7 	andeq	r0, r0, r7, ror #9
     4e0:	00006412 	andeq	r6, r0, r2, lsl r4
     4e4:	13007700 	movwne	r7, #1792	; 0x700
     4e8:	0000025b 	andeq	r0, r0, fp, asr r2
     4ec:	04d73b01 	ldrbeq	r3, [r7], #2817	; 0xb01
     4f0:	03050000 	movweq	r0, #20480	; 0x5000
     4f4:	40016da0 	andmi	r6, r1, r0, lsr #27
     4f8:	00009613 	andeq	r9, r0, r3, lsl r6
     4fc:	06bc0100 	ldrteq	r0, [ip], r0, lsl #2
     500:	05000001 	streq	r0, [r0, #-1]
     504:	01794003 	cmneq	r9, r3
     508:	02941340 	addseq	r1, r4, #64, 6
     50c:	bd010000 	stclt	0, cr0, [r1, #-0]
     510:	00000106 	andeq	r0, r0, r6, lsl #2
     514:	79500305 	ldmdbvc	r0, {r0, r2, r8, r9}^
     518:	55134001 	ldrpl	r4, [r3, #-1]
     51c:	01000000 	mrseq	r0, (UNDEF: 0)
     520:	000106be 			; <UNDEFINED> instruction: 0x000106be
     524:	44030500 	strmi	r0, [r3], #-1280	; 0xfffffb00
     528:	13400179 	movtne	r0, #377	; 0x179
     52c:	000000c1 	andeq	r0, r0, r1, asr #1
     530:	0106bf01 	tsteq	r6, r1, lsl #30
     534:	03050000 	movweq	r0, #20480	; 0x5000
     538:	40017948 	andmi	r7, r1, r8, asr #18
     53c:	00021a13 	andeq	r1, r2, r3, lsl sl
     540:	06c00100 	strbeq	r0, [r0], r0, lsl #2
     544:	05000001 	streq	r0, [r0, #-1]
     548:	01794c03 	cmneq	r9, r3, lsl #24
     54c:	027e1440 	rsbseq	r1, lr, #64, 8	; 0x40000000
     550:	23020000 	movwcs	r0, #8192	; 0x2000
     554:	0000055f 	andeq	r0, r0, pc, asr r5
     558:	00008015 	andeq	r8, r0, r5, lsl r0
     55c:	14001600 	strne	r1, [r0], #-1536	; 0xfffffa00
     560:	000000fc 	strdeq	r0, [r0], -ip
     564:	05754902 	ldrbeq	r4, [r5, #-2306]!	; 0xfffff6fe
     568:	41150000 	tstmi	r5, r0
     56c:	15000000 	strne	r0, [r0, #-0]
     570:	00000041 	andeq	r0, r0, r1, asr #32
     574:	001c1400 	andseq	r1, ip, r0, lsl #8
     578:	4c020000 	stcmi	0, cr0, [r2], {-0}
     57c:	0000058b 	andeq	r0, r0, fp, lsl #11
     580:	00004115 	andeq	r4, r0, r5, lsl r1
     584:	00411500 	subeq	r1, r1, r0, lsl #10
     588:	17000000 	strne	r0, [r0, -r0]
     58c:	000000d3 	ldrdeq	r0, [r0], -r3
     590:	00410403 	subeq	r0, r1, r3, lsl #8
     594:	83170000 	tsthi	r7, #0
     598:	02000000 	andeq	r0, r0, #0
     59c:	0000482d 	andeq	r4, r0, sp, lsr #16
     5a0:	000a1700 	andeq	r1, sl, r0, lsl #14
     5a4:	2c020000 	stccs	0, cr0, [r2], {-0}
     5a8:	00000048 	andeq	r0, r0, r8, asr #32
     5ac:	0000e917 	andeq	lr, r0, r7, lsl r9
     5b0:	482b0200 	stmdami	fp!, {r9}
     5b4:	17000000 	strne	r0, [r0, -r0]
     5b8:	0000023f 	andeq	r0, r0, pc, lsr r2
     5bc:	00482a02 	subeq	r2, r8, r2, lsl #20
     5c0:	a3000000 	movwge	r0, #0
     5c4:	04000001 	streq	r0, [r0], #-1
     5c8:	00012100 	andeq	r2, r1, r0, lsl #2
     5cc:	58010400 	stmdapl	r1, {sl}
     5d0:	01000001 	tsteq	r0, r1
     5d4:	000002dd 	ldrdeq	r0, [r0], -sp
     5d8:	0000012b 	andeq	r0, r0, fp, lsr #2
     5dc:	40000550 	andmi	r0, r0, r0, asr r5
     5e0:	00000090 	muleq	r0, r0, r0
     5e4:	000000d6 	ldrdeq	r0, [r0], -r6
     5e8:	77060102 	strvc	r0, [r6, -r2, lsl #2]
     5ec:	02000000 	andeq	r0, r0, #0
     5f0:	00750801 	rsbseq	r0, r5, r1, lsl #16
     5f4:	02020000 	andeq	r0, r2, #0
     5f8:	00025105 	andeq	r5, r2, r5, lsl #2
     5fc:	07020200 	streq	r0, [r2, -r0, lsl #4]
     600:	00000033 	andeq	r0, r0, r3, lsr r0
     604:	69050403 	stmdbvs	r5, {r0, r1, sl}
     608:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     60c:	011e0704 	tsteq	lr, r4, lsl #14
     610:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     614:	00022505 	andeq	r2, r2, r5, lsl #10
     618:	07080200 	streq	r0, [r8, -r0, lsl #4]
     61c:	00000114 	andeq	r0, r0, r4, lsl r1
     620:	2a050402 	bcs	141630 <IRQ_STACK_SIZE+0x139630>
     624:	02000002 	andeq	r0, r0, #2
     628:	02110704 	andseq	r0, r1, #4, 14	; 0x100000
     62c:	04020000 	streq	r0, [r2], #-0
     630:	00011907 	andeq	r1, r1, r7, lsl #18
     634:	08010200 	stmdaeq	r1, {r9}
     638:	0000007e 	andeq	r0, r0, lr, ror r0
     63c:	007f0404 	rsbseq	r0, pc, r4, lsl #8
     640:	72050000 	andvc	r0, r5, #0
     644:	06000000 	streq	r0, [r0], -r0
     648:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     64c:	00410601 	subeq	r0, r1, r1, lsl #12
     650:	05500000 	ldrbeq	r0, [r0, #-0]
     654:	00284000 	eoreq	r4, r8, r0
     658:	9c010000 	stcls	0, cr0, [r1], {-0}
     65c:	000000c9 	andeq	r0, r0, r9, asr #1
     660:	0002d607 	andeq	sp, r2, r7, lsl #12
     664:	41080100 	mrsmi	r0, (UNDEF: 24)
     668:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	40000560 	andmi	r0, r0, r0, ror #10
     674:	00000158 	andeq	r0, r0, r8, asr r1
     678:	00057009 	andeq	r7, r5, r9
     67c:	00016340 	andeq	r6, r1, r0, asr #6
     680:	50010a00 	andpl	r0, r1, r0, lsl #20
     684:	6c900305 	ldcvs	3, cr0, [r0], {5}
     688:	00004001 	andeq	r4, r0, r1
     68c:	0000d306 	andeq	sp, r0, r6, lsl #6
     690:	41100100 	tstmi	r0, r0, lsl #2
     694:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     698:	68400005 	stmdavs	r0, {r0, r2}^
     69c:	01000000 	mrseq	r0, (UNDEF: 0)
     6a0:	0001589c 	muleq	r1, ip, r8
     6a4:	02d60700 	sbcseq	r0, r6, #0, 14
     6a8:	12010000 	andne	r0, r1, #0
     6ac:	00000041 	andeq	r0, r0, r1, asr #32
     6b0:	00000292 	muleq	r0, r2, r2
     6b4:	0002f607 	andeq	pc, r2, r7, lsl #12
     6b8:	41140100 	tstmi	r4, r0, lsl #2
     6bc:	bc000000 	stclt	0, cr0, [r0], {-0}
     6c0:	08000002 	stmdaeq	r0, {r1}
     6c4:	40000588 	andmi	r0, r0, r8, lsl #11
     6c8:	00000175 	andeq	r0, r0, r5, ror r1
     6cc:	0005a008 	andeq	sl, r5, r8
     6d0:	00018040 	andeq	r8, r1, r0, asr #32
     6d4:	05a40800 	streq	r0, [r4, #2048]!	; 0x800
     6d8:	01754000 	cmneq	r5, r0
     6dc:	a8080000 	stmdage	r8, {}	; <UNPREDICTABLE>
     6e0:	95400005 	strbls	r0, [r0, #-5]
     6e4:	08000001 	stmdaeq	r0, {r0}
     6e8:	400005b0 			; <UNDEFINED> instruction: 0x400005b0
     6ec:	00000175 	andeq	r0, r0, r5, ror r1
     6f0:	0005d809 	andeq	sp, r5, r9, lsl #16
     6f4:	00016340 	andeq	r6, r1, r0, asr #6
     6f8:	52010a00 	andpl	r0, r1, #0, 20
     6fc:	6ca40313 	stcvs	3, cr0, [r4], #76	; 0x4c
     700:	ac034001 	stcge	0, cr4, [r3], {1}
     704:	7440016c 	strbvc	r0, [r0], #-364	; 0xfffffe94
     708:	28293100 	stmdacs	r9!, {r8, ip, sp}
     70c:	13160001 	tstne	r6, #1
     710:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
     714:	016cb403 	cmneq	ip, r3, lsl #8
     718:	0b000040 	bleq	820 <ABORT_STACK_SIZE+0x420>
     71c:	000002ee 	andeq	r0, r0, lr, ror #5
     720:	00411502 	subeq	r1, r1, r2, lsl #10
     724:	7e0c0000 	cdpvc	0, 0, cr0, cr12, cr0, {0}
     728:	03000002 	movweq	r0, #2
     72c:	00017523 	andeq	r7, r1, r3, lsr #10
     730:	00790d00 	rsbseq	r0, r9, r0, lsl #26
     734:	000e0000 	andeq	r0, lr, r0
     738:	0002bc0b 	andeq	fp, r2, fp, lsl #24
     73c:	41170200 	tstmi	r7, r0, lsl #4
     740:	0f000000 	svceq	0x00000000
     744:	000002c9 	andeq	r0, r0, r9, asr #5
     748:	00411802 	subeq	r1, r1, r2, lsl #16
     74c:	01950000 	orrseq	r0, r5, r0
     750:	410d0000 	mrsmi	r0, (UNDEF: 13)
     754:	00000000 	andeq	r0, r0, r0
     758:	0002ad10 	andeq	sl, r2, r0, lsl sp
     75c:	41160200 	tstmi	r6, r0, lsl #4
     760:	0d000000 	stceq	0, cr0, [r0, #-0]
     764:	00000041 	andeq	r0, r0, r1, asr #32
     768:	023c0000 	eorseq	r0, ip, #0
     76c:	00040000 	andeq	r0, r4, r0
     770:	00000202 	andeq	r0, r0, r2, lsl #4
     774:	01580104 	cmpeq	r8, r4, lsl #2
     778:	45010000 	strmi	r0, [r1, #-0]
     77c:	2b000003 	blcs	790 <ABORT_STACK_SIZE+0x390>
     780:	e0000001 	and	r0, r0, r1
     784:	c0400005 	subgt	r0, r0, r5
     788:	42000000 	andmi	r0, r0, #0
     78c:	02000001 	andeq	r0, r0, #1
     790:	00770601 	rsbseq	r0, r7, r1, lsl #12
     794:	01020000 	mrseq	r0, (UNDEF: 2)
     798:	00007508 	andeq	r7, r0, r8, lsl #10
     79c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     7a0:	00000251 	andeq	r0, r0, r1, asr r2
     7a4:	33070202 	movwcc	r0, #29186	; 0x7202
     7a8:	03000000 	movweq	r0, #0
     7ac:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     7b0:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     7b4:	00011e07 	andeq	r1, r1, r7, lsl #28
     7b8:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     7bc:	00000225 	andeq	r0, r0, r5, lsr #4
     7c0:	14070802 	strne	r0, [r7], #-2050	; 0xfffff7fe
     7c4:	02000001 	andeq	r0, r0, #1
     7c8:	022a0504 	eoreq	r0, sl, #4, 10	; 0x1000000
     7cc:	04020000 	streq	r0, [r2], #-0
     7d0:	00021107 	andeq	r1, r2, r7, lsl #2
     7d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
     7d8:	00000119 	andeq	r0, r0, r9, lsl r1
     7dc:	7e080102 	adfvce	f0, f0, f2
     7e0:	04000000 	streq	r0, [r0], #-0
     7e4:	00007f04 	andeq	r7, r0, r4, lsl #30
     7e8:	00720500 	rsbseq	r0, r2, r0, lsl #10
     7ec:	ee060000 	cdp	0, 0, cr0, cr6, cr0, {0}
     7f0:	01000002 	tsteq	r0, r2
     7f4:	00004110 	andeq	r4, r0, r0, lsl r1
     7f8:	0005e000 	andeq	lr, r5, r0
     7fc:	00002c40 	andeq	r2, r0, r0, asr #24
     800:	b39c0100 	orrslt	r0, ip, #0, 2
     804:	07000000 	streq	r0, [r0, -r0]
     808:	000002d6 	ldrdeq	r0, [r0], -r6
     80c:	00411201 	subeq	r1, r1, r1, lsl #4
     810:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     814:	40000604 	andmi	r0, r0, r4, lsl #12
     818:	000001e2 	andeq	r0, r0, r2, ror #3
     81c:	02ad0600 	adceq	r0, sp, #0, 12
     820:	1a010000 	bne	40828 <IRQ_STACK_SIZE+0x38828>
     824:	00000041 	andeq	r0, r0, r1, asr #32
     828:	4000060c 	andmi	r0, r0, ip, lsl #12
     82c:	00000074 	andeq	r0, r0, r4, ror r0
     830:	01419c01 	cmpeq	r1, r1, lsl #24
     834:	53090000 	movwpl	r0, #36864	; 0x9000
     838:	01000003 	tsteq	r0, r3
     83c:	0000411a 	andeq	r4, r0, sl, lsl r1
     840:	0002ea00 	andeq	lr, r2, r0, lsl #20
     844:	02d60700 	sbcseq	r0, r6, #0, 14
     848:	1c010000 	stcne	0, cr0, [r1], {-0}
     84c:	00000041 	andeq	r0, r0, r1, asr #32
     850:	062c0a00 	strteq	r0, [ip], -r0, lsl #20
     854:	01fd4000 	mvnseq	r4, r0
     858:	01040000 	mrseq	r0, (UNDEF: 4)
     85c:	010b0000 	mrseq	r0, (UNDEF: 11)
     860:	00740251 	rsbseq	r0, r4, r1, asr r2
     864:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     868:	016ce003 	cmneq	ip, r3
     86c:	580a0040 	stmdapl	sl, {r6}
     870:	0f400006 	svceq	0x00400006
     874:	19000002 	stmdbne	r0, {r1}
     878:	0b000001 	bleq	884 <ABORT_STACK_SIZE+0x484>
     87c:	0a035301 	beq	d5488 <IRQ_STACK_SIZE+0xcd488>
     880:	0a001c0e 	beq	78c0 <SVC_STACK_SIZE+0x38c0>
     884:	40000670 	andmi	r0, r0, r0, ror r6
     888:	0000020f 	andeq	r0, r0, pc, lsl #4
     88c:	0000012e 	andeq	r0, r0, lr, lsr #2
     890:	0353010b 	cmpeq	r3, #-1073741822	; 0xc0000002
     894:	001c0e0a 	andseq	r0, ip, sl, lsl #28
     898:	00067408 	andeq	r7, r6, r8, lsl #8
     89c:	00022f40 	andeq	r2, r2, r0, asr #30
     8a0:	06780800 	ldrbteq	r0, [r8], -r0, lsl #16
     8a4:	02364000 	eorseq	r4, r6, #0
     8a8:	0c000000 	stceq	0, cr0, [r0], {-0}
     8ac:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
     8b0:	00412701 	subeq	r2, r1, r1, lsl #14
     8b4:	06800000 	streq	r0, [r0], r0
     8b8:	00104000 	andseq	r4, r0, r0
     8bc:	9c010000 	stcls	0, cr0, [r1], {-0}
     8c0:	0002c906 	andeq	ip, r2, r6, lsl #18
     8c4:	412c0100 	teqmi	ip, r0, lsl #2
     8c8:	90000000 	andls	r0, r0, r0
     8cc:	10400006 	subne	r0, r0, r6
     8d0:	01000000 	mrseq	r0, (UNDEF: 0)
     8d4:	00017d9c 	muleq	r1, ip, sp
     8d8:	756e0d00 	strbvc	r0, [lr, #-3328]!	; 0xfffff300
     8dc:	2c01006d 	stccs	0, cr0, [r1], {109}	; 0x6d
     8e0:	00000041 	andeq	r0, r0, r1, asr #32
     8e4:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
     8e8:	00000309 	andeq	r0, r0, r9, lsl #6
     8ec:	00410901 	subeq	r0, r1, r1, lsl #18
     8f0:	03050000 	movweq	r0, #20480	; 0x5000
     8f4:	40017954 	andmi	r7, r1, r4, asr r9
     8f8:	0000480f 	andeq	r4, r0, pc, lsl #16
     8fc:	00019e00 	andeq	r9, r1, r0, lsl #28
     900:	00641000 	rsbeq	r1, r4, r0
     904:	00010000 	andeq	r0, r1, r0
     908:	6d617211 	sfmvs	f7, 2, [r1, #-68]!	; 0xffffffbc
     90c:	8e0b0100 	adfhie	f0, f3, f0
     910:	05000001 	streq	r0, [r0, #-1]
     914:	016f9003 	cmneq	pc, r3
     918:	03010e40 	movweq	r0, #7744	; 0x1e40
     91c:	0c010000 	stceq	0, cr0, [r1], {-0}
     920:	0000018e 	andeq	r0, r0, lr, lsl #3
     924:	6f880305 	svcvs	0x00880305
     928:	260e4001 	strcs	r4, [lr], -r1
     92c:	01000003 	tsteq	r0, r3
     930:	00018e0d 	andeq	r8, r1, sp, lsl #28
     934:	98030500 	stmdals	r3, {r8, sl}
     938:	0e40016f 	dvfeqsz	f0, f0, #10.0
     93c:	00000313 	andeq	r0, r0, r3, lsl r3
     940:	018e0e01 	orreq	r0, lr, r1, lsl #28
     944:	03050000 	movweq	r0, #20480	; 0x5000
     948:	40016f80 	andmi	r6, r1, r0, lsl #31
     94c:	00031d12 	andeq	r1, r3, r2, lsl sp
     950:	fd310200 	ldc2	2, cr0, [r1, #-0]
     954:	13000001 	movwne	r0, #1
     958:	00000048 	andeq	r0, r0, r8, asr #32
     95c:	00004813 	andeq	r4, r0, r3, lsl r8
     960:	00481300 	subeq	r1, r8, r0, lsl #6
     964:	12000000 	andne	r0, r0, #0
     968:	0000027e 	andeq	r0, r0, lr, ror r2
     96c:	020f2302 	andeq	r2, pc, #134217728	; 0x8000000
     970:	79130000 	ldmdbvc	r3, {}	; <UNPREDICTABLE>
     974:	14000000 	strne	r0, [r0], #-0
     978:	03591200 	cmpeq	r9, #0, 4
     97c:	c4030000 	strgt	r0, [r3], #-0
     980:	0000022f 	andeq	r0, r0, pc, lsr #4
     984:	00004813 	andeq	r4, r0, r3, lsl r8
     988:	00481300 	subeq	r1, r8, r0, lsl #6
     98c:	48130000 	ldmdami	r3, {}	; <UNPREDICTABLE>
     990:	13000000 	movwne	r0, #0
     994:	00000048 	andeq	r0, r0, r8, asr #32
     998:	03311500 	teqeq	r1, #0, 10
     99c:	b1030000 	mrslt	r0, (UNDEF: 3)
     9a0:	00036716 	andeq	r6, r3, r6, lsl r7
     9a4:	14320200 	ldrtne	r0, [r2], #-512	; 0xfffffe00
     9a8:	16210000 	strtne	r0, [r1], -r0
     9ac:	00040000 	andeq	r0, r4, r0
     9b0:	00000336 	andeq	r0, r0, r6, lsr r3
     9b4:	01580104 	cmpeq	r8, r4, lsl #2
     9b8:	fa010000 	blx	409c0 <IRQ_STACK_SIZE+0x389c0>
     9bc:	2b000004 	blcs	9d4 <ABORT_STACK_SIZE+0x5d4>
     9c0:	a0000001 	andge	r0, r0, r1
     9c4:	44400006 	strbmi	r0, [r0], #-6
     9c8:	b4000018 	strlt	r0, [r0], #-24	; 0xffffffe8
     9cc:	02000001 	andeq	r0, r0, #1
     9d0:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
     9d4:	3c015001 	stccc	0, cr5, [r1], {1}
     9d8:	03000000 	movweq	r0, #0
     9dc:	01006170 	tsteq	r0, r0, ror r1
     9e0:	00003c50 	andeq	r3, r0, r0, asr ip
     9e4:	04040000 	streq	r0, [r4], #-0
     9e8:	00011e07 	andeq	r1, r1, r7, lsl #28
     9ec:	04610200 	strbteq	r0, [r1], #-512	; 0xfffffe00
     9f0:	64010000 	strvs	r0, [r1], #-0
     9f4:	00005a01 	andeq	r5, r0, r1, lsl #20
     9f8:	61700300 	cmnvs	r0, r0, lsl #6
     9fc:	3c640100 	stfcce	f0, [r4], #-0
     a00:	00000000 	andeq	r0, r0, r0
     a04:	0003eb02 	andeq	lr, r3, r2, lsl #22
     a08:	017e0100 	cmneq	lr, r0, lsl #2
     a0c:	00000071 	andeq	r0, r0, r1, ror r0
     a10:	00617003 	rsbeq	r7, r1, r3
     a14:	003c7e01 	eorseq	r7, ip, r1, lsl #28
     a18:	02000000 	andeq	r0, r0, #0
     a1c:	00000359 	andeq	r0, r0, r9, asr r3
     a20:	c9019101 	stmdbgt	r1, {r0, r8, ip, pc}
     a24:	05000000 	streq	r0, [r0, #-0]
     a28:	00000440 	andeq	r0, r0, r0, asr #8
     a2c:	003c9101 	eorseq	r9, ip, r1, lsl #2
     a30:	86050000 	strhi	r0, [r5], -r0
     a34:	01000004 	tsteq	r0, r4
     a38:	00003c91 	muleq	r0, r1, ip
     a3c:	05830500 	streq	r0, [r3, #1280]	; 0x500
     a40:	91010000 	mrsls	r0, (UNDEF: 1)
     a44:	0000003c 	andeq	r0, r0, ip, lsr r0
     a48:	00048105 	andeq	r8, r4, r5, lsl #2
     a4c:	3c910100 	ldfccs	f0, [r1], {0}
     a50:	06000000 	streq	r0, [r0], -r0
     a54:	93010069 	movwls	r0, #4201	; 0x1069
     a58:	000000c9 	andeq	r0, r0, r9, asr #1
     a5c:	54547006 	ldrbpl	r7, [r4], #-6
     a60:	d0940100 	addsle	r0, r4, r0, lsl #2
     a64:	07000000 	streq	r0, [r0, -r0]
     a68:	000003e1 	andeq	r0, r0, r1, ror #7
     a6c:	003c9501 	eorseq	r9, ip, r1, lsl #10
     a70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     a74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     a78:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
     a7c:	0000003c 	andeq	r0, r0, ip, lsr r0
     a80:	0005ef0a 	andeq	lr, r5, sl, lsl #30
     a84:	01770100 	cmneq	r7, r0, lsl #2
     a88:	0004330b 	andeq	r3, r4, fp, lsl #6
     a8c:	01410100 	mrseq	r0, (UNDEF: 81)
     a90:	400006a0 	andmi	r0, r0, r0, lsr #13
     a94:	00000844 	andeq	r0, r0, r4, asr #16
     a98:	060d9c01 	streq	r9, [sp], -r1, lsl #24
     a9c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     aa0:	b4000000 	strlt	r0, [r0], #-0
     aa4:	00400006 	subeq	r0, r0, r6
     aa8:	01000000 	mrseq	r0, (UNDEF: 0)
     aac:	01430143 	cmpeq	r3, r3, asr #2
     ab0:	9e0d0000 	cdpls	0, 0, cr0, cr13, cr0, {0}
     ab4:	22000000 	andcs	r0, r0, #0
     ab8:	00930e0c 	addseq	r0, r3, ip, lsl #28
     abc:	0f000000 	svceq	0x00000000
     ac0:	00000088 	andeq	r0, r0, r8, lsl #1
     ac4:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
     ac8:	00007d0e 	andeq	r7, r0, lr, lsl #26
     acc:	00100000 	andseq	r0, r0, r0
     ad0:	11000000 	mrsne	r0, (UNDEF: 0)
     ad4:	000000a9 	andeq	r0, r0, r9, lsr #1
     ad8:	00000316 	andeq	r0, r0, r6, lsl r3
     adc:	0000b211 	andeq	fp, r0, r1, lsl r2
     ae0:	00036500 	andeq	r6, r3, r0, lsl #10
     ae4:	00bd1200 	adcseq	r1, sp, r0, lsl #4
     ae8:	00cd0000 	sbceq	r0, sp, r0
     aec:	00711300 	rsbseq	r1, r1, r0, lsl #6
     af0:	07a00000 	streq	r0, [r0, r0]!
     af4:	00ec4000 	rsceq	r4, ip, r0
     af8:	44010000 	strmi	r0, [r1], #-0
     afc:	00018d01 	andeq	r8, r1, r1, lsl #26
     b00:	009e1400 	addseq	r1, lr, r0, lsl #8
     b04:	93140000 	tstls	r4, #0
     b08:	14000000 	strne	r0, [r0], #-0
     b0c:	00000088 	andeq	r0, r0, r8, lsl #1
     b10:	00007d14 	andeq	r7, r0, r4, lsl sp
     b14:	07a01500 	streq	r1, [r0, r0, lsl #10]!
     b18:	00ec4000 	rsceq	r4, ip, r0
     b1c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     b20:	a0000000 	andge	r0, r0, r0
     b24:	11000003 	tstne	r0, r3
     b28:	000000b2 	strheq	r0, [r0], -r2
     b2c:	000003e3 	andeq	r0, r0, r3, ror #7
     b30:	0000bd16 	andeq	fp, r0, r6, lsl sp
     b34:	0c000000 	stceq	0, cr0, [r0], {-0}
     b38:	00000071 	andeq	r0, r0, r1, ror r0
     b3c:	4000088c 	andmi	r0, r0, ip, lsl #17
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	d3014501 	movwle	r4, #5377	; 0x1501
     b48:	14000001 	strne	r0, [r0], #-1
     b4c:	0000009e 	muleq	r0, lr, r0
     b50:	00009314 	andeq	r9, r0, r4, lsl r3
     b54:	00881400 	addeq	r1, r8, r0, lsl #8
     b58:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     b5c:	10000000 	andne	r0, r0, r0
     b60:	00000018 	andeq	r0, r0, r8, lsl r0
     b64:	0000a911 	andeq	sl, r0, r1, lsl r9
     b68:	00043700 	andeq	r3, r4, r0, lsl #14
     b6c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     b70:	047a0000 	ldrbteq	r0, [sl], #-0
     b74:	bd160000 	ldclt	0, cr0, [r6, #-0]
     b78:	00000000 	andeq	r0, r0, r0
     b7c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     b80:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
     b84:	00384000 	eorseq	r4, r8, r0
     b88:	46010000 	strmi	r0, [r1], -r0
     b8c:	00021901 	andeq	r1, r2, r1, lsl #18
     b90:	009e1400 	addseq	r1, lr, r0, lsl #8
     b94:	93140000 	tstls	r4, #0
     b98:	14000000 	strne	r0, [r0], #-0
     b9c:	00000088 	andeq	r0, r0, r8, lsl #1
     ba0:	00007d14 	andeq	r7, r0, r4, lsl sp
     ba4:	00381000 	eorseq	r1, r8, r0
     ba8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     bac:	a7000000 	strge	r0, [r0, -r0]
     bb0:	11000004 	tstne	r0, r4
     bb4:	000000b2 	strheq	r0, [r0], -r2
     bb8:	000004d2 	ldrdeq	r0, [r0], -r2
     bbc:	0000bd16 	andeq	fp, r0, r6, lsl sp
     bc0:	13000000 	movwne	r0, #0
     bc4:	00000071 	andeq	r0, r0, r1, ror r0
     bc8:	400009b8 			; <UNDEFINED> instruction: 0x400009b8
     bcc:	00000020 	andeq	r0, r0, r0, lsr #32
     bd0:	63014701 	movwvs	r4, #5889	; 0x1701
     bd4:	14000002 	strne	r0, [r0], #-2
     bd8:	0000009e 	muleq	r0, lr, r0
     bdc:	00009314 	andeq	r9, r0, r4, lsl r3
     be0:	00881400 	addeq	r1, r8, r0, lsl #8
     be4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     be8:	15000000 	strne	r0, [r0, #-0]
     bec:	400009b8 			; <UNDEFINED> instruction: 0x400009b8
     bf0:	00000020 	andeq	r0, r0, r0, lsr #32
     bf4:	0000a911 	andeq	sl, r0, r1, lsl r9
     bf8:	0004e500 	andeq	lr, r4, r0, lsl #10
     bfc:	00b21700 	adcseq	r1, r2, r0, lsl #14
     c00:	11040000 	mrsne	r0, (UNDEF: 4)
     c04:	bd164400 	cfldrslt	mvf4, [r6, #-0]
     c08:	00000000 	andeq	r0, r0, r0
     c0c:	00711300 	rsbseq	r1, r1, r0, lsl #6
     c10:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
     c14:	00e84000 	rsceq	r4, r8, r0
     c18:	4a010000 	bmi	40c20 <IRQ_STACK_SIZE+0x38c20>
     c1c:	0002ad01 	andeq	sl, r2, r1, lsl #26
     c20:	009e1400 	addseq	r1, lr, r0, lsl #8
     c24:	93140000 	tstls	r4, #0
     c28:	14000000 	strne	r0, [r0], #-0
     c2c:	00000088 	andeq	r0, r0, r8, lsl #1
     c30:	00007d14 	andeq	r7, r0, r4, lsl sp
     c34:	09d81500 	ldmibeq	r8, {r8, sl, ip}^
     c38:	00e84000 	rsceq	r4, r8, r0
     c3c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     c40:	05000000 	streq	r0, [r0, #-0]
     c44:	11000005 	tstne	r0, r5
     c48:	000000b2 	strheq	r0, [r0], -r2
     c4c:	00000554 	andeq	r0, r0, r4, asr r5
     c50:	0000bd16 	andeq	fp, r0, r6, lsl sp
     c54:	0c000000 	stceq	0, cr0, [r0], {-0}
     c58:	00000071 	andeq	r0, r0, r1, ror r0
     c5c:	40000ac0 	andmi	r0, r0, r0, asr #21
     c60:	00000058 	andeq	r0, r0, r8, asr r0
     c64:	f3015601 	vmax.u8	d5, d1, d1
     c68:	14000002 	strne	r0, [r0], #-2
     c6c:	0000009e 	muleq	r0, lr, r0
     c70:	00009314 	andeq	r9, r0, r4, lsl r3
     c74:	00881400 	addeq	r1, r8, r0, lsl #8
     c78:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     c7c:	10000000 	andne	r0, r0, r0
     c80:	00000058 	andeq	r0, r0, r8, asr r0
     c84:	0000a911 	andeq	sl, r0, r1, lsl r9
     c88:	0005c500 	andeq	ip, r5, r0, lsl #10
     c8c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     c90:	06090000 	streq	r0, [r9], -r0
     c94:	bd160000 	ldclt	0, cr0, [r6, #-0]
     c98:	00000000 	andeq	r0, r0, r0
     c9c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     ca0:	0ac40000 	beq	ff100ca8 <PCB_BASE_APP1+0xba600aa8>
     ca4:	00b04000 	adcseq	r4, r0, r0
     ca8:	4d010000 	stcmi	0, cr0, [r1, #-0]
     cac:	00033901 	andeq	r3, r3, r1, lsl #18
     cb0:	009e1400 	addseq	r1, lr, r0, lsl #8
     cb4:	93140000 	tstls	r4, #0
     cb8:	14000000 	strne	r0, [r0], #-0
     cbc:	00000088 	andeq	r0, r0, r8, lsl #1
     cc0:	00007d14 	andeq	r7, r0, r4, lsl sp
     cc4:	00b01000 	adcseq	r1, r0, r0
     cc8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     ccc:	51000000 	mrspl	r0, (UNDEF: 0)
     cd0:	11000006 	tstne	r0, r6
     cd4:	000000b2 	strheq	r0, [r0], -r2
     cd8:	00000689 	andeq	r0, r0, r9, lsl #13
     cdc:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ce0:	0c000000 	stceq	0, cr0, [r0], {-0}
     ce4:	00000071 	andeq	r0, r0, r1, ror r0
     ce8:	40000ae4 	andmi	r0, r0, r4, ror #21
     cec:	000000f8 	strdeq	r0, [r0], -r8
     cf0:	7f014e01 	svcvc	0x00014e01
     cf4:	14000003 	strne	r0, [r0], #-3
     cf8:	0000009e 	muleq	r0, lr, r0
     cfc:	00009314 	andeq	r9, r0, r4, lsl r3
     d00:	00881400 	addeq	r1, r8, r0, lsl #8
     d04:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     d08:	10000000 	andne	r0, r0, r0
     d0c:	000000f8 	strdeq	r0, [r0], -r8
     d10:	0000a911 	andeq	sl, r0, r1, lsl r9
     d14:	0006d100 	andeq	sp, r6, r0, lsl #2
     d18:	00b21100 	adcseq	r1, r2, r0, lsl #2
     d1c:	06f10000 	ldrbteq	r0, [r1], r0
     d20:	bd160000 	ldclt	0, cr0, [r6, #-0]
     d24:	00000000 	andeq	r0, r0, r0
     d28:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     d2c:	0af40000 	beq	ffd00d34 <PCB_BASE_APP1+0xbb200b34>
     d30:	01384000 	teqeq	r8, r0
     d34:	4f010000 	svcmi	0x00010000
     d38:	0003c501 	andeq	ip, r3, r1, lsl #10
     d3c:	009e1400 	addseq	r1, lr, r0, lsl #8
     d40:	93140000 	tstls	r4, #0
     d44:	14000000 	strne	r0, [r0], #-0
     d48:	00000088 	andeq	r0, r0, r8, lsl #1
     d4c:	00007d14 	andeq	r7, r0, r4, lsl sp
     d50:	01381000 	teqeq	r8, r0
     d54:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     d58:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     d5c:	11000007 	tstne	r0, r7
     d60:	000000b2 	strheq	r0, [r0], -r2
     d64:	00000745 	andeq	r0, r0, r5, asr #14
     d68:	0000bd16 	andeq	fp, r0, r6, lsl sp
     d6c:	0c000000 	stceq	0, cr0, [r0], {-0}
     d70:	00000071 	andeq	r0, r0, r1, ror r0
     d74:	40000b14 	andmi	r0, r0, r4, lsl fp
     d78:	00000180 	andeq	r0, r0, r0, lsl #3
     d7c:	0b015001 	bleq	54d88 <IRQ_STACK_SIZE+0x4cd88>
     d80:	14000004 	strne	r0, [r0], #-4
     d84:	0000009e 	muleq	r0, lr, r0
     d88:	00009314 	andeq	r9, r0, r4, lsl r3
     d8c:	00881400 	addeq	r1, r8, r0, lsl #8
     d90:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     d94:	10000000 	andne	r0, r0, r0
     d98:	00000180 	andeq	r0, r0, r0, lsl #3
     d9c:	0000a911 	andeq	sl, r0, r1, lsl r9
     da0:	00077d00 	andeq	r7, r7, r0, lsl #26
     da4:	00b21100 	adcseq	r1, r2, r0, lsl #2
     da8:	07b50000 	ldreq	r0, [r5, r0]!
     dac:	bd160000 	ldclt	0, cr0, [r6, #-0]
     db0:	00000000 	andeq	r0, r0, r0
     db4:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     db8:	0b380000 	bleq	e00dc0 <STACK_SIZE+0x600dc0>
     dbc:	01c84000 	biceq	r4, r8, r0
     dc0:	51010000 	mrspl	r0, (UNDEF: 1)
     dc4:	00045101 	andeq	r5, r4, r1, lsl #2
     dc8:	009e1400 	addseq	r1, lr, r0, lsl #8
     dcc:	93140000 	tstls	r4, #0
     dd0:	14000000 	strne	r0, [r0], #-0
     dd4:	00000088 	andeq	r0, r0, r8, lsl #1
     dd8:	00007d14 	andeq	r7, r0, r4, lsl sp
     ddc:	01c81000 	biceq	r1, r8, r0
     de0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     de4:	ed000000 	stc	0, cr0, [r0, #-0]
     de8:	11000007 	tstne	r0, r7
     dec:	000000b2 	strheq	r0, [r0], -r2
     df0:	00000825 	andeq	r0, r0, r5, lsr #16
     df4:	0000bd16 	andeq	fp, r0, r6, lsl sp
     df8:	0c000000 	stceq	0, cr0, [r0], {-0}
     dfc:	00000071 	andeq	r0, r0, r1, ror r0
     e00:	40000b3c 	andmi	r0, r0, ip, lsr fp
     e04:	00000218 	andeq	r0, r0, r8, lsl r2
     e08:	97015201 	strls	r5, [r1, -r1, lsl #4]
     e0c:	14000004 	strne	r0, [r0], #-4
     e10:	0000009e 	muleq	r0, lr, r0
     e14:	00009314 	andeq	r9, r0, r4, lsl r3
     e18:	00881400 	addeq	r1, r8, r0, lsl #8
     e1c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     e20:	10000000 	andne	r0, r0, r0
     e24:	00000218 	andeq	r0, r0, r8, lsl r2
     e28:	0000a911 	andeq	sl, r0, r1, lsl r9
     e2c:	00085d00 	andeq	r5, r8, r0, lsl #26
     e30:	00b21100 	adcseq	r1, r2, r0, lsl #2
     e34:	08a10000 	stmiaeq	r1!, {}	; <UNPREDICTABLE>
     e38:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e3c:	00000000 	andeq	r0, r0, r0
     e40:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     e44:	0b7c0000 	bleq	1f00e4c <STACK_SIZE+0x1700e4c>
     e48:	02704000 	rsbseq	r4, r0, #0
     e4c:	53010000 	movwpl	r0, #4096	; 0x1000
     e50:	0004da01 	andeq	sp, r4, r1, lsl #20
     e54:	009e1400 	addseq	r1, lr, r0, lsl #8
     e58:	93140000 	tstls	r4, #0
     e5c:	14000000 	strne	r0, [r0], #-0
     e60:	00000088 	andeq	r0, r0, r8, lsl #1
     e64:	00007d14 	andeq	r7, r0, r4, lsl sp
     e68:	02701000 	rsbseq	r1, r0, #0
     e6c:	a9120000 	ldmdbge	r2, {}	; <UNPREDICTABLE>
     e70:	04000000 	streq	r0, [r0], #-0
     e74:	0000b217 	andeq	fp, r0, r7, lsl r2
     e78:	00133000 	andseq	r3, r3, r0
     e7c:	00bd1644 	adcseq	r1, sp, r4, asr #12
     e80:	00000000 	andeq	r0, r0, r0
     e84:	0000710c 	andeq	r7, r0, ip, lsl #2
     e88:	000bac00 	andeq	sl, fp, r0, lsl #24
     e8c:	0002d840 	andeq	sp, r2, r0, asr #16
     e90:	01540100 	cmpeq	r4, r0, lsl #2
     e94:	00000520 	andeq	r0, r0, r0, lsr #10
     e98:	00009e14 	andeq	r9, r0, r4, lsl lr
     e9c:	00931400 	addseq	r1, r3, r0, lsl #8
     ea0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     ea4:	14000000 	strne	r0, [r0], #-0
     ea8:	0000007d 	andeq	r0, r0, sp, ror r0
     eac:	0002d810 	andeq	sp, r2, r0, lsl r8
     eb0:	00a91100 	adceq	r1, r9, r0, lsl #2
     eb4:	08e90000 	stmiaeq	r9!, {}^	; <UNPREDICTABLE>
     eb8:	b2110000 	andslt	r0, r1, #0
     ebc:	21000000 	mrscs	r0, (UNDEF: 0)
     ec0:	16000009 	strne	r0, [r0], -r9
     ec4:	000000bd 	strheq	r0, [r0], -sp
     ec8:	710c0000 	mrsvc	r0, (UNDEF: 12)
     ecc:	34000000 	strcc	r0, [r0], #-0
     ed0:	3840000c 	stmdacc	r0, {r2, r3}^
     ed4:	01000003 	tsteq	r0, r3
     ed8:	05660155 	strbeq	r0, [r6, #-341]!	; 0xfffffeab
     edc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     ee0:	14000000 	strne	r0, [r0], #-0
     ee4:	00000093 	muleq	r0, r3, r0
     ee8:	00008814 	andeq	r8, r0, r4, lsl r8
     eec:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ef0:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     ef4:	11000003 	tstne	r0, r3
     ef8:	000000a9 	andeq	r0, r0, r9, lsr #1
     efc:	00000959 	andeq	r0, r0, r9, asr r9
     f00:	0000b211 	andeq	fp, r0, r1, lsl r2
     f04:	00099d00 	andeq	r9, r9, r0, lsl #26
     f08:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     f0c:	00000000 	andeq	r0, r0, r0
     f10:	00007113 	andeq	r7, r0, r3, lsl r1
     f14:	000ccc00 	andeq	ip, ip, r0, lsl #24
     f18:	00011440 	andeq	r1, r1, r0, asr #8
     f1c:	01580100 	cmpeq	r8, r0, lsl #2
     f20:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     f24:	00009e14 	andeq	r9, r0, r4, lsl lr
     f28:	00931400 	addseq	r1, r3, r0, lsl #8
     f2c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     f30:	14000000 	strne	r0, [r0], #-0
     f34:	0000007d 	andeq	r0, r0, sp, ror r0
     f38:	000ccc15 	andeq	ip, ip, r5, lsl ip
     f3c:	00011440 	andeq	r1, r1, r0, asr #8
     f40:	00a91100 	adceq	r1, r9, r0, lsl #2
     f44:	09e50000 	stmibeq	r5!, {}^	; <UNPREDICTABLE>
     f48:	b2110000 	andslt	r0, r1, #0
     f4c:	34000000 	strcc	r0, [r0], #-0
     f50:	1600000a 	strne	r0, [r0], -sl
     f54:	000000bd 	strheq	r0, [r0], -sp
     f58:	71130000 	tstvc	r3, r0
     f5c:	e0000000 	and	r0, r0, r0
     f60:	e440000d 	strb	r0, [r0], #-13
     f64:	01000000 	mrseq	r0, (UNDEF: 0)
     f68:	05fa0159 	ldrbeq	r0, [sl, #345]!	; 0x159
     f6c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     f70:	14000000 	strne	r0, [r0], #-0
     f74:	00000093 	muleq	r0, r3, r0
     f78:	00008814 	andeq	r8, r0, r4, lsl r8
     f7c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     f80:	e0150000 	ands	r0, r5, r0
     f84:	e440000d 	strb	r0, [r0], #-13
     f88:	11000000 	mrsne	r0, (UNDEF: 0)
     f8c:	000000a9 	andeq	r0, r0, r9, lsr #1
     f90:	00000aa5 	andeq	r0, r0, r5, lsr #21
     f94:	0000b211 	andeq	fp, r0, r1, lsl r2
     f98:	000ae800 	andeq	lr, sl, r0, lsl #16
     f9c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	000ed018 	andeq	sp, lr, r8, lsl r0
     fa8:	00151c40 	andseq	r1, r5, r0, asr #24
     fac:	0ee41900 	cdpeq	9, 14, cr1, cr4, cr0, {0}
     fb0:	152d4000 	strne	r4, [sp, #-0]!
     fb4:	1a000000 	bne	fbc <ABORT_STACK_SIZE+0xbbc>
     fb8:	000003a3 	andeq	r0, r0, r3, lsr #7
     fbc:	003c0601 	eorseq	r0, ip, r1, lsl #12
     fc0:	3c010000 	stccc	0, cr0, [r1], {-0}
     fc4:	03000006 	movweq	r0, #6
     fc8:	01006176 	tsteq	r0, r6, ror r1
     fcc:	00003c06 	andeq	r3, r0, r6, lsl #24
     fd0:	0a680500 	beq	1a023d8 <STACK_SIZE+0x12023d8>
     fd4:	06010000 	streq	r0, [r1], -r0
     fd8:	000000c9 	andeq	r0, r0, r9, asr #1
     fdc:	01007206 	tsteq	r0, r6, lsl #4
     fe0:	00003c08 	andeq	r3, r0, r8, lsl #24
     fe4:	0d1b0000 	ldceq	0, cr0, [fp, #-0]
     fe8:	e4000006 	str	r0, [r0], #-6
     fec:	8040000e 	subhi	r0, r0, lr
     ff0:	01000000 	mrseq	r0, (UNDEF: 0)
     ff4:	00068f9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
     ff8:	061d1c00 	ldreq	r1, [sp], -r0, lsl #24
     ffc:	0b150000 	bleq	541004 <IRQ_STACK_SIZE+0x539004>
    1000:	271c0000 	ldrcs	r0, [ip, -r0]
    1004:	99000006 	stmdbls	r0, {r1, r2}
    1008:	1100000b 	tstne	r0, fp
    100c:	00000632 	andeq	r0, r0, r2, lsr r6
    1010:	00000c10 	andeq	r0, r0, r0, lsl ip
    1014:	000f1418 	andeq	r1, pc, r8, lsl r4	; <UNPREDICTABLE>
    1018:	00153e40 	andseq	r3, r5, r0, asr #28
    101c:	0f301800 	svceq	0x00301800
    1020:	15534000 	ldrbne	r4, [r3, #-0]
    1024:	50180000 	andspl	r0, r8, r0
    1028:	6840000f 	stmdavs	r0, {r0, r1, r2, r3}^
    102c:	18000015 	stmdane	r0, {r0, r2, r4}
    1030:	40000f58 	andmi	r0, r0, r8, asr pc
    1034:	0000157d 	andeq	r1, r0, sp, ror r5
    1038:	065f1d00 	ldrbeq	r1, [pc], -r0, lsl #26
    103c:	16010000 	strne	r0, [r1], -r0
    1040:	40000f64 	andmi	r0, r0, r4, ror #30
    1044:	00000088 	andeq	r0, r0, r8, lsl #1
    1048:	07399c01 	ldreq	r9, [r9, -r1, lsl #24]!
    104c:	761e0000 	ldrvc	r0, [lr], -r0
    1050:	16010061 	strne	r0, [r1], -r1, rrx
    1054:	0000003c 	andeq	r0, r0, ip, lsr r0
    1058:	00000c80 	andeq	r0, r0, r0, lsl #25
    105c:	000a681f 	andeq	r6, sl, pc, lsl r8
    1060:	c9160100 	ldmdbgt	r6, {r8}
    1064:	04000000 	streq	r0, [r0], #-0
    1068:	0600000d 	streq	r0, [r0], -sp
    106c:	18010072 	stmdane	r1, {r1, r4, r5, r6}
    1070:	0000003c 	andeq	r0, r0, ip, lsr r0
    1074:	00060d20 	andeq	r0, r6, r0, lsr #26
    1078:	000f7400 	andeq	r7, pc, r0, lsl #8
    107c:	00037040 	andeq	r7, r3, r0, asr #32
    1080:	23180100 	tstcs	r8, #0, 2
    1084:	1c000007 	stcne	0, cr0, [r0], {7}
    1088:	00000627 	andeq	r0, r0, r7, lsr #12
    108c:	00000d7b 	andeq	r0, r0, fp, ror sp
    1090:	00061d1c 	andeq	r1, r6, ip, lsl sp
    1094:	000df200 	andeq	pc, sp, r0, lsl #4
    1098:	03701000 	cmneq	r0, #0
    109c:	32110000 	andscc	r0, r1, #0
    10a0:	76000006 	strvc	r0, [r0], -r6
    10a4:	1800000e 	stmdane	r0, {r1, r2, r3}
    10a8:	40000f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
    10ac:	0000153e 	andeq	r1, r0, lr, lsr r5
    10b0:	000fd018 	andeq	sp, pc, r8, lsl r0	; <UNPREDICTABLE>
    10b4:	00155340 	andseq	r5, r5, r0, asr #6
    10b8:	0fd81800 	svceq	0x00d81800
    10bc:	157d4000 	ldrbne	r4, [sp, #-0]!
    10c0:	e0180000 	ands	r0, r8, r0
    10c4:	6840000f 	stmdavs	r0, {r0, r1, r2, r3}^
    10c8:	00000015 	andeq	r0, r0, r5, lsl r0
    10cc:	00252100 	eoreq	r2, r5, r0, lsl #2
    10d0:	0fb00000 	svceq	0x00b00000
    10d4:	001c4000 	andseq	r4, ip, r0
    10d8:	1b010000 	blne	410e0 <IRQ_STACK_SIZE+0x390e0>
    10dc:	00003114 	andeq	r3, r0, r4, lsl r1
    10e0:	1d000000 	stcne	0, cr0, [r0, #-0]
    10e4:	000006a3 	andeq	r0, r0, r3, lsr #13
    10e8:	0fec1e01 	svceq	0x00ec1e01
    10ec:	00884000 	addeq	r4, r8, r0
    10f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    10f4:	000007e3 	andeq	r0, r0, r3, ror #15
    10f8:	0061761e 	rsbeq	r7, r1, lr, lsl r6
    10fc:	003c1e01 	eorseq	r1, ip, r1, lsl #28
    1100:	0ee60000 	cdpeq	0, 14, cr0, cr6, cr0, {0}
    1104:	681f0000 	ldmdavs	pc, {}	; <UNPREDICTABLE>
    1108:	0100000a 	tsteq	r0, sl
    110c:	0000c91e 	andeq	ip, r0, lr, lsl r9
    1110:	000f6a00 	andeq	r6, pc, r0, lsl #20
    1114:	00720600 	rsbseq	r0, r2, r0, lsl #12
    1118:	003c2001 	eorseq	r2, ip, r1
    111c:	0d200000 	stceq	0, cr0, [r0, #-0]
    1120:	fc000006 	stc2	0, cr0, [r0], {6}
    1124:	8840000f 	stmdahi	r0, {r0, r1, r2, r3}^
    1128:	01000003 	tsteq	r0, r3
    112c:	0007cd20 	andeq	ip, r7, r0, lsr #26
    1130:	06271c00 	strteq	r1, [r7], -r0, lsl #24
    1134:	0fe10000 	svceq	0x00e10000
    1138:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
    113c:	58000006 	stmdapl	r0, {r1, r2}
    1140:	10000010 	andne	r0, r0, r0, lsl r0
    1144:	00000388 	andeq	r0, r0, r8, lsl #7
    1148:	00063211 	andeq	r3, r6, r1, lsl r2
    114c:	0010dc00 	andseq	sp, r0, r0, lsl #24
    1150:	101c1800 	andsne	r1, ip, r0, lsl #16
    1154:	153e4000 	ldrne	r4, [lr, #-0]!
    1158:	58180000 	ldmdapl	r8, {}	; <UNPREDICTABLE>
    115c:	53400010 	movtpl	r0, #16
    1160:	18000015 	stmdane	r0, {r0, r2, r4}
    1164:	40001060 	andmi	r1, r0, r0, rrx
    1168:	0000157d 	andeq	r1, r0, sp, ror r5
    116c:	00106818 	andseq	r6, r0, r8, lsl r8
    1170:	00156840 	andseq	r6, r5, r0, asr #16
    1174:	21000000 	mrscs	r0, (UNDEF: 0)
    1178:	00000043 	andeq	r0, r0, r3, asr #32
    117c:	40001038 	andmi	r1, r0, r8, lsr r0
    1180:	0000001c 	andeq	r0, r0, ip, lsl r0
    1184:	4f142301 	svcmi	0x00142301
    1188:	00000000 	andeq	r0, r0, r0
    118c:	04a41d00 	strteq	r1, [r4], #3328	; 0xd00
    1190:	26010000 	strcs	r0, [r1], -r0
    1194:	40001074 	andmi	r1, r0, r4, ror r0
    1198:	00000088 	andeq	r0, r0, r8, lsl #1
    119c:	088d9c01 	stmeq	sp, {r0, sl, fp, ip, pc}
    11a0:	761e0000 	ldrvc	r0, [lr], -r0
    11a4:	26010061 	strcs	r0, [r1], -r1, rrx
    11a8:	0000003c 	andeq	r0, r0, ip, lsr r0
    11ac:	0000114c 	andeq	r1, r0, ip, asr #2
    11b0:	000a681f 	andeq	r6, sl, pc, lsl r8
    11b4:	c9260100 	stmdbgt	r6!, {r8}
    11b8:	d0000000 	andle	r0, r0, r0
    11bc:	06000011 			; <UNDEFINED> instruction: 0x06000011
    11c0:	28010072 	stmdacs	r1, {r1, r4, r5, r6}
    11c4:	0000003c 	andeq	r0, r0, ip, lsr r0
    11c8:	00060d20 	andeq	r0, r6, r0, lsr #26
    11cc:	00108400 	andseq	r8, r0, r0, lsl #8
    11d0:	0003a040 	andeq	sl, r3, r0, asr #32
    11d4:	77280100 	strvc	r0, [r8, -r0, lsl #2]!
    11d8:	1c000008 	stcne	0, cr0, [r0], {8}
    11dc:	00000627 	andeq	r0, r0, r7, lsr #12
    11e0:	00001247 	andeq	r1, r0, r7, asr #4
    11e4:	00061d1c 	andeq	r1, r6, ip, lsl sp
    11e8:	0012be00 	andseq	fp, r2, r0, lsl #28
    11ec:	03a01000 	moveq	r1, #0
    11f0:	32110000 	andscc	r0, r1, #0
    11f4:	42000006 	andmi	r0, r0, #6
    11f8:	18000013 	stmdane	r0, {r0, r1, r4}
    11fc:	400010a4 	andmi	r1, r0, r4, lsr #1
    1200:	0000153e 	andeq	r1, r0, lr, lsr r5
    1204:	0010e018 	andseq	lr, r0, r8, lsl r0
    1208:	00155340 	andseq	r5, r5, r0, asr #6
    120c:	10e81800 	rscne	r1, r8, r0, lsl #16
    1210:	157d4000 	ldrbne	r4, [sp, #-0]!
    1214:	f0180000 			; <UNDEFINED> instruction: 0xf0180000
    1218:	68400010 	stmdavs	r0, {r4}^
    121c:	00000015 	andeq	r0, r0, r5, lsl r0
    1220:	005a2100 	subseq	r2, sl, r0, lsl #2
    1224:	10c00000 	sbcne	r0, r0, r0
    1228:	001c4000 	andseq	r4, ip, r0
    122c:	2b010000 	blcs	41234 <IRQ_STACK_SIZE+0x39234>
    1230:	00006614 	andeq	r6, r0, r4, lsl r6
    1234:	0a000000 	beq	123c <ABORT_STACK_SIZE+0xe3c>
    1238:	000003b1 			; <UNDEFINED> instruction: 0x000003b1
    123c:	1b012e01 	blne	4ca48 <IRQ_STACK_SIZE+0x44a48>
    1240:	0000088d 	andeq	r0, r0, sp, lsl #17
    1244:	400010fc 	strdmi	r1, [r0], -ip
    1248:	0000005c 	andeq	r0, r0, ip, asr r0
    124c:	09159c01 	ldmdbeq	r5, {r0, sl, fp, ip, pc}
    1250:	20220000 	eorcs	r0, r2, r0
    1254:	92400011 	subls	r0, r0, #17
    1258:	ca000015 	bgt	12b4 <ABORT_STACK_SIZE+0xeb4>
    125c:	23000008 	movwcs	r0, #8
    1260:	0a035201 	beq	d5a6c <IRQ_STACK_SIZE+0xcda6c>
    1264:	01230120 	teqeq	r3, r0, lsr #2
    1268:	100a0351 	andne	r0, sl, r1, asr r3
    126c:	50012301 	andpl	r2, r1, r1, lsl #6
    1270:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1274:	00113822 	andseq	r3, r1, r2, lsr #16
    1278:	00159240 	andseq	r9, r5, r0, asr #4
    127c:	0008e800 	andeq	lr, r8, r0, lsl #16
    1280:	53012300 	movwpl	r2, #4864	; 0x1300
    1284:	01233001 	teqeq	r3, r1
    1288:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    128c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1290:	4c2200e9 	stcmi	0, cr0, [r2], #-932	; 0xfffffc5c
    1294:	92400011 	subls	r0, r0, #17
    1298:	0b000015 	bleq	12f4 <ABORT_STACK_SIZE+0xef4>
    129c:	23000009 	movwcs	r0, #9
    12a0:	30015301 	andcc	r5, r1, r1, lsl #6
    12a4:	01520123 	cmpeq	r2, r3, lsr #2
    12a8:	51012330 	tstpl	r1, r0, lsr r3
    12ac:	01233101 	teqeq	r3, r1, lsl #2
    12b0:	eb090250 	bl	241bf8 <IRQ_STACK_SIZE+0x239bf8>
    12b4:	11581900 	cmpne	r8, r0, lsl #18
    12b8:	15b24000 	ldrne	r4, [r2, #0]!
    12bc:	0a000000 	beq	12c4 <ABORT_STACK_SIZE+0xec4>
    12c0:	000004ee 	andeq	r0, r0, lr, ror #9
    12c4:	1b013e01 	blne	50ad0 <IRQ_STACK_SIZE+0x48ad0>
    12c8:	00000915 	andeq	r0, r0, r5, lsl r9
    12cc:	40001158 	andmi	r1, r0, r8, asr r1
    12d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    12d4:	09599c01 	ldmdbeq	r9, {r0, sl, fp, ip, pc}^
    12d8:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
    12dc:	b9400011 	stmdblt	r0, {r0, r4}^
    12e0:	24000015 	strcs	r0, [r0], #-21	; 0xffffffeb
    12e4:	40001184 	andmi	r1, r0, r4, lsl #3
    12e8:	00001592 	muleq	r0, r2, r5
    12ec:	01530123 	cmpeq	r3, r3, lsr #2
    12f0:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    12f4:	01233001 	teqeq	r3, r1
    12f8:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    12fc:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1300:	250000eb 	strcs	r0, [r0, #-235]	; 0xffffff15
    1304:	0000046e 	andeq	r0, r0, lr, ror #8
    1308:	11844901 	orrne	r4, r4, r1, lsl #18
    130c:	00304000 	eorseq	r4, r0, r0
    1310:	9c010000 	stcls	0, cr0, [r1], {-0}
    1314:	0000251b 	andeq	r2, r0, fp, lsl r5
    1318:	0011b400 	andseq	fp, r1, r0, lsl #8
    131c:	00001c40 	andeq	r1, r0, r0, asr #24
    1320:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    1324:	1c000009 	stcne	0, cr0, [r0], {9}
    1328:	00000031 	andeq	r0, r0, r1, lsr r0
    132c:	000013b2 			; <UNDEFINED> instruction: 0x000013b2
    1330:	05dc1d00 	ldrbeq	r1, [ip, #3328]	; 0xd00
    1334:	56010000 	strpl	r0, [r1], -r0
    1338:	400011d0 	ldrdmi	r1, [r0], -r0
    133c:	00000034 	andeq	r0, r0, r4, lsr r0
    1340:	09ac9c01 	stmibeq	ip!, {r0, sl, fp, ip, pc}
    1344:	771e0000 	ldrvc	r0, [lr, -r0]
    1348:	01007961 	tsteq	r0, r1, ror #18
    134c:	00003c56 	andeq	r3, r0, r6, asr ip
    1350:	0013d300 	andseq	sp, r3, r0, lsl #6
    1354:	1e250000 	cdpne	0, 2, cr0, cr5, cr0, {0}
    1358:	01000006 	tsteq	r0, r6
    135c:	0012045d 	andseq	r0, r2, sp, asr r4
    1360:	00003040 	andeq	r3, r0, r0, asr #32
    1364:	1b9c0100 	blne	fe70176c <PCB_BASE_APP1+0xb9c0156c>
    1368:	00000043 	andeq	r0, r0, r3, asr #32
    136c:	40001234 	andmi	r1, r0, r4, lsr r2
    1370:	0000001c 	andeq	r0, r0, ip, lsl r0
    1374:	09da9c01 	ldmibeq	sl, {r0, sl, fp, ip, pc}^
    1378:	4f1c0000 	svcmi	0x001c0000
    137c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1380:	00000013 	andeq	r0, r0, r3, lsl r0
    1384:	00058c1d 	andeq	r8, r5, sp, lsl ip
    1388:	506a0100 	rsbpl	r0, sl, r0, lsl #2
    138c:	20400012 	subcs	r0, r0, r2, lsl r0
    1390:	01000000 	mrseq	r0, (UNDEF: 0)
    1394:	000a0e9c 	muleq	sl, ip, lr
    1398:	65731e00 	ldrbvs	r1, [r3, #-3584]!	; 0xfffff200
    139c:	6a010074 	bvs	41574 <IRQ_STACK_SIZE+0x39574>
    13a0:	0000003c 	andeq	r0, r0, ip, lsr r0
    13a4:	00001415 	andeq	r1, r0, r5, lsl r4
    13a8:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    13ac:	3c6a0100 	stfcce	f0, [sl], #-0
    13b0:	36000000 	strcc	r0, [r0], -r0
    13b4:	00000014 	andeq	r0, r0, r4, lsl r0
    13b8:	00053e1d 	andeq	r3, r5, sp, lsl lr
    13bc:	70700100 	rsbsvc	r0, r0, r0, lsl #2
    13c0:	34400012 	strbcc	r0, [r0], #-18	; 0xffffffee
    13c4:	01000000 	mrseq	r0, (UNDEF: 0)
    13c8:	000a339c 	muleq	sl, ip, r3
    13cc:	61771e00 	cmnvs	r7, r0, lsl #28
    13d0:	70010079 	andvc	r0, r1, r9, ror r0
    13d4:	0000003c 	andeq	r0, r0, ip, lsr r0
    13d8:	00001457 	andeq	r1, r0, r7, asr r4
    13dc:	00d62600 	sbcseq	r2, r6, r0, lsl #12
    13e0:	12a40000 	adcne	r0, r4, #0
    13e4:	00304000 	eorseq	r4, r0, r0
    13e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    13ec:	00005a1b 	andeq	r5, r0, fp, lsl sl
    13f0:	0012d400 	andseq	sp, r2, r0, lsl #8
    13f4:	00001c40 	andeq	r1, r0, r0, asr #24
    13f8:	5f9c0100 	svcpl	0x009c0100
    13fc:	1c00000a 	stcne	0, cr0, [r0], {10}
    1400:	00000066 	andeq	r0, r0, r6, rrx
    1404:	00001478 	andeq	r1, r0, r8, ror r4
    1408:	036f1d00 	cmneq	pc, #0, 26
    140c:	84010000 	strhi	r0, [r1], #-0
    1410:	400012f0 	strdmi	r1, [r0], -r0
    1414:	00000020 	andeq	r0, r0, r0, lsr #32
    1418:	0a939c01 	beq	fe4e8424 <PCB_BASE_APP1+0xb99e8224>
    141c:	731e0000 	tstvc	lr, #0
    1420:	01007465 	tsteq	r0, r5, ror #8
    1424:	00003c84 	andeq	r3, r0, r4, lsl #25
    1428:	00149900 	andseq	r9, r4, r0, lsl #18
    142c:	61771e00 	cmnvs	r7, r0, lsl #28
    1430:	84010079 	strhi	r0, [r1], #-121	; 0xffffff87
    1434:	0000003c 	andeq	r0, r0, ip, lsr r0
    1438:	000014ba 			; <UNDEFINED> instruction: 0x000014ba
    143c:	05681d00 	strbeq	r1, [r8, #-3328]!	; 0xfffff300
    1440:	8a010000 	bhi	41448 <IRQ_STACK_SIZE+0x39448>
    1444:	40001310 	andmi	r1, r0, r0, lsl r3
    1448:	00000034 	andeq	r0, r0, r4, lsr r0
    144c:	0ab89c01 	beq	fee28458 <PCB_BASE_APP1+0xba328258>
    1450:	771e0000 	ldrvc	r0, [lr, -r0]
    1454:	01007961 	tsteq	r0, r1, ror #18
    1458:	00003c8a 	andeq	r3, r0, sl, lsl #25
    145c:	0014db00 	andseq	sp, r4, r0, lsl #22
    1460:	711b0000 	tstvc	fp, r0
    1464:	44000000 	strmi	r0, [r0], #-0
    1468:	44400013 	strbmi	r0, [r0], #-19	; 0xffffffed
    146c:	01000000 	mrseq	r0, (UNDEF: 0)
    1470:	000b059c 	muleq	fp, ip, r5
    1474:	007d1c00 	rsbseq	r1, sp, r0, lsl #24
    1478:	14fc0000 	ldrbtne	r0, [ip], #0
    147c:	881c0000 	ldmdahi	ip, {}	; <UNPREDICTABLE>
    1480:	30000000 	andcc	r0, r0, r0
    1484:	1c000015 	stcne	0, cr0, [r0], {21}
    1488:	00000093 	muleq	r0, r3, r0
    148c:	00001551 	andeq	r1, r0, r1, asr r5
    1490:	00009e27 	andeq	r9, r0, r7, lsr #28
    1494:	11530100 	cmpne	r3, r0, lsl #2
    1498:	000000a9 	andeq	r0, r0, r9, lsr #1
    149c:	0000158f 	andeq	r1, r0, pc, lsl #11
    14a0:	0000b228 	andeq	fp, r0, r8, lsr #4
    14a4:	28510100 	ldmdacs	r1, {r8}^
    14a8:	000000bd 	strheq	r0, [r0], -sp
    14ac:	1d005c01 	stcne	12, cr5, [r0, #-4]
    14b0:	0000059d 	muleq	r0, sp, r5
    14b4:	1388a601 	orrne	sl, r8, #1048576	; 0x100000
    14b8:	00a84000 	adceq	r4, r8, r0
    14bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    14c0:	00000bea 	andeq	r0, r0, sl, ror #23
    14c4:	01006929 	tsteq	r0, r9, lsr #18
    14c8:	0000c9a8 	andeq	ip, r0, r8, lsr #19
    14cc:	0015c600 	andseq	ip, r5, r0, lsl #12
    14d0:	006a2900 	rsbeq	r2, sl, r0, lsl #18
    14d4:	00c9a801 	sbceq	sl, r9, r1, lsl #16
    14d8:	15d90000 	ldrbne	r0, [r9]
    14dc:	152a0000 	strne	r0, [sl, #-0]!
    14e0:	cc000009 	stcgt	0, cr0, [r0], {9}
    14e4:	18400013 	stmdane	r0, {r0, r1, r4}^
    14e8:	01000000 	mrseq	r0, (UNDEF: 0)
    14ec:	000b70b6 	strheq	r7, [fp], -r6
    14f0:	13d01800 	bicsne	r1, r0, #0, 16
    14f4:	15b94000 	ldrne	r4, [r9, #0]!
    14f8:	e42b0000 	strt	r0, [fp], #-0
    14fc:	92400013 	subls	r0, r0, #19
    1500:	23000015 	movwcs	r0, #21
    1504:	30015301 	andcc	r5, r1, r1, lsl #6
    1508:	01520123 	cmpeq	r2, r3, lsr #2
    150c:	51012330 	tstpl	r1, r0, lsr r3
    1510:	01233001 	teqeq	r3, r1
    1514:	eb090250 	bl	241e5c <IRQ_STACK_SIZE+0x239e5c>
    1518:	d62c0000 	strtle	r0, [ip], -r0
    151c:	e4000000 	str	r0, [r0], #-0
    1520:	2c400013 	mcrrcs	0, 1, r0, r0, cr3
    1524:	01000000 	mrseq	r0, (UNDEF: 0)
    1528:	139818b7 	orrsne	r1, r8, #11993088	; 0xb70000
    152c:	15c04000 	strbne	r4, [r0]
    1530:	a0180000 	andsge	r0, r8, r0
    1534:	c7400013 	smlaldgt	r0, r0, r3, r0	; <UNPREDICTABLE>
    1538:	22000015 	andcs	r0, r0, #21
    153c:	400013b4 			; <UNDEFINED> instruction: 0x400013b4
    1540:	000015ce 	andeq	r1, r0, lr, asr #11
    1544:	00000baa 	andeq	r0, r0, sl, lsr #23
    1548:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    154c:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1550:	00210075 	eoreq	r0, r1, r5, ror r0
    1554:	0013cc18 	andseq	ip, r3, r8, lsl ip
    1558:	0015df40 	andseq	sp, r5, r0, asr #30
    155c:	14141800 	ldrne	r1, [r4], #-2048	; 0xfffff800
    1560:	15e64000 	strbne	r4, [r6, #0]!
    1564:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    1568:	ed400014 	stcl	0, cr0, [r0, #-80]	; 0xffffffb0
    156c:	18000015 	stmdane	r0, {r0, r2, r4}
    1570:	4000141c 	andmi	r1, r0, ip, lsl r4
    1574:	000015f4 	strdeq	r1, [r0], -r4
    1578:	00142018 	andseq	r2, r4, r8, lsl r0
    157c:	0015fb40 	andseq	pc, r5, r0, asr #22
    1580:	14241800 	strtne	r1, [r4], #-2048	; 0xfffff800
    1584:	16024000 	strne	r4, [r2], -r0
    1588:	30190000 	andscc	r0, r9, r0
    158c:	09400014 	stmdbeq	r0, {r2, r4}^
    1590:	00000016 	andeq	r0, r0, r6, lsl r0
    1594:	00051a2d 	andeq	r1, r5, sp, lsr #20
    1598:	01230100 	teqeq	r3, r0, lsl #2
    159c:	060a1d01 	streq	r1, [sl], -r1, lsl #26
    15a0:	c1010000 	mrsgt	r0, (UNDEF: 1)
    15a4:	40001430 	andmi	r1, r0, r0, lsr r4
    15a8:	000008dc 	ldrdeq	r0, [r0], -ip
    15ac:	12109c01 	andsne	r9, r0, #256	; 0x100
    15b0:	69290000 	stmdbvs	r9!, {}	; <UNPREDICTABLE>
    15b4:	c9c30100 	stmibgt	r3, {r8}^
    15b8:	10000000 	andne	r0, r0, r0
    15bc:	29000016 	stmdbcs	r0, {r1, r2, r4}
    15c0:	c301006a 	movwgt	r0, #4202	; 0x106a
    15c4:	000000c9 	andeq	r0, r0, r9, asr #1
    15c8:	00001623 	andeq	r1, r0, r3, lsr #12
    15cc:	0009152a 	andeq	r1, r9, sl, lsr #10
    15d0:	00147800 	andseq	r7, r4, r0, lsl #16
    15d4:	00001840 	andeq	r1, r0, r0, asr #16
    15d8:	5ed10100 	cdppl	1, 13, cr0, cr1, cr0, {0}
    15dc:	1800000c 	stmdane	r0, {r2, r3}
    15e0:	4000147c 	andmi	r1, r0, ip, ror r4
    15e4:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    15e8:	0014902b 	andseq	r9, r4, fp, lsr #32
    15ec:	00159240 	andseq	r9, r5, r0, asr #4
    15f0:	53012300 	movwpl	r2, #4864	; 0x1300
    15f4:	01233001 	teqeq	r3, r1
    15f8:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    15fc:	30015101 	andcc	r5, r1, r1, lsl #2
    1600:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1604:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1608:	0000d62c 	andeq	sp, r0, ip, lsr #12
    160c:	00149000 	andseq	r9, r4, r0
    1610:	00002c40 	andeq	r2, r0, r0, asr #24
    1614:	20d20100 	sbcscs	r0, r2, r0, lsl #2
    1618:	00000bea 	andeq	r0, r0, sl, ror #23
    161c:	400014cc 	andmi	r1, r0, ip, asr #9
    1620:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    1624:	119cd701 	orrsne	sp, ip, r1, lsl #14
    1628:	710c0000 	mrsvc	r0, (UNDEF: 12)
    162c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    1630:	d0400014 	suble	r0, r0, r4, lsl r0
    1634:	01000003 	tsteq	r0, r3
    1638:	0ccf0125 	stfeqe	f0, [pc], {37}	; 0x25
    163c:	9e0d0000 	cdpls	0, 0, cr0, cr13, cr0, {0}
    1640:	22000000 	andcs	r0, r0, #0
    1644:	00930e0c 	addseq	r0, r3, ip, lsl #28
    1648:	0f000000 	svceq	0x00000000
    164c:	00000088 	andeq	r0, r0, r8, lsl #1
    1650:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
    1654:	00007d0e 	andeq	r7, r0, lr, lsl #26
    1658:	d0100000 	andsle	r0, r0, r0
    165c:	11000003 	tstne	r0, r3
    1660:	000000a9 	andeq	r0, r0, r9, lsr #1
    1664:	0000165a 	andeq	r1, r0, sl, asr r6
    1668:	0000b211 	andeq	fp, r0, r1, lsl r2
    166c:	0016a900 	andseq	sl, r6, r0, lsl #18
    1670:	00bd1200 	adcseq	r1, sp, r0, lsl #4
    1674:	00cd0000 	sbceq	r0, sp, r0
    1678:	00711300 	rsbseq	r1, r1, r0, lsl #6
    167c:	15b80000 	ldrne	r0, [r8, #0]!
    1680:	00ec4000 	rsceq	r4, ip, r0
    1684:	26010000 	strcs	r0, [r1], -r0
    1688:	000d1901 	andeq	r1, sp, r1, lsl #18
    168c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1690:	93140000 	tstls	r4, #0
    1694:	14000000 	strne	r0, [r0], #-0
    1698:	00000088 	andeq	r0, r0, r8, lsl #1
    169c:	00007d14 	andeq	r7, r0, r4, lsl sp
    16a0:	15b81500 	ldrne	r1, [r8, #1280]!	; 0x500
    16a4:	00ec4000 	rsceq	r4, ip, r0
    16a8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    16ac:	e4000000 	str	r0, [r0], #-0
    16b0:	11000016 	tstne	r0, r6, lsl r0
    16b4:	000000b2 	strheq	r0, [r0], -r2
    16b8:	00001727 	andeq	r1, r0, r7, lsr #14
    16bc:	0000bd16 	andeq	fp, r0, r6, lsl sp
    16c0:	0c000000 	stceq	0, cr0, [r0], {-0}
    16c4:	00000071 	andeq	r0, r0, r1, ror r0
    16c8:	400016a4 	andmi	r1, r0, r4, lsr #13
    16cc:	000003e8 	andeq	r0, r0, r8, ror #7
    16d0:	5f012701 	svcpl	0x00012701
    16d4:	1400000d 	strne	r0, [r0], #-13
    16d8:	0000009e 	muleq	r0, lr, r0
    16dc:	00009314 	andeq	r9, r0, r4, lsl r3
    16e0:	00881400 	addeq	r1, r8, r0, lsl #8
    16e4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    16e8:	10000000 	andne	r0, r0, r0
    16ec:	000003e8 	andeq	r0, r0, r8, ror #7
    16f0:	0000a911 	andeq	sl, r0, r1, lsl r9
    16f4:	00177b00 	andseq	r7, r7, r0, lsl #22
    16f8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    16fc:	17be0000 	ldrne	r0, [lr, r0]!
    1700:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1704:	00000000 	andeq	r0, r0, r0
    1708:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    170c:	17a00000 	strne	r0, [r0, r0]!
    1710:	04084000 	streq	r4, [r8], #-0
    1714:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    1718:	000da501 	andeq	sl, sp, r1, lsl #10
    171c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1720:	93140000 	tstls	r4, #0
    1724:	14000000 	strne	r0, [r0], #-0
    1728:	00000088 	andeq	r0, r0, r8, lsl #1
    172c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1730:	04081000 	streq	r1, [r8], #-0
    1734:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1738:	eb000000 	bl	1740 <ABORT_STACK_SIZE+0x1340>
    173c:	11000017 	tstne	r0, r7, lsl r0
    1740:	000000b2 	strheq	r0, [r0], -r2
    1744:	00001816 	andeq	r1, r0, r6, lsl r8
    1748:	0000bd16 	andeq	fp, r0, r6, lsl sp
    174c:	13000000 	movwne	r0, #0
    1750:	00000071 	andeq	r0, r0, r1, ror r0
    1754:	400017d0 	ldrdmi	r1, [r0], -r0
    1758:	00000020 	andeq	r0, r0, r0, lsr #32
    175c:	ef012901 	svc	0x00012901
    1760:	1400000d 	strne	r0, [r0], #-13
    1764:	0000009e 	muleq	r0, lr, r0
    1768:	00009314 	andeq	r9, r0, r4, lsl r3
    176c:	00881400 	addeq	r1, r8, r0, lsl #8
    1770:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1774:	15000000 	strne	r0, [r0, #-0]
    1778:	400017d0 	ldrdmi	r1, [r0], -r0
    177c:	00000020 	andeq	r0, r0, r0, lsr #32
    1780:	0000a911 	andeq	sl, r0, r1, lsl r9
    1784:	00182900 	andseq	r2, r8, r0, lsl #18
    1788:	00b21700 	adcseq	r1, r2, r0, lsl #14
    178c:	11040000 	mrsne	r0, (UNDEF: 4)
    1790:	bd164400 	cfldrslt	mvf4, [r6, #-0]
    1794:	00000000 	andeq	r0, r0, r0
    1798:	00711300 	rsbseq	r1, r1, r0, lsl #6
    179c:	17f00000 	ldrbne	r0, [r0, r0]!
    17a0:	00e84000 	rsceq	r4, r8, r0
    17a4:	2c010000 	stccs	0, cr0, [r1], {-0}
    17a8:	000e3901 	andeq	r3, lr, r1, lsl #18
    17ac:	009e1400 	addseq	r1, lr, r0, lsl #8
    17b0:	93140000 	tstls	r4, #0
    17b4:	14000000 	strne	r0, [r0], #-0
    17b8:	00000088 	andeq	r0, r0, r8, lsl #1
    17bc:	00007d14 	andeq	r7, r0, r4, lsl sp
    17c0:	17f01500 	ldrbne	r1, [r0, r0, lsl #10]!
    17c4:	00e84000 	rsceq	r4, r8, r0
    17c8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    17cc:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    17d0:	11000018 	tstne	r0, r8, lsl r0
    17d4:	000000b2 	strheq	r0, [r0], -r2
    17d8:	00001898 	muleq	r0, r8, r8
    17dc:	0000bd16 	andeq	fp, r0, r6, lsl sp
    17e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    17e4:	00000071 	andeq	r0, r0, r1, ror r0
    17e8:	400018d8 	ldrdmi	r1, [r0], -r8
    17ec:	00000428 	andeq	r0, r0, r8, lsr #8
    17f0:	7f013801 	svcvc	0x00013801
    17f4:	1400000e 	strne	r0, [r0], #-14
    17f8:	0000009e 	muleq	r0, lr, r0
    17fc:	00009314 	andeq	r9, r0, r4, lsl r3
    1800:	00881400 	addeq	r1, r8, r0, lsl #8
    1804:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1808:	10000000 	andne	r0, r0, r0
    180c:	00000428 	andeq	r0, r0, r8, lsr #8
    1810:	0000a911 	andeq	sl, r0, r1, lsl r9
    1814:	00190900 	andseq	r0, r9, r0, lsl #18
    1818:	00b21100 	adcseq	r1, r2, r0, lsl #2
    181c:	194d0000 	stmdbne	sp, {}^	; <UNPREDICTABLE>
    1820:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1824:	00000000 	andeq	r0, r0, r0
    1828:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    182c:	18dc0000 	ldmne	ip, {}^	; <UNPREDICTABLE>
    1830:	04804000 	streq	r4, [r0], #0
    1834:	2f010000 	svccs	0x00010000
    1838:	000ec501 	andeq	ip, lr, r1, lsl #10
    183c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1840:	93140000 	tstls	r4, #0
    1844:	14000000 	strne	r0, [r0], #-0
    1848:	00000088 	andeq	r0, r0, r8, lsl #1
    184c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1850:	04801000 	streq	r1, [r0], #0
    1854:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1858:	95000000 	strls	r0, [r0, #-0]
    185c:	11000019 	tstne	r0, r9, lsl r0
    1860:	000000b2 	strheq	r0, [r0], -r2
    1864:	000019d9 	ldrdeq	r1, [r0], -r9
    1868:	0000bd16 	andeq	fp, r0, r6, lsl sp
    186c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1870:	00000071 	andeq	r0, r0, r1, ror r0
    1874:	400018fc 	strdmi	r1, [r0], -ip
    1878:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    187c:	0b013001 	bleq	4d888 <IRQ_STACK_SIZE+0x45888>
    1880:	1400000f 	strne	r0, [r0], #-15
    1884:	0000009e 	muleq	r0, lr, r0
    1888:	00009314 	andeq	r9, r0, r4, lsl r3
    188c:	00881400 	addeq	r1, r8, r0, lsl #8
    1890:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1894:	10000000 	andne	r0, r0, r0
    1898:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    189c:	0000a911 	andeq	sl, r0, r1, lsl r9
    18a0:	001a2100 	andseq	r2, sl, r0, lsl #2
    18a4:	00b21100 	adcseq	r1, r2, r0, lsl #2
    18a8:	1a4d0000 	bne	13418b0 <STACK_SIZE+0xb418b0>
    18ac:	bd160000 	ldclt	0, cr0, [r6, #-0]
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    18b8:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
    18bc:	05104000 	ldreq	r4, [r0, #-0]
    18c0:	31010000 	mrscc	r0, (UNDEF: 1)
    18c4:	000f5101 	andeq	r5, pc, r1, lsl #2
    18c8:	009e1400 	addseq	r1, lr, r0, lsl #8
    18cc:	93140000 	tstls	r4, #0
    18d0:	14000000 	strne	r0, [r0], #-0
    18d4:	00000088 	andeq	r0, r0, r8, lsl #1
    18d8:	00007d14 	andeq	r7, r0, r4, lsl sp
    18dc:	05101000 	ldreq	r1, [r0, #-0]
    18e0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    18e4:	75000000 	strvc	r0, [r0, #-0]
    18e8:	1100001a 	tstne	r0, sl, lsl r0
    18ec:	000000b2 	strheq	r0, [r0], -r2
    18f0:	00001aad 	andeq	r1, r0, sp, lsr #21
    18f4:	0000bd16 	andeq	fp, r0, r6, lsl sp
    18f8:	0c000000 	stceq	0, cr0, [r0], {-0}
    18fc:	00000071 	andeq	r0, r0, r1, ror r0
    1900:	4000192c 	andmi	r1, r0, ip, lsr #18
    1904:	00000550 	andeq	r0, r0, r0, asr r5
    1908:	97013201 	strls	r3, [r1, -r1, lsl #4]
    190c:	1400000f 	strne	r0, [r0], #-15
    1910:	0000009e 	muleq	r0, lr, r0
    1914:	00009314 	andeq	r9, r0, r4, lsl r3
    1918:	00881400 	addeq	r1, r8, r0, lsl #8
    191c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1920:	10000000 	andne	r0, r0, r0
    1924:	00000550 	andeq	r0, r0, r0, asr r5
    1928:	0000a911 	andeq	sl, r0, r1, lsl r9
    192c:	001af500 	andseq	pc, sl, r0, lsl #10
    1930:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1934:	1b2d0000 	blne	b4193c <STACK_SIZE+0x34193c>
    1938:	bd160000 	ldclt	0, cr0, [r6, #-0]
    193c:	00000000 	andeq	r0, r0, r0
    1940:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1944:	19400000 	stmdbne	r0, {}^	; <UNPREDICTABLE>
    1948:	05b04000 	ldreq	r4, [r0, #0]!
    194c:	33010000 	movwcc	r0, #4096	; 0x1000
    1950:	000fdd01 	andeq	sp, pc, r1, lsl #26
    1954:	009e1400 	addseq	r1, lr, r0, lsl #8
    1958:	93140000 	tstls	r4, #0
    195c:	14000000 	strne	r0, [r0], #-0
    1960:	00000088 	andeq	r0, r0, r8, lsl #1
    1964:	00007d14 	andeq	r7, r0, r4, lsl sp
    1968:	05b01000 	ldreq	r1, [r0, #0]!
    196c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1970:	65000000 	strvs	r0, [r0, #-0]
    1974:	1100001b 	tstne	r0, fp, lsl r0
    1978:	000000b2 	strheq	r0, [r0], -r2
    197c:	00001b9d 	muleq	r0, sp, fp
    1980:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1984:	0c000000 	stceq	0, cr0, [r0], {-0}
    1988:	00000071 	andeq	r0, r0, r1, ror r0
    198c:	40001944 	andmi	r1, r0, r4, asr #18
    1990:	00000608 	andeq	r0, r0, r8, lsl #12
    1994:	23013401 	movwcs	r3, #5121	; 0x1401
    1998:	14000010 	strne	r0, [r0], #-16
    199c:	0000009e 	muleq	r0, lr, r0
    19a0:	00009314 	andeq	r9, r0, r4, lsl r3
    19a4:	00881400 	addeq	r1, r8, r0, lsl #8
    19a8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    19ac:	10000000 	andne	r0, r0, r0
    19b0:	00000608 	andeq	r0, r0, r8, lsl #12
    19b4:	0000a911 	andeq	sl, r0, r1, lsl r9
    19b8:	001bd500 	andseq	sp, fp, r0, lsl #10
    19bc:	00b21100 	adcseq	r1, r2, r0, lsl #2
    19c0:	1c190000 	ldcne	0, cr0, [r9], {-0}
    19c4:	bd160000 	ldclt	0, cr0, [r6, #-0]
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    19d0:	19740000 	ldmdbne	r4!, {}^	; <UNPREDICTABLE>
    19d4:	06684000 	strbteq	r4, [r8], -r0
    19d8:	35010000 	strcc	r0, [r1, #-0]
    19dc:	00106901 	andseq	r6, r0, r1, lsl #18
    19e0:	009e1400 	addseq	r1, lr, r0, lsl #8
    19e4:	93140000 	tstls	r4, #0
    19e8:	14000000 	strne	r0, [r0], #-0
    19ec:	00000088 	andeq	r0, r0, r8, lsl #1
    19f0:	00007d14 	andeq	r7, r0, r4, lsl sp
    19f4:	06681000 	strbteq	r1, [r8], -r0
    19f8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    19fc:	61000000 	mrsvs	r0, (UNDEF: 0)
    1a00:	1100001c 	tstne	r0, ip, lsl r0
    1a04:	000000b2 	strheq	r0, [r0], -r2
    1a08:	00001c99 	muleq	r0, r9, ip
    1a0c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1a10:	0c000000 	stceq	0, cr0, [r0], {-0}
    1a14:	00000071 	andeq	r0, r0, r1, ror r0
    1a18:	400019cc 	andmi	r1, r0, ip, asr #19
    1a1c:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a20:	af013601 	svcge	0x00013601
    1a24:	14000010 	strne	r0, [r0], #-16
    1a28:	0000009e 	muleq	r0, lr, r0
    1a2c:	00009314 	andeq	r9, r0, r4, lsl r3
    1a30:	00881400 	addeq	r1, r8, r0, lsl #8
    1a34:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1a38:	10000000 	andne	r0, r0, r0
    1a3c:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a40:	0000a911 	andeq	sl, r0, r1, lsl r9
    1a44:	001cd100 	andseq	sp, ip, r0, lsl #2
    1a48:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1a4c:	1d150000 	ldcne	0, cr0, [r5, #-0]
    1a50:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1a54:	00000000 	andeq	r0, r0, r0
    1a58:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1a5c:	1a500000 	bne	1401a64 <STACK_SIZE+0xc01a64>
    1a60:	07284000 	streq	r4, [r8, -r0]!
    1a64:	37010000 	strcc	r0, [r1, -r0]
    1a68:	0010f501 	andseq	pc, r0, r1, lsl #10
    1a6c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1a70:	93140000 	tstls	r4, #0
    1a74:	14000000 	strne	r0, [r0], #-0
    1a78:	00000088 	andeq	r0, r0, r8, lsl #1
    1a7c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1a80:	07281000 	streq	r1, [r8, -r0]!
    1a84:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1a88:	5d000000 	stcpl	0, cr0, [r0, #-0]
    1a8c:	1100001d 	tstne	r0, sp, lsl r0
    1a90:	000000b2 	strheq	r0, [r0], -r2
    1a94:	00001da1 	andeq	r1, r0, r1, lsr #27
    1a98:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1a9c:	13000000 	movwne	r0, #0
    1aa0:	00000071 	andeq	r0, r0, r1, ror r0
    1aa4:	40001ae4 	andmi	r1, r0, r4, ror #21
    1aa8:	00000114 	andeq	r0, r0, r4, lsl r1
    1aac:	3f013a01 	svccc	0x00013a01
    1ab0:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    1ab4:	0000009e 	muleq	r0, lr, r0
    1ab8:	00009314 	andeq	r9, r0, r4, lsl r3
    1abc:	00881400 	addeq	r1, r8, r0, lsl #8
    1ac0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1ac4:	15000000 	strne	r0, [r0, #-0]
    1ac8:	40001ae4 	andmi	r1, r0, r4, ror #21
    1acc:	00000114 	andeq	r0, r0, r4, lsl r1
    1ad0:	0000a911 	andeq	sl, r0, r1, lsl r9
    1ad4:	001de900 	andseq	lr, sp, r0, lsl #18
    1ad8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1adc:	1e380000 	cdpne	0, 3, cr0, cr8, cr0, {0}
    1ae0:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1ae4:	00000000 	andeq	r0, r0, r0
    1ae8:	00711300 	rsbseq	r1, r1, r0, lsl #6
    1aec:	1bf80000 	blne	ffe01af4 <PCB_BASE_APP1+0xbb3018f4>
    1af0:	00e44000 	rsceq	r4, r4, r0
    1af4:	3b010000 	blcc	41afc <IRQ_STACK_SIZE+0x39afc>
    1af8:	00118901 	andseq	r8, r1, r1, lsl #18
    1afc:	009e1400 	addseq	r1, lr, r0, lsl #8
    1b00:	93140000 	tstls	r4, #0
    1b04:	14000000 	strne	r0, [r0], #-0
    1b08:	00000088 	andeq	r0, r0, r8, lsl #1
    1b0c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1b10:	1bf81500 	blne	ffe06f18 <PCB_BASE_APP1+0xbb306d18>
    1b14:	00e44000 	rsceq	r4, r4, r0
    1b18:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1b1c:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    1b20:	1100001e 	tstne	r0, lr, lsl r0
    1b24:	000000b2 	strheq	r0, [r0], -r2
    1b28:	00001eec 	andeq	r1, r0, ip, ror #29
    1b2c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1b30:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1b34:	40001ce8 	andmi	r1, r0, r8, ror #25
    1b38:	0000151c 	andeq	r1, r0, ip, lsl r5
    1b3c:	001cf418 	andseq	pc, ip, r8, lsl r4	; <UNPREDICTABLE>
    1b40:	00152d40 	andseq	r2, r5, r0, asr #26
    1b44:	48180000 	ldmdami	r8, {}	; <UNPREDICTABLE>
    1b48:	c0400014 	subgt	r0, r0, r4, lsl r0
    1b4c:	18000015 	stmdane	r0, {r0, r2, r4}
    1b50:	4000144c 	andmi	r1, r0, ip, asr #8
    1b54:	000015c7 	andeq	r1, r0, r7, asr #11
    1b58:	00146022 	andseq	r6, r4, r2, lsr #32
    1b5c:	0015ce40 	andseq	ip, r5, r0, asr #28
    1b60:	0011c700 	andseq	ip, r1, r0, lsl #14
    1b64:	50012300 	andpl	r2, r1, r0, lsl #6
    1b68:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 1769 <ABORT_STACK_SIZE+0x1369>
    1b6c:	21007524 	tstcs	r0, r4, lsr #10
    1b70:	14781800 	ldrbtne	r1, [r8], #-2048	; 0xfffff800
    1b74:	15df4000 	ldrbne	r4, [pc]	; 1b7c <ABORT_STACK_SIZE+0x177c>
    1b78:	c0180000 	andsgt	r0, r8, r0
    1b7c:	e6400014 			; <UNDEFINED> instruction: 0xe6400014
    1b80:	18000015 	stmdane	r0, {r0, r2, r4}
    1b84:	400014c4 	andmi	r1, r0, r4, asr #9
    1b88:	000015ed 	andeq	r1, r0, sp, ror #11
    1b8c:	0014c818 	andseq	ip, r4, r8, lsl r8
    1b90:	0015f440 	andseq	pc, r5, r0, asr #8
    1b94:	1cf81800 	ldclne	8, cr1, [r8]
    1b98:	15fb4000 	ldrbne	r4, [fp, #0]!
    1b9c:	fc180000 	ldc2	0, cr0, [r8], {-0}
    1ba0:	0240001c 	subeq	r0, r0, #28
    1ba4:	18000016 	stmdane	r0, {r1, r2, r4}
    1ba8:	40001d00 	andmi	r1, r0, r0, lsl #26
    1bac:	00001610 	andeq	r1, r0, r0, lsl r6
    1bb0:	001d0c19 	andseq	r0, sp, r9, lsl ip
    1bb4:	00160940 	andseq	r0, r6, r0, asr #18
    1bb8:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
    1bbc:	01000003 	tsteq	r0, r3
    1bc0:	001d0cdf 			; <UNDEFINED> instruction: 0x001d0cdf
    1bc4:	0000e040 	andeq	lr, r0, r0, asr #32
    1bc8:	9b9c0100 	blls	fe701fd0 <PCB_BASE_APP1+0xb9c01dd0>
    1bcc:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1bd0:	e1010069 	tst	r1, r9, rrx
    1bd4:	000000c9 	andeq	r0, r0, r9, asr #1
    1bd8:	00001f19 	andeq	r1, r0, r9, lsl pc
    1bdc:	01006a29 	tsteq	r0, r9, lsr #20
    1be0:	0000c9e1 	andeq	ip, r0, r1, ror #19
    1be4:	001f2c00 	andseq	r2, pc, r0, lsl #24
    1be8:	09152a00 	ldmdbeq	r5, {r9, fp, sp}
    1bec:	1d540000 	ldclne	0, cr0, [r4, #-0]
    1bf0:	00184000 	andseq	r4, r8, r0
    1bf4:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    1bf8:	0000127b 	andeq	r1, r0, fp, ror r2
    1bfc:	001d5818 	andseq	r5, sp, r8, lsl r8
    1c00:	0015b940 	andseq	fp, r5, r0, asr #18
    1c04:	1d6c2b00 	vstmdbne	ip!, {d18-d17}
    1c08:	15924000 	ldrne	r4, [r2]
    1c0c:	01230000 	teqeq	r3, r0
    1c10:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1c14:	30015201 	andcc	r5, r1, r1, lsl #4
    1c18:	01510123 	cmpeq	r1, r3, lsr #2
    1c1c:	50012330 	andpl	r2, r1, r0, lsr r3
    1c20:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1c24:	088d2a00 	stmeq	sp, {r9, fp, sp}
    1c28:	1d900000 	ldcne	0, cr0, [r0]
    1c2c:	00484000 	subeq	r4, r8, r0
    1c30:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    1c34:	000012fb 	strdeq	r1, [r0], -fp
    1c38:	001da822 	andseq	sl, sp, r2, lsr #16
    1c3c:	00159240 	andseq	r9, r5, r0, asr #4
    1c40:	0012b000 	andseq	fp, r2, r0
    1c44:	52012300 	andpl	r2, r1, #0, 6
    1c48:	01200a03 	teqeq	r0, r3, lsl #20
    1c4c:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    1c50:	2301100a 	movwcs	r1, #4106	; 0x100a
    1c54:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c58:	c02200ea 	eorgt	r0, r2, sl, ror #1
    1c5c:	9240001d 	subls	r0, r0, #29
    1c60:	ce000015 	mcrgt	0, 0, r0, cr0, cr5, {0}
    1c64:	23000012 	movwcs	r0, #18
    1c68:	30015301 	andcc	r5, r1, r1, lsl #6
    1c6c:	01510123 	cmpeq	r1, r3, lsr #2
    1c70:	50012330 	andpl	r2, r1, r0, lsr r3
    1c74:	00e90902 	rsceq	r0, r9, r2, lsl #18
    1c78:	001dd422 	andseq	sp, sp, r2, lsr #8
    1c7c:	00159240 	andseq	r9, r5, r0, asr #4
    1c80:	0012f100 	andseq	pc, r2, r0, lsl #2
    1c84:	53012300 	movwpl	r2, #4864	; 0x1300
    1c88:	01233001 	teqeq	r3, r1
    1c8c:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1c90:	31015101 	tstcc	r1, r1, lsl #2
    1c94:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1c98:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    1c9c:	40001dd8 	ldrdmi	r1, [r0], -r8
    1ca0:	000015b2 			; <UNDEFINED> instruction: 0x000015b2
    1ca4:	1d1c1800 	ldcne	8, cr1, [ip, #-0]
    1ca8:	15c04000 	strbne	r4, [r0]
    1cac:	24180000 	ldrcs	r0, [r8], #-0
    1cb0:	c740001d 	smlaldgt	r0, r0, sp, r0	; <UNPREDICTABLE>
    1cb4:	18000015 	stmdane	r0, {r0, r2, r4}
    1cb8:	40001d28 	andmi	r1, r0, r8, lsr #26
    1cbc:	000015e6 	andeq	r1, r0, r6, ror #11
    1cc0:	001d3c22 	andseq	r3, sp, r2, lsr #24
    1cc4:	00161740 	andseq	r1, r6, r0, asr #14
    1cc8:	00132f00 	andseq	r2, r3, r0, lsl #30
    1ccc:	50012300 	andpl	r2, r1, r0, lsl #6
    1cd0:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 18d1 <ABORT_STACK_SIZE+0x14d1>
    1cd4:	21007524 	tstcs	r0, r4, lsr #10
    1cd8:	1d541800 	ldclne	8, cr1, [r4, #-0]
    1cdc:	15df4000 	ldrbne	r4, [pc]	; 1ce4 <ABORT_STACK_SIZE+0x18e4>
    1ce0:	80220000 	eorhi	r0, r2, r0
    1ce4:	9240001d 	subls	r0, r0, #29
    1ce8:	5b000015 	blpl	1d44 <ABORT_STACK_SIZE+0x1944>
    1cec:	23000013 	movwcs	r0, #19
    1cf0:	30015301 	andcc	r5, r1, r1, lsl #6
    1cf4:	01520123 	cmpeq	r2, r3, lsr #2
    1cf8:	51012330 	tstpl	r1, r0, lsr r3
    1cfc:	01233001 	teqeq	r3, r1
    1d00:	e8090250 	stmda	r9, {r4, r6, r9}
    1d04:	1d841800 	stcne	8, cr1, [r4]
    1d08:	15ed4000 	strbne	r4, [sp, #0]!
    1d0c:	88180000 	ldmdahi	r8, {}	; <UNPREDICTABLE>
    1d10:	f440001d 	vst4.8	{d16-d19}, [r0 :64]!
    1d14:	18000015 	stmdane	r0, {r0, r2, r4}
    1d18:	40001d8c 	andmi	r1, r0, ip, lsl #27
    1d1c:	000000de 	ldrdeq	r0, [r0], -lr
    1d20:	001d9018 	andseq	r9, sp, r8, lsl r0
    1d24:	0015fb40 	andseq	pc, r5, r0, asr #22
    1d28:	1ddc1800 	ldclne	8, cr1, [ip]
    1d2c:	16024000 	strne	r4, [r2], -r0
    1d30:	e0180000 	ands	r0, r8, r0
    1d34:	1040001d 	subne	r0, r0, sp, lsl r0
    1d38:	19000016 	stmdbne	r0, {r1, r2, r4}
    1d3c:	40001dec 	andmi	r1, r0, ip, ror #27
    1d40:	00001609 	andeq	r1, r0, r9, lsl #12
    1d44:	05c52e00 	strbeq	r2, [r5, #3584]	; 0xe00
    1d48:	04010000 	streq	r0, [r1], #-0
    1d4c:	001dec01 	andseq	lr, sp, r1, lsl #24
    1d50:	0000f840 	andeq	pc, r0, r0, asr #16
    1d54:	1c9c0100 	ldfnes	f0, [ip], {0}
    1d58:	2f000015 	svccs	0x00000015
    1d5c:	06010069 	streq	r0, [r1], -r9, rrx
    1d60:	0000c901 	andeq	ip, r0, r1, lsl #18
    1d64:	001f6300 	andseq	r6, pc, r0, lsl #6
    1d68:	006a2f00 	rsbeq	r2, sl, r0, lsl #30
    1d6c:	c9010601 	stmdbgt	r1, {r0, r9, sl}
    1d70:	76000000 	strvc	r0, [r0], -r0
    1d74:	1300001f 	movwne	r0, #31
    1d78:	00000915 	andeq	r0, r0, r5, lsl r9
    1d7c:	40001e30 	andmi	r1, r0, r0, lsr lr
    1d80:	00000018 	andeq	r0, r0, r8, lsl r0
    1d84:	0a011401 	beq	46d90 <IRQ_STACK_SIZE+0x3ed90>
    1d88:	18000014 	stmdane	r0, {r2, r4}
    1d8c:	40001e34 	andmi	r1, r0, r4, lsr lr
    1d90:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    1d94:	001e482b 	andseq	r4, lr, fp, lsr #16
    1d98:	00159240 	andseq	r9, r5, r0, asr #4
    1d9c:	53012300 	movwpl	r2, #4864	; 0x1300
    1da0:	01233001 	teqeq	r3, r1
    1da4:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1da8:	30015101 	andcc	r5, r1, r1, lsl #2
    1dac:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1db0:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1db4:	0000d630 	andeq	sp, r0, r0, lsr r6
    1db8:	001e4800 	andseq	r4, lr, r0, lsl #16
    1dbc:	00002c40 	andeq	r2, r0, r0, asr #24
    1dc0:	01150100 	tsteq	r5, r0, lsl #2
    1dc4:	00088d13 	andeq	r8, r8, r3, lsl sp
    1dc8:	001e8800 	andseq	r8, lr, r0, lsl #16
    1dcc:	00004840 	andeq	r4, r0, r0, asr #16
    1dd0:	011d0100 	tsteq	sp, r0, lsl #2
    1dd4:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1dd8:	001ea022 	andseq	sl, lr, r2, lsr #32
    1ddc:	00159240 	andseq	r9, r5, r0, asr #4
    1de0:	00145000 	andseq	r5, r4, r0
    1de4:	52012300 	andpl	r2, r1, #0, 6
    1de8:	01200a03 	teqeq	r0, r3, lsl #20
    1dec:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    1df0:	2301100a 	movwcs	r1, #4106	; 0x100a
    1df4:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1df8:	b82200ea 	stmdalt	r2!, {r1, r3, r5, r6, r7}
    1dfc:	9240001e 	subls	r0, r0, #30
    1e00:	70000015 	andvc	r0, r0, r5, lsl r0
    1e04:	23000014 	movwcs	r0, #20
    1e08:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    1e0c:	51012300 	mrspl	r2, SP_irq
    1e10:	23007402 	movwcs	r7, #1026	; 0x402
    1e14:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1e18:	cc2200e9 	stcgt	0, cr0, [r2], #-932	; 0xfffffc5c
    1e1c:	9240001e 	subls	r0, r0, #30
    1e20:	95000015 	strls	r0, [r0, #-21]	; 0xffffffeb
    1e24:	23000014 	movwcs	r0, #20
    1e28:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    1e2c:	52012300 	andpl	r2, r1, #0, 6
    1e30:	23007402 	movwcs	r7, #1026	; 0x402
    1e34:	31015101 	tstcc	r1, r1, lsl #2
    1e38:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1e3c:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    1e40:	40001ed0 	ldrdmi	r1, [r0], -r0
    1e44:	000015b2 			; <UNDEFINED> instruction: 0x000015b2
    1e48:	1dfc1800 	ldclne	8, cr1, [ip]
    1e4c:	15c04000 	strbne	r4, [r0]
    1e50:	04180000 	ldreq	r0, [r8], #-0
    1e54:	c740001e 	smlaldgt	r0, r0, lr, r0	; <UNPREDICTABLE>
    1e58:	22000015 	andcs	r0, r0, #21
    1e5c:	40001e18 	andmi	r1, r0, r8, lsl lr
    1e60:	000015ce 	andeq	r1, r0, lr, asr #11
    1e64:	000014ca 	andeq	r1, r0, sl, asr #9
    1e68:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1e6c:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1e70:	00210075 	eoreq	r0, r1, r5, ror r0
    1e74:	001e3018 	andseq	r3, lr, r8, lsl r0
    1e78:	0015df40 	andseq	sp, r5, r0, asr #30
    1e7c:	1e781800 	cdpne	8, 7, cr1, cr8, cr0, {0}
    1e80:	15e64000 	strbne	r4, [r6, #0]!
    1e84:	7c180000 	ldcvc	0, cr0, [r8], {-0}
    1e88:	ed40001e 	stcl	0, cr0, [r0, #-120]	; 0xffffff88
    1e8c:	18000015 	stmdane	r0, {r0, r2, r4}
    1e90:	40001e80 	andmi	r1, r0, r0, lsl #29
    1e94:	000015f4 	strdeq	r1, [r0], -r4
    1e98:	001e8418 	andseq	r8, lr, r8, lsl r4
    1e9c:	0000de40 	andeq	sp, r0, r0, asr #28
    1ea0:	1e881800 	cdpne	8, 8, cr1, cr8, cr0, {0}
    1ea4:	15fb4000 	ldrbne	r4, [fp, #0]!
    1ea8:	d4180000 	ldrle	r0, [r8], #-0
    1eac:	0240001e 	subeq	r0, r0, #30
    1eb0:	18000016 	stmdane	r0, {r1, r2, r4}
    1eb4:	40001ed8 	ldrdmi	r1, [r0], -r8
    1eb8:	00001610 	andeq	r1, r0, r0, lsl r6
    1ebc:	001ee419 	andseq	lr, lr, r9, lsl r4
    1ec0:	00160940 	andseq	r0, r6, r0, asr #18
    1ec4:	32310000 	eorscc	r0, r1, #0
    1ec8:	02000005 	andeq	r0, r0, #5
    1ecc:	00152da7 	andseq	r2, r5, r7, lsr #27
    1ed0:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1ed4:	31000000 	mrscc	r0, (UNDEF: 0)
    1ed8:	00000644 	andeq	r0, r0, r4, asr #12
    1edc:	153eaa02 	ldrne	sl, [lr, #-2562]!	; 0xfffff5fe
    1ee0:	3c320000 	ldccc	0, cr0, [r2], #-0
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00041333 	andeq	r1, r4, r3, lsr r3
    1eec:	3ccb0200 	sfmcc	f0, 2, [fp], {0}
    1ef0:	53000000 	movwpl	r0, #0
    1ef4:	32000015 	andcc	r0, r0, #21
    1ef8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1efc:	054c3300 	strbeq	r3, [ip, #-768]	; 0xfffffd00
    1f00:	ca020000 	bgt	81f08 <IRQ_STACK_SIZE+0x79f08>
    1f04:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f08:	00001568 	andeq	r1, r0, r8, ror #10
    1f0c:	00003c32 	andeq	r3, r0, r2, lsr ip
    1f10:	05330000 	ldreq	r0, [r3, #-0]!
    1f14:	02000004 	andeq	r0, r0, #4
    1f18:	00003cc8 	andeq	r3, r0, r8, asr #25
    1f1c:	00157d00 	andseq	r7, r5, r0, lsl #26
    1f20:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1f24:	33000000 	movwcc	r0, #0
    1f28:	00000671 	andeq	r0, r0, r1, ror r6
    1f2c:	003cc902 	eorseq	ip, ip, r2, lsl #18
    1f30:	15920000 	ldrne	r0, [r2]
    1f34:	3c320000 	ldccc	0, cr0, [r2], #-0
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	0003bc31 	andeq	fp, r3, r1, lsr ip
    1f40:	b2410200 	sublt	r0, r1, #0, 4
    1f44:	32000015 	andcc	r0, r0, #21
    1f48:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f4c:	0000c932 	andeq	ip, r0, r2, lsr r9
    1f50:	00c93200 	sbceq	r3, r9, r0, lsl #4
    1f54:	c9320000 	ldmdbgt	r2!, {}	; <UNPREDICTABLE>
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	00048d34 	andeq	r8, r4, r4, lsr sp
    1f60:	346e0200 	strbtcc	r0, [lr], #-512	; 0xfffffe00
    1f64:	00000449 	andeq	r0, r0, r9, asr #8
    1f68:	de346f02 	cdple	15, 3, cr6, cr4, cr2, {0}
    1f6c:	02000004 	andeq	r0, r0, #4
    1f70:	0680348d 	streq	r3, [r0], sp, lsl #9
    1f74:	8c020000 	stchi	0, cr0, [r2], {-0}
    1f78:	0004be31 	andeq	fp, r4, r1, lsr lr
    1f7c:	df9d0200 	svcle	0x009d0200
    1f80:	32000015 	andcc	r0, r0, #21
    1f84:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f88:	06903400 	ldreq	r3, [r0], r0, lsl #8
    1f8c:	94020000 	strls	r0, [r2], #-0
    1f90:	00052534 	andeq	r2, r5, r4, lsr r5
    1f94:	34a60200 	strtcc	r0, [r6], #512	; 0x200
    1f98:	00000331 	andeq	r0, r0, r1, lsr r3
    1f9c:	c734b102 	ldrgt	fp, [r4, -r2, lsl #2]!
    1fa0:	02000003 	andeq	r0, r0, #3
    1fa4:	055c3493 	ldrbeq	r3, [ip, #-1171]	; 0xfffffb6d
    1fa8:	a5020000 	strge	r0, [r2, #-0]
    1fac:	00065034 	andeq	r5, r6, r4, lsr r0
    1fb0:	348a0200 	strcc	r0, [sl], #512	; 0x200
    1fb4:	00000501 	andeq	r0, r0, r1, lsl #10
    1fb8:	24349202 	ldrtcs	r9, [r4], #-514	; 0xfffffdfe
    1fbc:	02000004 	andeq	r0, r0, #4
    1fc0:	062c358b 	strteq	r3, [ip], -fp, lsl #11
    1fc4:	98020000 	stmdals	r2, {}	; <UNPREDICTABLE>
    1fc8:	00003c32 	andeq	r3, r0, r2, lsr ip
    1fcc:	8c000000 	stchi	0, cr0, [r0], {-0}
    1fd0:	04000003 	streq	r0, [r0], #-3
    1fd4:	00062300 	andeq	r2, r6, r0, lsl #6
    1fd8:	58010400 	stmdapl	r1, {sl}
    1fdc:	01000001 	tsteq	r0, r1
    1fe0:	0000079c 	muleq	r0, ip, r7
    1fe4:	0000012b 	andeq	r0, r0, fp, lsr #2
    1fe8:	40001ee4 	andmi	r1, r0, r4, ror #29
    1fec:	00000280 	andeq	r0, r0, r0, lsl #5
    1ff0:	0000043d 	andeq	r0, r0, sp, lsr r4
    1ff4:	77060102 	strvc	r0, [r6, -r2, lsl #2]
    1ff8:	02000000 	andeq	r0, r0, #0
    1ffc:	00750801 	rsbseq	r0, r5, r1, lsl #16
    2000:	02020000 	andeq	r0, r2, #0
    2004:	00025105 	andeq	r5, r2, r5, lsl #2
    2008:	07020200 	streq	r0, [r2, -r0, lsl #4]
    200c:	00000033 	andeq	r0, r0, r3, lsr r0
    2010:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2014:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2018:	011e0704 	tsteq	lr, r4, lsl #14
    201c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2020:	00022505 	andeq	r2, r2, r5, lsl #10
    2024:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2028:	00000114 	andeq	r0, r0, r4, lsl r1
    202c:	2a050402 	bcs	14303c <IRQ_STACK_SIZE+0x13b03c>
    2030:	02000002 	andeq	r0, r0, #2
    2034:	02110704 	andseq	r0, r1, #4, 14	; 0x100000
    2038:	04020000 	streq	r0, [r2], #-0
    203c:	00011907 	andeq	r1, r1, r7, lsl #18
    2040:	08010200 	stmdaeq	r1, {r9}
    2044:	0000007e 	andeq	r0, r0, lr, ror r0
    2048:	0007c304 	andeq	ip, r7, r4, lsl #6
    204c:	e4150100 	ldr	r0, [r5], #-256	; 0xffffff00
    2050:	1840001e 	stmdane	r0, {r1, r2, r3, r4}^
    2054:	01000000 	mrseq	r0, (UNDEF: 0)
    2058:	00009d9c 	muleq	r0, ip, sp
    205c:	6e650500 	cdpvs	5, 6, cr0, cr5, cr0, {0}
    2060:	41150100 	tstmi	r5, r0, lsl #2
    2064:	ad000000 	stcge	0, cr0, [r0, #-0]
    2068:	0000001f 	andeq	r0, r0, pc, lsl r0
    206c:	0007f404 	andeq	pc, r7, r4, lsl #8
    2070:	fc1a0100 	ldc2	1, cr0, [sl], {-0}
    2074:	1440001e 	strbne	r0, [r0], #-30	; 0xffffffe2
    2078:	01000000 	mrseq	r0, (UNDEF: 0)
    207c:	0000cd9c 	muleq	r0, ip, sp
    2080:	07680600 	strbeq	r0, [r8, -r0, lsl #12]!
    2084:	1a010000 	bne	4208c <IRQ_STACK_SIZE+0x3a08c>
    2088:	00000041 	andeq	r0, r0, r1, asr #32
    208c:	e4065001 	str	r5, [r6], #-1
    2090:	01000006 	tsteq	r0, r6
    2094:	0000411a 	andeq	r4, r0, sl, lsl r1
    2098:	00510100 	subseq	r0, r1, r0, lsl #2
    209c:	0006bc04 	andeq	fp, r6, r4, lsl #24
    20a0:	101f0100 	andsne	r0, pc, r0, lsl #2
    20a4:	1840001f 	stmdane	r0, {r0, r1, r2, r3, r4}^
    20a8:	01000000 	mrseq	r0, (UNDEF: 0)
    20ac:	0000ff9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    20b0:	07680700 	strbeq	r0, [r8, -r0, lsl #14]!
    20b4:	1f010000 	svcne	0x00010000
    20b8:	00000041 	andeq	r0, r0, r1, asr #32
    20bc:	00001fce 	andeq	r1, r0, lr, asr #31
    20c0:	0006b006 	andeq	fp, r6, r6
    20c4:	411f0100 	tstmi	pc, r0, lsl #2
    20c8:	01000000 	mrseq	r0, (UNDEF: 0)
    20cc:	6e040051 	mcrvs	0, 0, r0, cr4, cr1, {2}
    20d0:	01000007 	tsteq	r0, r7
    20d4:	001f2824 	andseq	r2, pc, r4, lsr #16
    20d8:	00004c40 	andeq	r4, r0, r0, asr #24
    20dc:	319c0100 	orrscc	r0, ip, r0, lsl #2
    20e0:	06000001 	streq	r0, [r0], -r1
    20e4:	00000768 	andeq	r0, r0, r8, ror #14
    20e8:	00412401 	subeq	r2, r1, r1, lsl #8
    20ec:	50010000 	andpl	r0, r1, r0
    20f0:	0007e107 	andeq	lr, r7, r7, lsl #2
    20f4:	41240100 	teqmi	r4, r0, lsl #2
    20f8:	ef000000 	svc	0x00000000
    20fc:	0000001f 	andeq	r0, r0, pc, lsl r0
    2100:	00072004 	andeq	r2, r7, r4
    2104:	74300100 	ldrtvc	r0, [r0], #-256	; 0xffffff00
    2108:	4c40001f 	mcrrmi	0, 1, r0, r0, cr15
    210c:	01000000 	mrseq	r0, (UNDEF: 0)
    2110:	0001639c 	muleq	r1, ip, r3
    2114:	07680600 	strbeq	r0, [r8, -r0, lsl #12]!
    2118:	30010000 	andcc	r0, r1, r0
    211c:	00000041 	andeq	r0, r0, r1, asr #32
    2120:	e1075001 	tst	r7, r1
    2124:	01000007 	tsteq	r0, r7
    2128:	00004130 	andeq	r4, r0, r0, lsr r1
    212c:	00202900 	eoreq	r2, r0, r0, lsl #18
    2130:	fc040000 	stc2	0, cr0, [r4], {-0}
    2134:	01000006 	tsteq	r0, r6
    2138:	001fc03c 	andseq	ip, pc, ip, lsr r0	; <UNPREDICTABLE>
    213c:	00008440 	andeq	r8, r0, r0, asr #8
    2140:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    2144:	07000001 	streq	r0, [r0, -r1]
    2148:	00000768 	andeq	r0, r0, r8, ror #14
    214c:	00413c01 	subeq	r3, r1, r1, lsl #24
    2150:	20630000 	rsbcs	r0, r3, r0
    2154:	e1070000 	mrs	r0, (UNDEF: 7)
    2158:	01000007 	tsteq	r0, r7
    215c:	0000413c 	andeq	r4, r0, ip, lsr r1
    2160:	00209d00 	eoreq	r9, r0, r0, lsl #26
    2164:	06b00700 	ldrteq	r0, [r0], r0, lsl #14
    2168:	3c010000 	stccc	0, cr0, [r1], {-0}
    216c:	00000041 	andeq	r0, r0, r1, asr #32
    2170:	000020d7 	ldrdeq	r2, [r0], -r7
    2174:	07360400 	ldreq	r0, [r6, -r0, lsl #8]!
    2178:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    217c:	40002044 	andmi	r2, r0, r4, asr #32
    2180:	0000008c 	andeq	r0, r0, ip, lsl #1
    2184:	01e99c01 	mvneq	r9, r1, lsl #24
    2188:	68070000 	stmdavs	r7, {}	; <UNPREDICTABLE>
    218c:	01000007 	tsteq	r0, r7
    2190:	00004148 	andeq	r4, r0, r8, asr #2
    2194:	00211100 	eoreq	r1, r1, r0, lsl #2
    2198:	07e10700 	strbeq	r0, [r1, r0, lsl #14]!
    219c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    21a0:	00000041 	andeq	r0, r0, r1, asr #32
    21a4:	0000214b 	andeq	r2, r0, fp, asr #2
    21a8:	0007da07 	andeq	sp, r7, r7, lsl #20
    21ac:	41480100 	mrsmi	r0, (UNDEF: 88)
    21b0:	85000000 	strhi	r0, [r0, #-0]
    21b4:	00000021 	andeq	r0, r0, r1, lsr #32
    21b8:	0000fc04 	andeq	pc, r0, r4, lsl #24
    21bc:	d0540100 	subsle	r0, r4, r0, lsl #2
    21c0:	48400020 	stmdami	r0, {r5}^
    21c4:	01000000 	mrseq	r0, (UNDEF: 0)
    21c8:	00021d9c 	muleq	r2, ip, sp
    21cc:	07680700 	strbeq	r0, [r8, -r0, lsl #14]!
    21d0:	54010000 	strpl	r0, [r1], #-0
    21d4:	00000041 	andeq	r0, r0, r1, asr #32
    21d8:	000021bf 			; <UNDEFINED> instruction: 0x000021bf
    21dc:	0007e107 	andeq	lr, r7, r7, lsl #2
    21e0:	41540100 	cmpmi	r4, r0, lsl #2
    21e4:	eb000000 	bl	21ec <ABORT_STACK_SIZE+0x1dec>
    21e8:	00000021 	andeq	r0, r0, r1, lsr #32
    21ec:	00078308 	andeq	r8, r7, r8, lsl #6
    21f0:	48600100 	stmdami	r0!, {r8}^
    21f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    21f8:	1c400021 	mcrrne	0, 2, r0, r0, cr1
    21fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2200:	0002469c 	muleq	r2, ip, r6
    2204:	07680700 	strbeq	r0, [r8, -r0, lsl #14]!
    2208:	60010000 	andvs	r0, r1, r0
    220c:	00000041 	andeq	r0, r0, r1, asr #32
    2210:	00002225 	andeq	r2, r0, r5, lsr #4
    2214:	001c0400 	andseq	r0, ip, r0, lsl #8
    2218:	65010000 	strvs	r0, [r1, #-0]
    221c:	40002134 	andmi	r2, r0, r4, lsr r1
    2220:	00000018 	andeq	r0, r0, r8, lsl r0
    2224:	02789c01 	rsbseq	r9, r8, #256	; 0x100
    2228:	68070000 	stmdavs	r7, {}	; <UNPREDICTABLE>
    222c:	01000007 	tsteq	r0, r7
    2230:	00004165 	andeq	r4, r0, r5, ror #2
    2234:	00224600 	eoreq	r4, r2, r0, lsl #12
    2238:	06d20600 	ldrbeq	r0, [r2], r0, lsl #12
    223c:	65010000 	strvs	r0, [r1, #-0]
    2240:	00000041 	andeq	r0, r0, r1, asr #32
    2244:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    2248:	000007ab 	andeq	r0, r0, fp, lsr #15
    224c:	214c6a01 	cmpcs	ip, r1, lsl #20
    2250:	00184000 	andseq	r4, r8, r0
    2254:	9c010000 	stcls	0, cr0, [r1], {-0}
    2258:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    225c:	0007e707 	andeq	lr, r7, r7, lsl #14
    2260:	416a0100 	cmnmi	sl, r0, lsl #2
    2264:	67000000 	strvs	r0, [r0, -r0]
    2268:	06000022 	streq	r0, [r0], -r2, lsr #32
    226c:	000007da 	ldrdeq	r0, [r0], -sl
    2270:	00416a01 	subeq	r6, r1, r1, lsl #20
    2274:	51010000 	mrspl	r0, (UNDEF: 1)
    2278:	0007e107 	andeq	lr, r7, r7, lsl #2
    227c:	416a0100 	cmnmi	sl, r0, lsl #2
    2280:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2284:	00000022 	andeq	r0, r0, r2, lsr #32
    2288:	0002c909 	andeq	ip, r2, r9, lsl #18
    228c:	0002c900 	andeq	ip, r2, r0, lsl #18
    2290:	00640a00 	rsbeq	r0, r4, r0, lsl #20
    2294:	00030000 	andeq	r0, r3, r0
    2298:	02cf040b 	sbceq	r0, pc, #184549376	; 0xb000000
    229c:	6b0c0000 	blvs	3022a4 <IRQ_STACK_SIZE+0x2fa2a4>
    22a0:	0d000000 	stceq	0, cr0, [r0, #-0]
    22a4:	000006dd 	ldrdeq	r0, [r0], -sp
    22a8:	02b90301 	adcseq	r0, r9, #67108864	; 0x4000000
    22ac:	03050000 	movweq	r0, #20480	; 0x5000
    22b0:	40016fa0 	andmi	r6, r1, r0, lsr #31
    22b4:	0006ea0d 	andeq	lr, r6, sp, lsl #20
    22b8:	b9050100 	stmdblt	r5, {r8}
    22bc:	05000002 	streq	r0, [r0, #-2]
    22c0:	016fc003 	cmneq	pc, r3
    22c4:	07930d40 	ldreq	r0, [r3, r0, asr #26]
    22c8:	06010000 	streq	r0, [r1], -r0
    22cc:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    22d0:	6fd00305 	svcvs	0x00d00305
    22d4:	a20d4001 	andge	r4, sp, #1
    22d8:	01000007 	tsteq	r0, r7
    22dc:	0002b908 	andeq	fp, r2, r8, lsl #18
    22e0:	e0030500 	and	r0, r3, r0, lsl #10
    22e4:	0d40016f 	stfeqe	f0, [r0, #-444]	; 0xfffffe44
    22e8:	000006f3 	strdeq	r0, [r0], -r3
    22ec:	02b90901 	adcseq	r0, r9, #16384	; 0x4000
    22f0:	03050000 	movweq	r0, #20480	; 0x5000
    22f4:	40016ff0 	strdmi	r6, [r1], -r0
    22f8:	0007570d 	andeq	r5, r7, sp, lsl #14
    22fc:	b90b0100 	stmdblt	fp, {r8}
    2300:	05000002 	streq	r0, [r0, #-2]
    2304:	01701003 	cmneq	r0, r3
    2308:	07170d40 	ldreq	r0, [r7, -r0, asr #26]
    230c:	0d010000 	stceq	0, cr0, [r1, #-0]
    2310:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2314:	70200305 	eorvc	r0, r0, r5, lsl #6
    2318:	4f0d4001 	svcmi	0x000d4001
    231c:	01000007 	tsteq	r0, r7
    2320:	0002b90f 	andeq	fp, r2, pc, lsl #18
    2324:	00030500 	andeq	r0, r3, r0, lsl #10
    2328:	0d400170 	stfeqe	f0, [r0, #-448]	; 0xfffffe40
    232c:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    2330:	02b91001 	adcseq	r1, r9, #1
    2334:	03050000 	movweq	r0, #20480	; 0x5000
    2338:	40016fb0 			; <UNDEFINED> instruction: 0x40016fb0
    233c:	0007600d 	andeq	r6, r7, sp
    2340:	b9120100 	ldmdblt	r2, {r8}
    2344:	05000002 	streq	r0, [r0, #-2]
    2348:	01704003 	cmneq	r0, r3
    234c:	06b50d40 	ldrteq	r0, [r5], r0, asr #26
    2350:	13010000 	movwne	r0, #4096	; 0x1000
    2354:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2358:	70300305 	eorsvc	r0, r0, r5, lsl #6
    235c:	37004001 	strcc	r4, [r0, -r1]
    2360:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    2364:	0006e300 	andeq	lr, r6, r0, lsl #6
    2368:	58010400 	stmdapl	r1, {sl}
    236c:	01000001 	tsteq	r0, r1
    2370:	000008cd 	andeq	r0, r0, sp, asr #17
    2374:	0000012b 	andeq	r0, r0, fp, lsr #2
    2378:	40002164 	andmi	r2, r0, r4, ror #2
    237c:	00001c34 	andeq	r1, r0, r4, lsr ip
    2380:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    2384:	f2040802 	vadd.i8	d0, d4, d2
    2388:	0300000a 	movweq	r0, #10
    238c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2390:	01020074 	tsteq	r2, r4, ror r0
    2394:	00007706 	andeq	r7, r0, r6, lsl #14
    2398:	08010200 	stmdaeq	r1, {r9}
    239c:	00000075 	andeq	r0, r0, r5, ror r0
    23a0:	51050202 	tstpl	r5, r2, lsl #4
    23a4:	02000002 	andeq	r0, r0, #2
    23a8:	00330702 	eorseq	r0, r3, r2, lsl #14
    23ac:	04020000 	streq	r0, [r2], #-0
    23b0:	00011e07 	andeq	r1, r1, r7, lsl #28
    23b4:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    23b8:	00000225 	andeq	r0, r0, r5, lsr #4
    23bc:	14070802 	strne	r0, [r7], #-2050	; 0xfffff7fe
    23c0:	02000001 	andeq	r0, r0, #1
    23c4:	022a0504 	eoreq	r0, sl, #4, 10	; 0x1000000
    23c8:	04020000 	streq	r0, [r2], #-0
    23cc:	00021107 	andeq	r1, r2, r7, lsl #2
    23d0:	02040400 	andeq	r0, r4, #0, 8
    23d4:	01190704 	tsteq	r9, r4, lsl #14
    23d8:	04050000 	streq	r0, [r5], #-0
    23dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    23e0:	00870405 	addeq	r0, r7, r5, lsl #8
    23e4:	01020000 	mrseq	r0, (UNDEF: 2)
    23e8:	00007e08 	andeq	r7, r0, r8, lsl #28
    23ec:	94040500 	strls	r0, [r4], #-1280	; 0xfffffb00
    23f0:	06000000 	streq	r0, [r0], -r0
    23f4:	00000087 	andeq	r0, r0, r7, lsl #1
    23f8:	00092f07 	andeq	r2, r9, r7, lsl #30
    23fc:	a4280200 	strtge	r0, [r8], #-512	; 0xfffffe00
    2400:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2404:	00000a4b 	andeq	r0, r0, fp, asr #20
    2408:	bb000804 	bllt	4420 <SVC_STACK_SIZE+0x420>
    240c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2410:	000009be 			; <UNDEFINED> instruction: 0x000009be
    2414:	00000072 	andeq	r0, r0, r2, ror r0
    2418:	4d070000 	stcmi	0, cr0, [r7, #-0]
    241c:	0200000a 	andeq	r0, r0, #10
    2420:	00009962 	andeq	r9, r0, r2, ror #18
    2424:	03200a00 	teqeq	r0, #0, 20
    2428:	00012f58 	andeq	r2, r1, r8, asr pc
    242c:	0ac20b00 	beq	ff085034 <PCB_BASE_APP1+0xba584e34>
    2430:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
    2434:	0000004f 	andeq	r0, r0, pc, asr #32
    2438:	0ac70b00 	beq	ff1c5040 <PCB_BASE_APP1+0xba6c4e40>
    243c:	5a030000 	bpl	c2444 <IRQ_STACK_SIZE+0xba444>
    2440:	0000004f 	andeq	r0, r0, pc, asr #32
    2444:	083e0b04 	ldmdaeq	lr!, {r2, r8, r9, fp}
    2448:	5b030000 	blpl	c2450 <IRQ_STACK_SIZE+0xba450>
    244c:	0000004f 	andeq	r0, r0, pc, asr #32
    2450:	08460b08 	stmdaeq	r6, {r3, r8, r9, fp}^
    2454:	5c030000 	stcpl	0, cr0, [r3], {-0}
    2458:	0000004f 	andeq	r0, r0, pc, asr #32
    245c:	09970b0c 	ldmibeq	r7, {r2, r3, r8, r9, fp}
    2460:	5d030000 	stcpl	0, cr0, [r3, #-0]
    2464:	0000004f 	andeq	r0, r0, pc, asr #32
    2468:	099f0b10 	ldmibeq	pc, {r4, r8, r9, fp}	; <UNPREDICTABLE>
    246c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    2470:	0000004f 	andeq	r0, r0, pc, asr #32
    2474:	08bd0b14 	popeq	{r2, r4, r8, r9, fp}
    2478:	5f030000 	svcpl	0x00030000
    247c:	0000004f 	andeq	r0, r0, pc, asr #32
    2480:	0a640b18 	beq	19050e8 <STACK_SIZE+0x11050e8>
    2484:	60030000 	andvs	r0, r3, r0
    2488:	0000004f 	andeq	r0, r0, pc, asr #32
    248c:	4507001c 	strmi	r0, [r7, #-28]	; 0xffffffe4
    2490:	03000009 	movweq	r0, #9
    2494:	0000c661 	andeq	ip, r0, r1, ror #12
    2498:	09c30c00 	stmibeq	r3, {sl, fp}^
    249c:	a2010000 	andge	r0, r1, #0
    24a0:	00016401 	andeq	r6, r1, r1, lsl #8
    24a4:	00780d00 	rsbseq	r0, r8, r0, lsl #26
    24a8:	002ca201 	eoreq	sl, ip, r1, lsl #4
    24ac:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
    24b0:	2ca20100 	stfcss	f0, [r2]
    24b4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    24b8:	00000a27 	andeq	r0, r0, r7, lsr #20
    24bc:	0048a201 	subeq	sl, r8, r1, lsl #4
    24c0:	0f000000 	svceq	0x00000000
    24c4:	00000839 	andeq	r0, r0, r9, lsr r8
    24c8:	25010201 	strcs	r0, [r1, #-513]	; 0xfffffdff
    24cc:	03000000 	movweq	r0, #0
    24d0:	00000182 	andeq	r0, r0, r2, lsl #3
    24d4:	0009a710 	andeq	sl, r9, r0, lsl r7
    24d8:	01020100 	mrseq	r0, (UNDEF: 18)
    24dc:	00000025 	andeq	r0, r0, r5, lsr #32
    24e0:	0af91100 	beq	ffe468e8 <PCB_BASE_APP1+0xbb3466e8>
    24e4:	50010000 	andpl	r0, r1, r0
    24e8:	026a0101 	rsbeq	r0, sl, #1073741824	; 0x40000000
    24ec:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    24f0:	01500100 	cmpeq	r0, r0, lsl #2
    24f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    24f8:	01007912 	tsteq	r0, r2, lsl r9
    24fc:	002c0150 	eoreq	r0, ip, r0, asr r1
    2500:	27100000 	ldrcs	r0, [r0, -r0]
    2504:	0100000a 	tsteq	r0, sl
    2508:	002c0150 	eoreq	r0, ip, r0, asr r1
    250c:	25100000 	ldrcs	r0, [r0, #-0]
    2510:	0100000a 	tsteq	r0, sl
    2514:	002c0150 	eoreq	r0, ip, r0, asr r1
    2518:	a7100000 	ldrge	r0, [r0, -r0]
    251c:	01000009 	tsteq	r0, r9
    2520:	002c0150 	eoreq	r0, ip, r0, asr r1
    2524:	7a120000 	bvc	48252c <IRQ_STACK_SIZE+0x47a52c>
    2528:	50010078 	andpl	r0, r1, r8, ror r0
    252c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2530:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2534:	01500100 	cmpeq	r0, r0, lsl #2
    2538:	0000002c 	andeq	r0, r0, ip, lsr #32
    253c:	000acd13 	andeq	ip, sl, r3, lsl sp
    2540:	01520100 	cmpeq	r2, r0, lsl #2
    2544:	0000004f 	andeq	r0, r0, pc, asr #32
    2548:	00098213 	andeq	r8, r9, r3, lsl r2
    254c:	01520100 	cmpeq	r2, r0, lsl #2
    2550:	0000004f 	andeq	r0, r0, pc, asr #32
    2554:	00091913 	andeq	r1, r9, r3, lsl r9
    2558:	01520100 	cmpeq	r2, r0, lsl #2
    255c:	0000004f 	andeq	r0, r0, pc, asr #32
    2560:	00093e13 	andeq	r3, r9, r3, lsl lr
    2564:	01530100 	cmpeq	r3, r0, lsl #2
    2568:	0000004f 	andeq	r0, r0, pc, asr #32
    256c:	00091e13 	andeq	r1, r9, r3, lsl lr
    2570:	01530100 	cmpeq	r3, r0, lsl #2
    2574:	0000004f 	andeq	r0, r0, pc, asr #32
    2578:	00737814 	rsbseq	r7, r3, r4, lsl r8
    257c:	3a015401 	bcc	57588 <IRQ_STACK_SIZE+0x4f588>
    2580:	14000000 	strne	r0, [r0], #-0
    2584:	01007379 	tsteq	r0, r9, ror r3
    2588:	003a0154 	eorseq	r0, sl, r4, asr r1
    258c:	63140000 	tstvs	r4, #0
    2590:	54010078 	strpl	r0, [r1], #-120	; 0xffffff88
    2594:	00003a01 	andeq	r3, r0, r1, lsl #20
    2598:	79631400 	stmdbvc	r3!, {sl, ip}^
    259c:	01540100 	cmpeq	r4, r0, lsl #2
    25a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    25a4:	000a3d13 	andeq	r3, sl, r3, lsl sp
    25a8:	01550100 	cmpeq	r5, r0, lsl #2
    25ac:	0000026a 	andeq	r0, r0, sl, ror #4
    25b0:	00091013 	andeq	r1, r9, r3, lsl r0
    25b4:	01560100 	cmpeq	r6, r0, lsl #2
    25b8:	0000027a 	andeq	r0, r0, sl, ror r2
    25bc:	000a4213 	andeq	r4, sl, r3, lsl r2
    25c0:	01570100 	cmpeq	r7, r0, lsl #2
    25c4:	0000002c 	andeq	r0, r0, ip, lsr #32
    25c8:	003a1500 	eorseq	r1, sl, r0, lsl #10
    25cc:	027a0000 	rsbseq	r0, sl, #0
    25d0:	6b160000 	blvs	5825d8 <IRQ_STACK_SIZE+0x57a5d8>
    25d4:	1f000000 	svcne	0x00000000
    25d8:	003a1500 	eorseq	r1, sl, r0, lsl #10
    25dc:	028a0000 	addeq	r0, sl, #0
    25e0:	6b160000 	blvs	5825e8 <IRQ_STACK_SIZE+0x57a5e8>
    25e4:	07000000 	streq	r0, [r0, -r0]
    25e8:	0a851100 	beq	fe1469f0 <PCB_BASE_APP1+0xb96467f0>
    25ec:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    25f0:	034e0101 	movteq	r0, #57601	; 0xe101
    25f4:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    25f8:	01990100 	orrseq	r0, r9, r0, lsl #2
    25fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2600:	01007912 	tsteq	r0, r2, lsl r9
    2604:	002c0199 	mlaeq	ip, r9, r1, r0
    2608:	27100000 	ldrcs	r0, [r0, -r0]
    260c:	0100000a 	tsteq	r0, sl
    2610:	002c0199 	mlaeq	ip, r9, r1, r0
    2614:	25100000 	ldrcs	r0, [r0, #-0]
    2618:	0100000a 	tsteq	r0, sl
    261c:	002c0199 	mlaeq	ip, r9, r1, r0
    2620:	a7100000 	ldrge	r0, [r0, -r0]
    2624:	01000009 	tsteq	r0, r9
    2628:	002c0199 	mlaeq	ip, r9, r1, r0
    262c:	7a120000 	bvc	482634 <IRQ_STACK_SIZE+0x47a634>
    2630:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    2634:	00002c01 	andeq	r2, r0, r1, lsl #24
    2638:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    263c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2640:	0000002c 	andeq	r0, r0, ip, lsr #32
    2644:	00093e13 	andeq	r3, r9, r3, lsl lr
    2648:	019b0100 	orrseq	r0, fp, r0, lsl #2
    264c:	0000004f 	andeq	r0, r0, pc, asr #32
    2650:	00091e13 	andeq	r1, r9, r3, lsl lr
    2654:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2658:	0000004f 	andeq	r0, r0, pc, asr #32
    265c:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2660:	3a019c01 	bcc	6966c <IRQ_STACK_SIZE+0x6166c>
    2664:	14000000 	strne	r0, [r0], #-0
    2668:	01007378 	tsteq	r0, r8, ror r3
    266c:	003a019c 	mlaseq	sl, ip, r1, r0
    2670:	63140000 	tstvs	r4, #0
    2674:	9c010079 	stcls	0, cr0, [r1], {121}	; 0x79
    2678:	00003a01 	andeq	r3, r0, r1, lsl #20
    267c:	78631400 	stmdavc	r3!, {sl, ip}^
    2680:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2684:	0000003a 	andeq	r0, r0, sl, lsr r0
    2688:	000a3d13 	andeq	r3, sl, r3, lsl sp
    268c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    2690:	0000026a 	andeq	r0, r0, sl, ror #4
    2694:	00091013 	andeq	r1, r9, r3, lsl r0
    2698:	019e0100 	orrseq	r0, lr, r0, lsl #2
    269c:	0000027a 	andeq	r0, r0, sl, ror r2
    26a0:	000a4213 	andeq	r4, sl, r3, lsl r2
    26a4:	019f0100 	orrseq	r0, pc, r0, lsl #2
    26a8:	0000002c 	andeq	r0, r0, ip, lsr #32
    26ac:	080d1100 	stmdaeq	sp, {r8, ip}
    26b0:	b4010000 	strlt	r0, [r1], #-0
    26b4:	03b60101 			; <UNDEFINED> instruction: 0x03b60101
    26b8:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    26bc:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    26c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    26c4:	01007912 	tsteq	r0, r2, lsl r9
    26c8:	002c01b4 	strhteq	r0, [ip], -r4
    26cc:	27100000 	ldrcs	r0, [r0, -r0]
    26d0:	0100000a 	tsteq	r0, sl
    26d4:	002c01b4 	strhteq	r0, [ip], -r4
    26d8:	25100000 	ldrcs	r0, [r0, #-0]
    26dc:	0100000a 	tsteq	r0, sl
    26e0:	002c01b4 	strhteq	r0, [ip], -r4
    26e4:	73120000 	tstvc	r2, #0
    26e8:	01007274 	tsteq	r0, r4, ror r2
    26ec:	008101b4 			; <UNDEFINED> instruction: 0x008101b4
    26f0:	7a120000 	bvc	4826f8 <IRQ_STACK_SIZE+0x47a6f8>
    26f4:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    26f8:	00002c01 	andeq	r2, r0, r1, lsl #24
    26fc:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2700:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2704:	0000002c 	andeq	r0, r0, ip, lsr #32
    2708:	0009a713 	andeq	sl, r9, r3, lsl r7
    270c:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    2710:	0000004f 	andeq	r0, r0, pc, asr #32
    2714:	09d11100 	ldmibeq	r1, {r8, ip}^
    2718:	12010000 	andne	r0, r1, #0
    271c:	042a0102 	strteq	r0, [sl], #-258	; 0xfffffefe
    2720:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2724:	02120100 	andseq	r0, r2, #0, 2
    2728:	0000002c 	andeq	r0, r0, ip, lsr #32
    272c:	01007912 	tsteq	r0, r2, lsl r9
    2730:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2734:	27100000 	ldrcs	r0, [r0, -r0]
    2738:	0100000a 	tsteq	r0, sl
    273c:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2740:	25100000 	ldrcs	r0, [r0, #-0]
    2744:	0100000a 	tsteq	r0, sl
    2748:	002c0212 	eoreq	r0, ip, r2, lsl r2
    274c:	7a120000 	bvc	482754 <IRQ_STACK_SIZE+0x47a754>
    2750:	12010078 	andne	r0, r1, #120	; 0x78
    2754:	00002c02 	andeq	r2, r0, r2, lsl #24
    2758:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    275c:	02120100 	andseq	r0, r2, #0, 2
    2760:	0000002c 	andeq	r0, r0, ip, lsr #32
    2764:	746d6612 	strbtvc	r6, [sp], #-1554	; 0xfffff9ee
    2768:	02120100 	andseq	r0, r2, #0, 2
    276c:	00000081 	andeq	r0, r0, r1, lsl #1
    2770:	70611417 	rsbvc	r1, r1, r7, lsl r4
    2774:	02140100 	andseq	r0, r4, #0, 2
    2778:	000000bb 	strheq	r0, [r0], -fp
    277c:	00098913 	andeq	r8, r9, r3, lsl r9
    2780:	02150100 	andseq	r0, r5, #0, 2
    2784:	0000042a 	andeq	r0, r0, sl, lsr #8
    2788:	00871500 	addeq	r1, r7, r0, lsl #10
    278c:	043a0000 	ldrteq	r0, [sl], #-0
    2790:	6b160000 	blvs	582798 <IRQ_STACK_SIZE+0x57a798>
    2794:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2798:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    279c:	21640000 	cmncs	r4, r0
    27a0:	07c44000 	strbeq	r4, [r4, r0]
    27a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    27a8:	0000072c 	andeq	r0, r0, ip, lsr #14
    27ac:	0003c319 	andeq	ip, r3, r9, lsl r3
    27b0:	0022a900 	eoreq	sl, r2, r0, lsl #18
    27b4:	03cd1900 	biceq	r1, sp, #0, 18
    27b8:	22ca0000 	sbccs	r0, sl, #0
    27bc:	d7190000 	ldrle	r0, [r9, -r0]
    27c0:	eb000003 	bl	27d4 <ABORT_STACK_SIZE+0x23d4>
    27c4:	19000022 	stmdbne	r0, {r1, r5}
    27c8:	000003e3 	andeq	r0, r0, r3, ror #7
    27cc:	0000230c 	andeq	r2, r0, ip, lsl #6
    27d0:	0003ef19 	andeq	lr, r3, r9, lsl pc
    27d4:	00232d00 	eoreq	r2, r3, r0, lsl #26
    27d8:	03fa1a00 	mvnseq	r1, #0, 20
    27dc:	91020000 	mrsls	r0, (UNDEF: 2)
    27e0:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    27e4:	91020000 	mrsls	r0, (UNDEF: 2)
    27e8:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    27ec:	03000004 	movweq	r0, #4
    27f0:	1b7da491 	blne	1f6ba3c <STACK_SIZE+0x176ba3c>
    27f4:	0000041d 	andeq	r0, r0, sp, lsl r4
    27f8:	7dd09103 	ldfvcp	f1, [r0, #12]
    27fc:	0004051a 	andeq	r0, r4, sl, lsl r5
    2800:	ec030600 	stc	6, cr0, [r3], {-0}
    2804:	9f40016c 	svcls	0x0040016c
    2808:	0003fa1c 	andeq	pc, r3, ip, lsl sl	; <UNPREDICTABLE>
    280c:	ef1c0300 	svc	0x001c0300
    2810:	03000003 	movweq	r0, #3
    2814:	0003e31c 	andeq	lr, r3, ip, lsl r3
    2818:	d71d0000 	ldrle	r0, [sp, -r0]
    281c:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    2820:	03cd1cff 	biceq	r1, sp, #65280	; 0xff00
    2824:	1c000000 	stcne	0, cr0, [r0], {-0}
    2828:	000003c3 	andeq	r0, r0, r3, asr #7
    282c:	034e1e00 	movteq	r1, #60928	; 0xee00
    2830:	21800000 	orrcs	r0, r0, r0
    2834:	07584000 	ldrbeq	r4, [r8, -r0]
    2838:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    283c:	00070c02 	andeq	r0, r7, r2, lsl #24
    2840:	035b1900 	cmpeq	fp, #0, 18
    2844:	23590000 	cmpcs	r9, #0
    2848:	651c0000 	ldrvs	r0, [ip, #-0]
    284c:	00000003 	andeq	r0, r0, r3
    2850:	00036f1d 	andeq	r6, r3, sp, lsl pc
    2854:	1cffff00 	ldclne	15, cr15, [pc]	; 285c <ABORT_STACK_SIZE+0x245c>
    2858:	0000037b 	andeq	r0, r0, fp, ror r3
    285c:	03931c00 	orrseq	r1, r3, #0, 24
    2860:	1c030000 	stcne	0, cr0, [r3], {-0}
    2864:	0000039e 	muleq	r0, lr, r3
    2868:	03871903 	orreq	r1, r7, #49152	; 0xc000
    286c:	23aa0000 			; <UNDEFINED> instruction: 0x23aa0000
    2870:	581f0000 	ldmdapl	pc, {}	; <UNPREDICTABLE>
    2874:	20000007 	andcs	r0, r0, r7
    2878:	000003a9 	andeq	r0, r0, r9, lsr #7
    287c:	00002428 	andeq	r2, r0, r8, lsr #8
    2880:	0001821e 	andeq	r8, r1, lr, lsl r2
    2884:	00218000 	eoreq	r8, r1, r0
    2888:	00079040 	andeq	r9, r7, r0, asr #32
    288c:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    2890:	0000063f 	andeq	r0, r0, pc, lsr r6
    2894:	00019919 	andeq	r9, r1, r9, lsl r9
    2898:	00247200 	eoreq	r7, r4, r0, lsl #4
    289c:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    28a0:	24920000 	ldrcs	r0, [r2], #0
    28a4:	af190000 	svcge	0x00190000
    28a8:	72000001 	andvc	r0, r0, #1
    28ac:	19000024 	stmdbne	r0, {r2, r5}
    28b0:	000001c7 	andeq	r0, r0, r7, asr #3
    28b4:	000024b6 			; <UNDEFINED> instruction: 0x000024b6
    28b8:	0001d219 	andeq	sp, r1, r9, lsl r2
    28bc:	0024b600 	eoreq	fp, r4, r0, lsl #12
    28c0:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    28c4:	24d60000 	ldrbcs	r0, [r6], #0
    28c8:	8f190000 	svchi	0x00190000
    28cc:	06000001 	streq	r0, [r0], -r1
    28d0:	1f000025 	svcne	0x00000025
    28d4:	00000790 	muleq	r0, r0, r7
    28d8:	0001dd20 	andeq	sp, r1, r0, lsr #26
    28dc:	00252800 	eoreq	r2, r5, r0, lsl #16
    28e0:	01e92000 	mvneq	r2, r0
    28e4:	25600000 	strbcs	r0, [r0, #-0]!
    28e8:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    28ec:	98000001 	stmdals	r0, {r0}
    28f0:	20000025 	andcs	r0, r0, r5, lsr #32
    28f4:	00000201 	andeq	r0, r0, r1, lsl #4
    28f8:	000025c0 	andeq	r2, r0, r0, asr #11
    28fc:	00020d20 	andeq	r0, r2, r0, lsr #26
    2900:	00262e00 	eoreq	r2, r6, r0, lsl #28
    2904:	02192000 	andseq	r2, r9, #0
    2908:	264e0000 	strbcs	r0, [lr], -r0
    290c:	24200000 	strtcs	r0, [r0], #-0
    2910:	8c000002 	stchi	0, cr0, [r0], {2}
    2914:	20000026 	andcs	r0, r0, r6, lsr #32
    2918:	0000022f 	andeq	r0, r0, pc, lsr #4
    291c:	000026a0 	andeq	r2, r0, r0, lsr #13
    2920:	00023a20 	andeq	r3, r2, r0, lsr #20
    2924:	00278c00 	eoreq	r8, r7, r0, lsl #24
    2928:	02451b00 	subeq	r1, r5, #0, 22
    292c:	91030000 	mrsls	r0, (UNDEF: 3)
    2930:	511b7db0 			; <UNDEFINED> instruction: 0x511b7db0
    2934:	03000002 	movweq	r0, #2
    2938:	217da891 			; <UNDEFINED> instruction: 0x217da891
    293c:	0000025d 	andeq	r0, r0, sp, asr r2
    2940:	00013a1e 	andeq	r3, r1, lr, lsl sl
    2944:	0023ac00 	eoreq	sl, r3, r0, lsl #24
    2948:	0007c840 	andeq	ip, r7, r0, asr #16
    294c:	01890100 	orreq	r0, r9, r0, lsl #2
    2950:	00000611 	andeq	r0, r0, r1, lsl r6
    2954:	00015819 	andeq	r5, r1, r9, lsl r8
    2958:	0027e800 	eoreq	lr, r7, r0, lsl #16
    295c:	014f1900 	cmpeq	pc, r0, lsl #18
    2960:	28170000 	ldmdacs	r7, {}	; <UNPREDICTABLE>
    2964:	46190000 	ldrmi	r0, [r9], -r0
    2968:	51000001 	tstpl	r0, r1
    296c:	00000028 	andeq	r0, r0, r8, lsr #32
    2970:	00013a22 	andeq	r3, r1, r2, lsr #20
    2974:	00251c00 	eoreq	r1, r5, r0, lsl #24
    2978:	00010840 	andeq	r0, r1, r0, asr #16
    297c:	01920100 	orrseq	r0, r2, r0, lsl #2
    2980:	00015819 	andeq	r5, r1, r9, lsl r8
    2984:	0028db00 	eoreq	sp, r8, r0, lsl #22
    2988:	014f1900 	cmpeq	pc, r0, lsl #18
    298c:	28ee0000 	stmiacs	lr!, {}^	; <UNPREDICTABLE>
    2990:	46190000 	ldrmi	r0, [r9], -r0
    2994:	28000001 	stmdacs	r0, {r0}
    2998:	00000029 	andeq	r0, r0, r9, lsr #32
    299c:	8a230000 	bhi	8c29a4 <STACK_SIZE+0xc29a4>
    29a0:	ac000002 	stcge	0, cr0, [r0], {2}
    29a4:	f0400021 			; <UNDEFINED> instruction: 0xf0400021
    29a8:	01000007 	tsteq	r0, r7
    29ac:	a11901c4 	tstge	r9, r4, asr #3
    29b0:	92000002 	andls	r0, r0, #2
    29b4:	19000029 	stmdbne	r0, {r0, r3, r5}
    29b8:	000002ab 	andeq	r0, r0, fp, lsr #5
    29bc:	000029a6 	andeq	r2, r0, r6, lsr #19
    29c0:	0002b719 	andeq	fp, r2, r9, lsl r7
    29c4:	00299200 	eoreq	r9, r9, r0, lsl #4
    29c8:	02cf1900 	sbceq	r1, pc, #0, 18
    29cc:	29bc0000 	ldmibcs	ip!, {}	; <UNPREDICTABLE>
    29d0:	da190000 	ble	6429d8 <IRQ_STACK_SIZE+0x63a9d8>
    29d4:	bc000002 	stclt	0, cr0, [r0], {2}
    29d8:	19000029 	stmdbne	r0, {r0, r3, r5}
    29dc:	000002c3 	andeq	r0, r0, r3, asr #5
    29e0:	000029d0 	ldrdeq	r2, [r0], -r0
    29e4:	00029719 	andeq	r9, r2, r9, lsl r7
    29e8:	0029e300 	eoreq	lr, r9, r0, lsl #6
    29ec:	07f01f00 	ldrbeq	r1, [r0, r0, lsl #30]!
    29f0:	e5210000 	str	r0, [r1, #-0]!
    29f4:	20000002 	andcs	r0, r0, r2
    29f8:	000002f1 	strdeq	r0, [r0], -r1
    29fc:	00002a09 	andeq	r2, r0, r9, lsl #20
    2a00:	0002fd20 	andeq	pc, r2, r0, lsr #26
    2a04:	002a1d00 	eoreq	r1, sl, r0, lsl #26
    2a08:	03082000 	movweq	r2, #32768	; 0x8000
    2a0c:	2a4f0000 	bcs	13c2a14 <STACK_SIZE+0xbc2a14>
    2a10:	13200000 	teqne	r0, #0
    2a14:	99000003 	stmdbls	r0, {r0, r1}
    2a18:	2000002a 	andcs	r0, r0, sl, lsr #32
    2a1c:	0000031e 	andeq	r0, r0, lr, lsl r3
    2a20:	00002ad1 	ldrdeq	r2, [r0], -r1
    2a24:	0003291b 	andeq	r2, r3, fp, lsl r9
    2a28:	b0910300 	addslt	r0, r1, r0, lsl #6
    2a2c:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    2a30:	91030000 	mrsls	r0, (UNDEF: 3)
    2a34:	41217da8 	teqmi	r1, r8, lsr #27
    2a38:	23000003 	movwcs	r0, #3
    2a3c:	0000013a 	andeq	r0, r0, sl, lsr r1
    2a40:	40002714 	andmi	r2, r0, r4, lsl r7
    2a44:	00000810 	andeq	r0, r0, r0, lsl r8
    2a48:	1901ad01 	stmdbne	r1, {r0, r8, sl, fp, sp, pc}
    2a4c:	00000158 	andeq	r0, r0, r8, asr r1
    2a50:	00002b51 	andeq	r2, r0, r1, asr fp
    2a54:	00014f19 	andeq	r4, r1, r9, lsl pc
    2a58:	002b6400 	eoreq	r6, fp, r0, lsl #8
    2a5c:	01461900 	cmpeq	r6, r0, lsl #18
    2a60:	2bab0000 	blcs	feac2a68 <PCB_BASE_APP1+0xb9fc2868>
    2a64:	00000000 	andeq	r0, r0, r0
    2a68:	24000000 	strcs	r0, [r0], #-0
    2a6c:	400021a4 	andmi	r2, r0, r4, lsr #3
    2a70:	0000160d 	andeq	r1, r0, sp, lsl #12
    2a74:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    2a78:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    2a7c:	ec030551 	cfstr32	mvfx0, [r3], {81}	; 0x51
    2a80:	2540016c 	strbcs	r0, [r0, #-364]	; 0xfffffe94
    2a84:	74025001 	strvc	r5, [r2], #-1
    2a88:	26000000 	strcs	r0, [r0], -r0
    2a8c:	00000a99 	muleq	r0, r9, sl
    2a90:	29283a01 	stmdbcs	r8!, {r0, r9, fp, ip, sp}
    2a94:	00044000 	andeq	r4, r4, r0
    2a98:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a9c:	0000075a 	andeq	r0, r0, sl, asr r7
    2aa0:	00092a27 	andeq	r2, r9, r7, lsr #20
    2aa4:	743a0100 	ldrtvc	r0, [sl], #-256	; 0xffffff00
    2aa8:	01000000 	mrseq	r0, (UNDEF: 0)
    2aac:	0a932850 	beq	fe4ccbf4 <PCB_BASE_APP1+0xb99cc9f4>
    2ab0:	3c010000 	stccc	0, cr0, [r1], {-0}
    2ab4:	00000074 	andeq	r0, r0, r4, ror r0
    2ab8:	09692900 	stmdbeq	r9!, {r8, fp, sp}^
    2abc:	43010000 	movwmi	r0, #4096	; 0x1000
    2ac0:	075a2a01 	ldrbeq	r2, [sl, -r1, lsl #20]
    2ac4:	292c0000 	stmdbcs	ip!, {}	; <UNPREDICTABLE>
    2ac8:	00684000 	rsbeq	r4, r8, r0
    2acc:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ad0:	0009ac26 	andeq	sl, r9, r6, lsr #24
    2ad4:	944f0100 	strbls	r0, [pc], #-256	; 2adc <ABORT_STACK_SIZE+0x26dc>
    2ad8:	c8400029 	stmdagt	r0, {r0, r3, r5}^
    2adc:	01000001 	tsteq	r0, r1
    2ae0:	0007969c 	muleq	r7, ip, r6
    2ae4:	075a2b00 	ldrbeq	r2, [sl, -r0, lsl #22]
    2ae8:	29940000 	ldmibcs	r4, {}	; <UNPREDICTABLE>
    2aec:	08404000 	stmdaeq	r0, {lr}^
    2af0:	51010000 	mrspl	r0, (UNDEF: 1)
    2af4:	08532600 	ldmdaeq	r3, {r9, sl, sp}^
    2af8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    2afc:	40002b5c 	andmi	r2, r0, ip, asr fp
    2b00:	0000017c 	andeq	r0, r0, ip, ror r1
    2b04:	07f39c01 	ldrbeq	r9, [r3, r1, lsl #24]!
    2b08:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    2b0c:	7c010064 	stcvc	0, cr0, [r1], {100}	; 0x64
    2b10:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b14:	00002c15 	andeq	r2, r0, r5, lsl ip
    2b18:	006e652d 	rsbeq	r6, lr, sp, lsr #10
    2b1c:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    2b20:	51010000 	mrspl	r0, (UNDEF: 1)
    2b24:	000a352e 	andeq	r3, sl, lr, lsr #10
    2b28:	2c7e0100 	ldfcse	f0, [lr], #-0
    2b2c:	61000000 	mrsvs	r0, (UNDEF: 0)
    2b30:	2e00002c 	cdpcs	0, 0, cr0, cr0, cr12, {1}
    2b34:	00000978 	andeq	r0, r0, r8, ror r9
    2b38:	002c7f01 	eoreq	r7, ip, r1, lsl #30
    2b3c:	2c7f0000 	ldclcs	0, cr0, [pc], #-0	; 2b44 <ABORT_STACK_SIZE+0x2744>
    2b40:	512e0000 	teqpl	lr, r0
    2b44:	01000009 	tsteq	r0, r9
    2b48:	00002c80 	andeq	r2, r0, r0, lsl #25
    2b4c:	002c9300 	eoreq	r9, ip, r0, lsl #6
    2b50:	3a180000 	bcc	602b58 <IRQ_STACK_SIZE+0x5fab58>
    2b54:	d8000001 	stmdale	r0, {r0}
    2b58:	3040002c 	subcc	r0, r0, ip, lsr #32
    2b5c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b60:	00081e9c 	muleq	r8, ip, lr
    2b64:	01461a00 	cmpeq	r6, r0, lsl #20
    2b68:	50010000 	andpl	r0, r1, r0
    2b6c:	00014f19 	andeq	r4, r1, r9, lsl pc
    2b70:	002cb100 	eoreq	fp, ip, r0, lsl #2
    2b74:	01581a00 	cmpeq	r8, r0, lsl #20
    2b78:	52010000 	andpl	r0, r1, #0
    2b7c:	08a02f00 	stmiaeq	r0!, {r8, r9, sl, fp, sp}
    2b80:	a7010000 	strge	r0, [r1, -r0]
    2b84:	0000004f 	andeq	r0, r0, pc, asr #32
    2b88:	40002d08 	andmi	r2, r0, r8, lsl #26
    2b8c:	00000028 	andeq	r0, r0, r8, lsr #32
    2b90:	08529c01 	ldmdaeq	r2, {r0, sl, fp, ip, pc}^
    2b94:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    2b98:	2ca70100 	stfcss	f0, [r7]
    2b9c:	d2000000 	andle	r0, r0, #0
    2ba0:	2c00002c 	stccs	0, cr0, [r0], {44}	; 0x2c
    2ba4:	a7010079 	smlsdxge	r1, r9, r0, r0
    2ba8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bac:	00002cf3 	strdeq	r2, [r0], -r3
    2bb0:	0adc2f00 	beq	ff70e7b8 <PCB_BASE_APP1+0xbac0e5b8>
    2bb4:	ac010000 	stcge	0, cr0, [r1], {-0}
    2bb8:	00000072 	andeq	r0, r0, r2, ror r0
    2bbc:	40002d30 	andmi	r2, r0, r0, lsr sp
    2bc0:	00000024 	andeq	r0, r0, r4, lsr #32
    2bc4:	08849c01 	stmeq	r4, {r0, sl, fp, ip, pc}
    2bc8:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    2bcc:	2cac0100 	stfcss	f0, [ip]
    2bd0:	14000000 	strne	r0, [r0], #-0
    2bd4:	2d00002d 	stccs	0, cr0, [r0, #-180]	; 0xffffff4c
    2bd8:	ac010079 	stcge	0, cr0, [r1], {121}	; 0x79
    2bdc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2be0:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2be4:	0000082a 	andeq	r0, r0, sl, lsr #16
    2be8:	2d54b101 	ldfcsp	f3, [r4, #-4]
    2bec:	00884000 	addeq	r4, r8, r0
    2bf0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2bf4:	000008db 	ldrdeq	r0, [r0], -fp
    2bf8:	01007830 	tsteq	r0, r0, lsr r8
    2bfc:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    2c00:	002d3500 	eoreq	r3, sp, r0, lsl #10
    2c04:	00793000 	rsbseq	r3, r9, r0
    2c08:	002cb301 	eoreq	fp, ip, r1, lsl #6
    2c0c:	2d540000 	ldclcs	0, cr0, [r4, #-0]
    2c10:	3a310000 	bcc	c42c18 <STACK_SIZE+0x442c18>
    2c14:	94000001 	strls	r0, [r0], #-1
    2c18:	6840002d 	stmdavs	r0, {r0, r2, r3, r5}^
    2c1c:	01000008 	tsteq	r0, r8
    2c20:	015819b9 	ldrheq	r1, [r8, #-153]	; 0xffffff67
    2c24:	2d730000 	ldclcs	0, cr0, [r3, #-0]
    2c28:	4f320000 	svcmi	0x00320000
    2c2c:	19000001 	stmdbne	r0, {r0}
    2c30:	00000146 	andeq	r0, r0, r6, asr #2
    2c34:	00002d87 	andeq	r2, r0, r7, lsl #27
    2c38:	60260000 	eorvs	r0, r6, r0
    2c3c:	01000008 	tsteq	r0, r8
    2c40:	002ddcbe 	strhteq	sp, [sp], -lr
    2c44:	00008840 	andeq	r8, r0, r0, asr #16
    2c48:	3d9c0100 	ldfccs	f0, [ip]
    2c4c:	33000009 	movwcc	r0, #9
    2c50:	00000a27 	andeq	r0, r0, r7, lsr #20
    2c54:	002cbe01 	eoreq	fp, ip, r1, lsl #28
    2c58:	2da70000 	stccs	0, cr0, [r7]
    2c5c:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    2c60:	2cc00100 	stfcse	f0, [r0], {0}
    2c64:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    2c68:	3000002d 	andcc	r0, r0, sp, lsr #32
    2c6c:	c0010079 	andgt	r0, r1, r9, ror r0
    2c70:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c74:	00002de7 	andeq	r2, r0, r7, ror #27
    2c78:	00013a31 	andeq	r3, r1, r1, lsr sl
    2c7c:	002e1c00 	eoreq	r1, lr, r0, lsl #24
    2c80:	00088040 	andeq	r8, r8, r0, asr #32
    2c84:	32c60100 	sbccc	r0, r6, #0, 2
    2c88:	00000158 	andeq	r0, r0, r8, asr r1
    2c8c:	00014f32 	andeq	r4, r1, r2, lsr pc
    2c90:	01461900 	cmpeq	r6, r0, lsl #18
    2c94:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    2c98:	00000000 	andeq	r0, r0, r0
    2c9c:	0009dc26 	andeq	sp, r9, r6, lsr #24
    2ca0:	64cb0100 	strbvs	r0, [fp], #256	; 0x100
    2ca4:	1440002e 	strbne	r0, [r0], #-46	; 0xffffffd2
    2ca8:	01000000 	mrseq	r0, (UNDEF: 0)
    2cac:	0009759c 	muleq	r9, ip, r5
    2cb0:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    2cb4:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    2cb8:	50010000 	andpl	r0, r1, r0
    2cbc:	0100792d 	tsteq	r0, sp, lsr #18
    2cc0:	000975cb 	andeq	r7, r9, fp, asr #11
    2cc4:	2d510100 	ldfcse	f0, [r1, #-0]
    2cc8:	01007066 	tsteq	r0, r6, rrx
    2ccc:	00097bcb 	andeq	r7, r9, fp, asr #23
    2cd0:	00520100 	subseq	r0, r2, r0, lsl #2
    2cd4:	002c0405 	eoreq	r0, ip, r5, lsl #8
    2cd8:	04050000 	streq	r0, [r5], #-0
    2cdc:	00000981 	andeq	r0, r0, r1, lsl #19
    2ce0:	00004806 	andeq	r4, r0, r6, lsl #16
    2ce4:	08fe2600 	ldmeq	lr!, {r9, sl, sp}^
    2ce8:	d1010000 	mrsle	r0, (UNDEF: 1)
    2cec:	40002e78 	andmi	r2, r0, r8, ror lr
    2cf0:	000000a4 	andeq	r0, r0, r4, lsr #1
    2cf4:	0a239c01 	beq	8e9d00 <STACK_SIZE+0xe9d00>
    2cf8:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    2cfc:	2cd10100 	ldfcse	f0, [r1], {0}
    2d00:	01000000 	mrseq	r0, (UNDEF: 0)
    2d04:	00792c50 	rsbseq	r2, r9, r0, asr ip
    2d08:	002cd101 	eoreq	sp, ip, r1, lsl #2
    2d0c:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    2d10:	662c0000 	strtvs	r0, [ip], -r0
    2d14:	d1010070 	tstle	r1, r0, ror r0
    2d18:	0000097b 	andeq	r0, r0, fp, ror r9
    2d1c:	00002e45 	andeq	r2, r0, r5, asr #28
    2d20:	0009562e 	andeq	r5, r9, lr, lsr #12
    2d24:	2cd30100 	ldfcse	f0, [r3], {0}
    2d28:	66000000 	strvs	r0, [r0], -r0
    2d2c:	2e00002e 	cdpcs	0, 0, cr0, cr0, cr14, {1}
    2d30:	000009ed 	andeq	r0, r0, sp, ror #19
    2d34:	002cd301 	eoreq	sp, ip, r1, lsl #6
    2d38:	2e790000 	cdpcs	0, 7, cr0, cr9, cr0, {0}
    2d3c:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    2d40:	d4010078 	strle	r0, [r1], #-120	; 0xffffff88
    2d44:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d48:	00002e8c 	andeq	r2, r0, ip, lsl #29
    2d4c:	00797930 	rsbseq	r7, r9, r0, lsr r9
    2d50:	002cd401 	eoreq	sp, ip, r1, lsl #8
    2d54:	2eab0000 	cdpcs	0, 10, cr0, cr11, cr0, {0}
    2d58:	3a310000 	bcc	c42d60 <STACK_SIZE+0x442d60>
    2d5c:	c4000001 	strgt	r0, [r0], #-1
    2d60:	9840002e 	stmdals	r0, {r1, r2, r3, r5}^
    2d64:	01000008 	tsteq	r0, r8
    2d68:	015819da 	ldrsbeq	r1, [r8, #-154]	; 0xffffff66
    2d6c:	2eca0000 	cdpcs	0, 12, cr0, cr10, cr0, {0}
    2d70:	4f320000 	svcmi	0x00320000
    2d74:	19000001 	stmdbne	r0, {r0}
    2d78:	00000146 	andeq	r0, r0, r6, asr #2
    2d7c:	00002ef5 	strdeq	r2, [r0], -r5
    2d80:	ae260000 	cdpge	0, 2, cr0, cr6, cr0, {0}
    2d84:	01000008 	tsteq	r0, r8
    2d88:	002f1cdf 	ldrdeq	r1, [pc], -pc	; <UNPREDICTABLE>
    2d8c:	00008c40 	andeq	r8, r0, r0, asr #24
    2d90:	c39c0100 	orrsgt	r0, ip, #0, 2
    2d94:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    2d98:	df010078 	svcle	0x00010078
    2d9c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2da0:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    2da4:	2cdf0100 	ldfcse	f0, [pc], {0}
    2da8:	1a000000 	bne	2db0 <ABORT_STACK_SIZE+0x29b0>
    2dac:	2c00002f 	stccs	0, cr0, [r0], {47}	; 0x2f
    2db0:	01007066 	tsteq	r0, r6, rrx
    2db4:	00097bdf 	ldrdeq	r7, [r9], -pc	; <UNPREDICTABLE>
    2db8:	002f3b00 	eoreq	r3, pc, r0, lsl #22
    2dbc:	09563300 	ldmdbeq	r6, {r8, r9, ip, sp}^
    2dc0:	df010000 	svcle	0x00010000
    2dc4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2dc8:	00002f5c 	andeq	r2, r0, ip, asr pc
    2dcc:	0009ed27 	andeq	lr, r9, r7, lsr #26
    2dd0:	2cdf0100 	ldfcse	f0, [pc], {0}
    2dd4:	02000000 	andeq	r0, r0, #0
    2dd8:	78300091 	ldmdavc	r0!, {r0, r4, r7}
    2ddc:	e1010078 	hlt	0x1008
    2de0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2de4:	00002f7d 	andeq	r2, r0, sp, ror pc
    2de8:	00797930 	rsbseq	r7, r9, r0, lsr r9
    2dec:	002ce101 	eoreq	lr, ip, r1, lsl #2
    2df0:	2f910000 	svccs	0x00910000
    2df4:	3a310000 	bcc	c42dfc <STACK_SIZE+0x442dfc>
    2df8:	5c000001 	stcpl	0, cr0, [r0], {1}
    2dfc:	b040002f 	sublt	r0, r0, pc, lsr #32
    2e00:	01000008 	tsteq	r0, r8
    2e04:	015819e7 	cmpeq	r8, r7, ror #19
    2e08:	2fda0000 	svccs	0x00da0000
    2e0c:	4f190000 	svcmi	0x00190000
    2e10:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
    2e14:	1900002f 	stmdbne	r0, {r0, r1, r2, r3, r5}
    2e18:	00000146 	andeq	r0, r0, r6, asr #2
    2e1c:	0000300c 	andeq	r3, r0, ip
    2e20:	7a260000 	bvc	982e28 <STACK_SIZE+0x182e28>
    2e24:	01000008 	tsteq	r0, r8
    2e28:	002fa8ec 	eoreq	sl, pc, ip, ror #17
    2e2c:	00002840 	andeq	r2, r0, r0, asr #16
    2e30:	f39c0100 	vaddw.u16	q0, q6, d0
    2e34:	2700000a 	strcs	r0, [r0, -sl]
    2e38:	00000990 	muleq	r0, r0, r9
    2e3c:	002cec01 	eoreq	lr, ip, r1, lsl #24
    2e40:	50010000 	andpl	r0, r1, r0
    2e44:	000a0f27 	andeq	r0, sl, r7, lsr #30
    2e48:	2cec0100 	stfcse	f0, [ip]
    2e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    2e50:	a2260051 	eorge	r0, r6, #81	; 0x51
    2e54:	0100000a 	tsteq	r0, sl
    2e58:	002fd0f4 	strdeq	sp, [pc], -r4	; <UNPREDICTABLE>
    2e5c:	00003440 	andeq	r3, r0, r0, asr #8
    2e60:	239c0100 	orrscs	r0, ip, #0, 2
    2e64:	2700000b 	strcs	r0, [r0, -fp]
    2e68:	00000990 	muleq	r0, r0, r9
    2e6c:	002cf401 	eoreq	pc, ip, r1, lsl #8
    2e70:	50010000 	andpl	r0, r1, r0
    2e74:	000a0f27 	andeq	r0, sl, r7, lsr #30
    2e78:	2cf40100 	ldfcse	f0, [r4]
    2e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    2e80:	64180051 	ldrvs	r0, [r8], #-81	; 0xffffffaf
    2e84:	04000001 	streq	r0, [r0], #-1
    2e88:	1c400030 	mcrrne	0, 3, r0, r0, cr0
    2e8c:	01000000 	mrseq	r0, (UNDEF: 0)
    2e90:	000b409c 	muleq	fp, ip, r0
    2e94:	01751900 	cmneq	r5, r0, lsl #18
    2e98:	302c0000 	eorcc	r0, ip, r0
    2e9c:	34000000 	strcc	r0, [r0], #-0
    2ea0:	000008e7 	andeq	r0, r0, r7, ror #17
    2ea4:	20010701 	andcs	r0, r1, r1, lsl #14
    2ea8:	24400030 	strbcs	r0, [r0], #-48	; 0xffffffd0
    2eac:	01000000 	mrseq	r0, (UNDEF: 0)
    2eb0:	000b659c 	muleq	fp, ip, r5
    2eb4:	08743500 	ldmdaeq	r4!, {r8, sl, ip, sp}^
    2eb8:	07010000 	streq	r0, [r1, -r0]
    2ebc:	00002c01 	andeq	r2, r0, r1, lsl #24
    2ec0:	00500100 	subseq	r0, r0, r0, lsl #2
    2ec4:	000a6d34 	andeq	r6, sl, r4, lsr sp
    2ec8:	011a0100 	tsteq	sl, r0, lsl #2
    2ecc:	40003044 	andmi	r3, r0, r4, asr #32
    2ed0:	00000144 	andeq	r0, r0, r4, asr #2
    2ed4:	0c709c01 	ldcleq	12, cr9, [r0], #-4
    2ed8:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    2edc:	011a0100 	tsteq	sl, r0, lsl #2
    2ee0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ee4:	00003053 	andeq	r3, r0, r3, asr r0
    2ee8:	01007936 	tsteq	r0, r6, lsr r9
    2eec:	002c011a 	eoreq	r0, ip, sl, lsl r1
    2ef0:	30710000 	rsbscc	r0, r1, r0
    2ef4:	66360000 	ldrtvs	r0, [r6], -r0
    2ef8:	1a010070 	bne	430c0 <IRQ_STACK_SIZE+0x3b0c0>
    2efc:	00007201 	andeq	r7, r0, r1, lsl #4
    2f00:	00309000 	eorseq	r9, r0, r0
    2f04:	78783700 	ldmdavc	r8!, {r8, r9, sl, ip, sp}^
    2f08:	011d0100 	tsteq	sp, r0, lsl #2
    2f0c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f10:	000030bc 	strheq	r3, [r0], -ip
    2f14:	00797937 	rsbseq	r7, r9, r7, lsr r9
    2f18:	2c011d01 	stccs	13, cr1, [r1], {1}
    2f1c:	f3000000 	vhadd.u8	d0, d0, d0
    2f20:	37000030 	smladxcc	r0, r0, r0, r0
    2f24:	1d010070 	stcne	0, cr0, [r1, #-448]	; 0xfffffe40
    2f28:	00002c01 	andeq	r2, r0, r1, lsl #24
    2f2c:	00312000 	eorseq	r2, r1, r0
    2f30:	00743700 	rsbseq	r3, r4, r0, lsl #14
    2f34:	7b011e01 	blvc	4a740 <IRQ_STACK_SIZE+0x42740>
    2f38:	84000000 	strhi	r0, [r0], #-0
    2f3c:	37000031 	smladxcc	r0, r1, r0, r0
    2f40:	00776172 	rsbseq	r6, r7, r2, ror r1
    2f44:	7b012001 	blvc	4af50 <IRQ_STACK_SIZE+0x42f50>
    2f48:	c3000000 	movwgt	r0, #0
    2f4c:	38000031 	stmdacc	r0, {r0, r4, r5}
    2f50:	21010077 	tstcs	r1, r7, ror r0
    2f54:	00004f01 	andeq	r4, r0, r1, lsl #30
    2f58:	37570100 	ldrbcc	r0, [r7, -r0, lsl #2]
    2f5c:	22010068 	andcs	r0, r1, #104	; 0x68
    2f60:	00004f01 	andeq	r4, r0, r1, lsl #30
    2f64:	00320400 	eorseq	r0, r2, r0, lsl #8
    2f68:	61703700 	cmnvs	r0, r0, lsl #14
    2f6c:	23010064 	movwcs	r0, #4196	; 0x1064
    2f70:	00004f01 	andeq	r4, r0, r1, lsl #30
    2f74:	00322400 	eorseq	r2, r2, r0, lsl #8
    2f78:	013a1e00 	teqeq	sl, r0, lsl #28
    2f7c:	31100000 	tstcc	r0, r0
    2f80:	08d04000 	ldmeq	r0, {lr}^
    2f84:	37010000 	strcc	r0, [r1, -r0]
    2f88:	000c4201 	andeq	r4, ip, r1, lsl #4
    2f8c:	01581900 	cmpeq	r8, r0, lsl #18
    2f90:	32430000 	subcc	r0, r3, #0
    2f94:	4f320000 	svcmi	0x00320000
    2f98:	32000001 	andcc	r0, r0, #1
    2f9c:	00000146 	andeq	r0, r0, r6, asr #2
    2fa0:	30e42400 	rsccc	r2, r4, r0, lsl #8
    2fa4:	162c4000 	strtne	r4, [ip], -r0
    2fa8:	01250000 	teqeq	r5, r0
    2fac:	00770253 	rsbseq	r0, r7, r3, asr r2
    2fb0:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    2fb4:	01250079 	teqeq	r5, r9, ror r0
    2fb8:	01f30351 	mvnseq	r0, r1, asr r3
    2fbc:	50012552 	andpl	r2, r1, r2, asr r5
    2fc0:	6cfc0305 	ldclvs	3, cr0, [ip], #20
    2fc4:	02254001 	eoreq	r4, r5, #1
    2fc8:	7a02007d 	bvc	831c4 <IRQ_STACK_SIZE+0x7b1c4>
    2fcc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2fd0:	00000182 	andeq	r0, r0, r2, lsl #3
    2fd4:	40003188 	andmi	r3, r0, r8, lsl #3
    2fd8:	000003c8 	andeq	r0, r0, r8, asr #7
    2fdc:	0d789c01 	ldcleq	12, cr9, [r8, #-4]!
    2fe0:	8f190000 	svchi	0x00190000
    2fe4:	56000001 	strpl	r0, [r0], -r1
    2fe8:	19000032 	stmdbne	r0, {r1, r4, r5}
    2fec:	00000199 	muleq	r0, r9, r1
    2ff0:	00003276 	andeq	r3, r0, r6, ror r2
    2ff4:	0001a319 	andeq	sl, r1, r9, lsl r3
    2ff8:	0032ad00 	eorseq	sl, r2, r0, lsl #26
    2ffc:	01af1900 			; <UNDEFINED> instruction: 0x01af1900
    3000:	32cd0000 	sbccc	r0, sp, #0
    3004:	bb190000 	bllt	64300c <IRQ_STACK_SIZE+0x63b00c>
    3008:	ed000001 	stc	0, cr0, [r0, #-4]
    300c:	1a000032 	bne	30dc <ABORT_STACK_SIZE+0x2cdc>
    3010:	000001c7 	andeq	r0, r0, r7, asr #3
    3014:	1a049102 	bne	127424 <IRQ_STACK_SIZE+0x11f424>
    3018:	000001d2 	ldrdeq	r0, [r0], -r2
    301c:	20089102 	andcs	r9, r8, r2, lsl #2
    3020:	000001dd 	ldrdeq	r0, [r0], -sp
    3024:	000033f4 	strdeq	r3, [r0], -r4
    3028:	0001e920 	andeq	lr, r1, r0, lsr #18
    302c:	0035c700 	eorseq	ip, r5, r0, lsl #14
    3030:	01f52000 	mvnseq	r2, r0
    3034:	38030000 	stmdacc	r3, {}	; <UNPREDICTABLE>
    3038:	01200000 	teqeq	r0, r0
    303c:	5a000002 	bpl	304c <ABORT_STACK_SIZE+0x2c4c>
    3040:	20000039 	andcs	r0, r0, r9, lsr r0
    3044:	0000020d 	andeq	r0, r0, sp, lsl #4
    3048:	00003cbd 			; <UNDEFINED> instruction: 0x00003cbd
    304c:	00021920 	andeq	r1, r2, r0, lsr #18
    3050:	003cdd00 	eorseq	sp, ip, r0, lsl #26
    3054:	02242000 	eoreq	r2, r4, #0
    3058:	3d1b0000 	ldccc	0, cr0, [fp, #-0]
    305c:	2f200000 	svccs	0x00200000
    3060:	2f000002 	svccs	0x00000002
    3064:	2000003d 	andcs	r0, r0, sp, lsr r0
    3068:	0000023a 	andeq	r0, r0, sl, lsr r2
    306c:	00003d95 	muleq	r0, r5, sp
    3070:	0002451b 	andeq	r4, r2, fp, lsl r5
    3074:	40910200 	addsmi	r0, r1, r0, lsl #4
    3078:	0002511b 	andeq	r5, r2, fp, lsl r1
    307c:	b8910300 	ldmlt	r1, {r8, r9}
    3080:	025d207f 	subseq	r2, sp, #127	; 0x7f
    3084:	3dfb0000 	ldclcc	0, cr0, [fp]
    3088:	3a1e0000 	bcc	783090 <IRQ_STACK_SIZE+0x77b090>
    308c:	54000001 	strpl	r0, [r0], #-1
    3090:	10400033 	subne	r0, r0, r3, lsr r0
    3094:	01000009 	tsteq	r0, r9
    3098:	0d530189 	ldfeqe	f0, [r3, #-548]	; 0xfffffddc
    309c:	58320000 	ldmdapl	r2!, {}	; <UNPREDICTABLE>
    30a0:	32000001 	andcc	r0, r0, #1
    30a4:	0000014f 	andeq	r0, r0, pc, asr #2
    30a8:	00014619 	andeq	r4, r1, r9, lsl r6
    30ac:	003e8300 	eorseq	r8, lr, r0, lsl #6
    30b0:	3a230000 	bcc	8c30b8 <STACK_SIZE+0xc30b8>
    30b4:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    30b8:	30400033 	subcc	r0, r0, r3, lsr r0
    30bc:	01000009 	tsteq	r0, r9
    30c0:	58320192 	ldmdapl	r2!, {r1, r4, r7, r8}
    30c4:	32000001 	andcc	r0, r0, #1
    30c8:	0000014f 	andeq	r0, r0, pc, asr #2
    30cc:	00014619 	andeq	r4, r1, r9, lsl r6
    30d0:	003ea600 	eorseq	sl, lr, r0, lsl #12
    30d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    30d8:	0000028a 	andeq	r0, r0, sl, lsl #5
    30dc:	40003550 	andmi	r3, r0, r0, asr r5
    30e0:	00000174 	andeq	r0, r0, r4, ror r1
    30e4:	0e399c01 	cdpeq	12, 3, cr9, cr9, cr1, {0}
    30e8:	97190000 	ldrls	r0, [r9, -r0]
    30ec:	c9000002 	stmdbgt	r0, {r1}
    30f0:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    30f4:	000002a1 	andeq	r0, r0, r1, lsr #5
    30f8:	00003ee9 	andeq	r3, r0, r9, ror #29
    30fc:	0002ab19 	andeq	sl, r2, r9, lsl fp
    3100:	003f2000 	eorseq	r2, pc, r0
    3104:	02b71900 	adcseq	r1, r7, #0, 18
    3108:	3f400000 	svccc	0x00400000
    310c:	c31a0000 	tstgt	sl, #0
    3110:	02000002 	andeq	r0, r0, #2
    3114:	cf1a0091 	svcgt	0x001a0091
    3118:	02000002 	andeq	r0, r0, #2
    311c:	da1a0491 	ble	684368 <IRQ_STACK_SIZE+0x67c368>
    3120:	02000002 	andeq	r0, r0, #2
    3124:	e5200891 	str	r0, [r0, #-2193]!	; 0xfffff76f
    3128:	60000002 	andvs	r0, r0, r2
    312c:	3900003f 	stmdbcc	r0, {r0, r1, r2, r3, r4, r5}
    3130:	000002f1 	strdeq	r0, [r0], -r1
    3134:	02fd2000 	rscseq	r2, sp, #0
    3138:	3f880000 	svccc	0x00880000
    313c:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3140:	ba000003 	blt	3154 <ABORT_STACK_SIZE+0x2d54>
    3144:	2000003f 	andcs	r0, r0, pc, lsr r0
    3148:	00000313 	andeq	r0, r0, r3, lsl r3
    314c:	00003ff8 	strdeq	r3, [r0], -r8
    3150:	00031e20 	andeq	r1, r3, r0, lsr #28
    3154:	00402f00 	subeq	r2, r0, r0, lsl #30
    3158:	03291b00 	teqeq	r9, #0, 22
    315c:	91020000 	mrsls	r0, (UNDEF: 2)
    3160:	03351b40 	teqeq	r5, #64, 22	; 0x10000
    3164:	91030000 	mrsls	r0, (UNDEF: 3)
    3168:	41207fb8 			; <UNDEFINED> instruction: 0x41207fb8
    316c:	66000003 	strvs	r0, [r0], -r3
    3170:	23000040 	movwcs	r0, #64	; 0x40
    3174:	0000013a 	andeq	r0, r0, sl, lsr r1
    3178:	40003648 	andmi	r3, r0, r8, asr #12
    317c:	00000950 	andeq	r0, r0, r0, asr r9
    3180:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3184:	00000158 	andeq	r0, r0, r8, asr r1
    3188:	00014f32 	andeq	r4, r1, r2, lsr pc
    318c:	01461900 	cmpeq	r6, r0, lsl #18
    3190:	40be0000 	adcsmi	r0, lr, r0
    3194:	00000000 	andeq	r0, r0, r0
    3198:	00034e18 	andeq	r4, r3, r8, lsl lr
    319c:	0036c400 	eorseq	ip, r6, r0, lsl #8
    31a0:	00021c40 	andeq	r1, r2, r0, asr #24
    31a4:	7b9c0100 	blvc	fe7035ac <PCB_BASE_APP1+0xb9c033ac>
    31a8:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    31ac:	0000035b 	andeq	r0, r0, fp, asr r3
    31b0:	000040e1 	andeq	r4, r0, r1, ror #1
    31b4:	00036519 	andeq	r6, r3, r9, lsl r5
    31b8:	00411900 	subeq	r1, r1, r0, lsl #18
    31bc:	036f1900 	cmneq	pc, #0, 18
    31c0:	41390000 	teqmi	r9, r0
    31c4:	7b190000 	blvc	6431cc <IRQ_STACK_SIZE+0x63b1cc>
    31c8:	59000003 	stmdbpl	r0, {r0, r1}
    31cc:	19000041 	stmdbne	r0, {r0, r6}
    31d0:	00000387 	andeq	r0, r0, r7, lsl #7
    31d4:	00004179 	andeq	r4, r0, r9, ror r1
    31d8:	0003931a 	andeq	r9, r3, sl, lsl r3
    31dc:	04910200 	ldreq	r0, [r1], #512	; 0x200
    31e0:	00039e1a 	andeq	r9, r3, sl, lsl lr
    31e4:	08910200 	ldmeq	r1, {r9}
    31e8:	0003a920 	andeq	sl, r3, r0, lsr #18
    31ec:	0041f600 	subeq	pc, r1, r0, lsl #12
    31f0:	028a1e00 	addeq	r1, sl, #0, 28
    31f4:	37040000 	strcc	r0, [r4, -r0]
    31f8:	09704000 	ldmdbeq	r0!, {lr}^
    31fc:	c4010000 	strgt	r0, [r1], #-0
    3200:	000f4a01 	andeq	r4, pc, r1, lsl #20
    3204:	02da3200 	sbcseq	r3, sl, #0, 4
    3208:	cf320000 	svcgt	0x00320000
    320c:	19000002 	stmdbne	r0, {r1}
    3210:	000002c3 	andeq	r0, r0, r3, asr #5
    3214:	0000423a 	andeq	r4, r0, sl, lsr r2
    3218:	0002b732 	andeq	fp, r2, r2, lsr r7
    321c:	02ab3200 	adceq	r3, fp, #0, 4
    3220:	a11a0000 	tstge	sl, r0
    3224:	03000002 	movweq	r0, #2
    3228:	197efc91 	ldmdbne	lr!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    322c:	00000297 	muleq	r0, r7, r2
    3230:	0000424d 	andeq	r4, r0, sp, asr #4
    3234:	0009701f 	andeq	r7, r9, pc, lsl r0
    3238:	02e52100 	rsceq	r2, r5, #0, 2
    323c:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3240:	00000002 	andeq	r0, r0, r2
    3244:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3248:	00426200 	subeq	r6, r2, r0, lsl #4
    324c:	03082000 	movweq	r2, #32768	; 0x8000
    3250:	42940000 	addsmi	r0, r4, #0
    3254:	13200000 	teqne	r0, #0
    3258:	d2000003 	andle	r0, r0, #3
    325c:	20000042 	andcs	r0, r0, r2, asr #32
    3260:	0000031e 	andeq	r0, r0, lr, lsl r3
    3264:	00004309 	andeq	r4, r0, r9, lsl #6
    3268:	0003291b 	andeq	r2, r3, fp, lsl r9
    326c:	b0910300 	addslt	r0, r1, r0, lsl #6
    3270:	03351b7f 	teqeq	r5, #130048	; 0x1fc00
    3274:	91030000 	mrsls	r0, (UNDEF: 3)
    3278:	41207fa8 	teqmi	r0, r8, lsr #31
    327c:	40000003 	andmi	r0, r0, r3
    3280:	23000043 	movwcs	r0, #67	; 0x43
    3284:	0000013a 	andeq	r0, r0, sl, lsr r1
    3288:	40003858 	andmi	r3, r0, r8, asr r8
    328c:	00000990 	muleq	r0, r0, r9
    3290:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3294:	00000158 	andeq	r0, r0, r8, asr r1
    3298:	00014f32 	andeq	r4, r1, r2, lsr pc
    329c:	01461900 	cmpeq	r6, r0, lsl #18
    32a0:	43980000 	orrsmi	r0, r8, #0
    32a4:	00000000 	andeq	r0, r0, r0
    32a8:	377c2400 	ldrbcc	r2, [ip, -r0, lsl #8]!
    32ac:	01824000 	orreq	r4, r2, r0
    32b0:	01250000 	teqeq	r5, r0
    32b4:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    32b8:	0125067f 	teqeq	r5, pc, ror r6
    32bc:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    32c0:	0125067f 	teqeq	r5, pc, ror r6
    32c4:	fc910451 	ldc2	4, cr0, [r1], {81}	; 0x51
    32c8:	0225067e 	eoreq	r0, r5, #132120576	; 0x7e00000
    32cc:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    32d0:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    32d4:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    32d8:	02340000 	eorseq	r0, r4, #0
    32dc:	0100000a 	tsteq	r0, sl
    32e0:	38e001ca 	stmiacc	r0!, {r1, r3, r6, r7, r8}^
    32e4:	00804000 	addeq	r4, r0, r0
    32e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    32ec:	00001059 	andeq	r1, r0, r9, asr r0
    32f0:	00317836 	eorseq	r7, r1, r6, lsr r8
    32f4:	2c01ca01 	stccs	10, cr12, [r1], {1}
    32f8:	bb000000 	bllt	3300 <ABORT_STACK_SIZE+0x2f00>
    32fc:	36000043 	strcc	r0, [r0], -r3, asr #32
    3300:	01003179 	tsteq	r0, r9, ror r1
    3304:	002c01ca 	eoreq	r0, ip, sl, asr #3
    3308:	43dc0000 	bicsmi	r0, ip, #0
    330c:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3310:	ca010032 	bgt	433e0 <IRQ_STACK_SIZE+0x3b3e0>
    3314:	00002c01 	andeq	r2, r0, r1, lsl #24
    3318:	00440800 	subeq	r0, r4, r0, lsl #16
    331c:	32793600 	rsbscc	r3, r9, #0, 12
    3320:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3324:	0000002c 	andeq	r0, r0, ip, lsr #32
    3328:	00004429 	andeq	r4, r0, r9, lsr #8
    332c:	000a2735 	andeq	r2, sl, r5, lsr r7
    3330:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3334:	0000002c 	andeq	r0, r0, ip, lsr #32
    3338:	38009102 	stmdacc	r0, {r1, r8, ip, pc}
    333c:	cc010069 	stcgt	0, cr0, [r1], {105}	; 0x69
    3340:	00002c01 	andeq	r2, r0, r1, lsl #24
    3344:	37510100 	ldrbcc	r0, [r1, -r0, lsl #2]
    3348:	cc01006a 	stcgt	0, cr0, [r1], {106}	; 0x6a
    334c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3350:	00444a00 	subeq	r4, r4, r0, lsl #20
    3354:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    3358:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    335c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3360:	37500100 	ldrbcc	r0, [r0, -r0, lsl #2]
    3364:	00317979 	eorseq	r7, r1, r9, ror r9
    3368:	2c01cd01 	stccs	13, cr12, [r1], {1}
    336c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3370:	38000044 	stmdacc	r0, {r2, r6}
    3374:	00327878 	eorseq	r7, r2, r8, ror r8
    3378:	2c01cd01 	stccs	13, cr12, [r1], {1}
    337c:	01000000 	mrseq	r0, (UNDEF: 0)
    3380:	79793852 	ldmdbvc	r9!, {r1, r4, r6, fp, ip, sp}^
    3384:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    3388:	00002c01 	andeq	r2, r0, r1, lsl #24
    338c:	23530100 	cmpcs	r3, #0, 2
    3390:	0000013a 	andeq	r0, r0, sl, lsr r1
    3394:	40003924 	andmi	r3, r0, r4, lsr #18
    3398:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    339c:	3201e901 	andcc	lr, r1, #16384	; 0x4000
    33a0:	00000158 	andeq	r0, r0, r8, asr r1
    33a4:	00014f19 	andeq	r4, r1, r9, lsl pc
    33a8:	00447b00 	subeq	r7, r4, r0, lsl #22
    33ac:	01461900 	cmpeq	r6, r0, lsl #18
    33b0:	448e0000 	strmi	r0, [lr], #0
    33b4:	00000000 	andeq	r0, r0, r0
    33b8:	000a1734 	andeq	r1, sl, r4, lsr r7
    33bc:	01ee0100 	mvneq	r0, r0, lsl #2
    33c0:	40003960 	andmi	r3, r0, r0, ror #18
    33c4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    33c8:	121a9c01 	andsne	r9, sl, #256	; 0x100
    33cc:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    33d0:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    33d4:	00002c01 	andeq	r2, r0, r1, lsl #24
    33d8:	0044ae00 	subeq	sl, r4, r0, lsl #28
    33dc:	31793600 	cmncc	r9, r0, lsl #12
    33e0:	01ee0100 	mvneq	r0, r0, lsl #2
    33e4:	0000002c 	andeq	r0, r0, ip, lsr #32
    33e8:	000044f3 	strdeq	r4, [r0], -r3
    33ec:	00327836 	eorseq	r7, r2, r6, lsr r8
    33f0:	2c01ee01 	stccs	14, cr14, [r1], {1}
    33f4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    33f8:	36000045 	strcc	r0, [r0], -r5, asr #32
    33fc:	01003279 	tsteq	r0, r9, ror r2
    3400:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3404:	45890000 	strmi	r0, [r9]
    3408:	273a0000 	ldrcs	r0, [sl, -r0]!
    340c:	0100000a 	tsteq	r0, sl
    3410:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3414:	45da0000 	ldrbmi	r0, [sl]
    3418:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    341c:	01f00100 	mvnseq	r0, r0, lsl #2
    3420:	00000025 	andeq	r0, r0, r5, lsr #32
    3424:	00004606 	andeq	r4, r0, r6, lsl #12
    3428:	01007838 	tsteq	r0, r8, lsr r8
    342c:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    3430:	90050000 	andls	r0, r5, r0
    3434:	08930291 	ldmeq	r3, {r0, r4, r7, r9}
    3438:	00796437 	rsbseq	r6, r9, r7, lsr r4
    343c:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    3440:	2c000000 	stccs	0, cr0, [r0], {-0}
    3444:	37000046 	strcc	r0, [r0, -r6, asr #32]
    3448:	01007864 	tsteq	r0, r4, ror #16
    344c:	002501f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
    3450:	46df0000 	ldrbmi	r0, [pc], r0
    3454:	65370000 	ldrvs	r0, [r7, #-0]!
    3458:	f2010079 	vqadd.s8	q0, <illegal reg q0.5>, <illegal reg q12.5>
    345c:	00002501 	andeq	r2, r0, r1, lsl #10
    3460:	00475100 	subeq	r5, r7, r0, lsl #2
    3464:	78653700 	stmdavc	r5!, {r8, r9, sl, ip, sp}^
    3468:	01f20100 	mvnseq	r0, r0, lsl #2
    346c:	00000025 	andeq	r0, r0, r5, lsr #32
    3470:	0000477c 	andeq	r4, r0, ip, ror r7
    3474:	0001641e 	andeq	r6, r1, lr, lsl r4
    3478:	00398400 	eorseq	r8, r9, r0, lsl #8
    347c:	0009c840 	andeq	ip, r9, r0, asr #16
    3480:	01f40100 	mvnseq	r0, r0, lsl #2
    3484:	00001133 	andeq	r1, r0, r3, lsr r1
    3488:	00017519 	andeq	r7, r1, r9, lsl r5
    348c:	00462c00 	subeq	r2, r6, r0, lsl #24
    3490:	641e0000 	ldrvs	r0, [lr], #-0
    3494:	90000001 	andls	r0, r0, r1
    3498:	e0400039 	sub	r0, r0, r9, lsr r0
    349c:	01000009 	tsteq	r0, r9
    34a0:	115101f4 	ldrshne	r0, [r1, #-20]	; 0xffffffec
    34a4:	75190000 	ldrvc	r0, [r9, #-0]
    34a8:	df000001 	svcle	0x00000001
    34ac:	00000046 	andeq	r0, r0, r6, asr #32
    34b0:	0001641e 	andeq	r6, r1, lr, lsl r4
    34b4:	0039b400 	eorseq	fp, r9, r0, lsl #8
    34b8:	000a0840 	andeq	r0, sl, r0, asr #16
    34bc:	01f60100 	mvnseq	r0, r0, lsl #2
    34c0:	0000116f 	andeq	r1, r0, pc, ror #2
    34c4:	00017519 	andeq	r7, r1, r9, lsl r5
    34c8:	0047a200 	subeq	sl, r7, r0, lsl #4
    34cc:	3a1e0000 	bcc	7834d4 <IRQ_STACK_SIZE+0x77b4d4>
    34d0:	08000001 	stmdaeq	r0, {r0}
    34d4:	2040003a 	subcs	r0, r0, sl, lsr r0
    34d8:	0100000a 	tsteq	r0, sl
    34dc:	119f0209 	orrsne	r0, pc, r9, lsl #4
    34e0:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    34e4:	b9000001 	stmdblt	r0, {r0}
    34e8:	19000047 	stmdbne	r0, {r0, r1, r2, r6}
    34ec:	0000014f 	andeq	r0, r0, pc, asr #2
    34f0:	000047cc 	andeq	r4, r0, ip, asr #15
    34f4:	00014619 	andeq	r4, r1, r9, lsl r6
    34f8:	0047e700 	subeq	lr, r7, r0, lsl #14
    34fc:	3a1e0000 	bcc	783504 <IRQ_STACK_SIZE+0x77b504>
    3500:	44000001 	strmi	r0, [r0], #-1
    3504:	5040003a 	subpl	r0, r0, sl, lsr r0
    3508:	0100000a 	tsteq	r0, sl
    350c:	11cf020d 	bicne	r0, pc, sp, lsl #4
    3510:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3514:	02000001 	andeq	r0, r0, #1
    3518:	19000048 	stmdbne	r0, {r3, r6}
    351c:	0000014f 	andeq	r0, r0, pc, asr #2
    3520:	00004815 	andeq	r4, r0, r5, lsl r8
    3524:	00014619 	andeq	r4, r1, r9, lsl r6
    3528:	00483000 	subeq	r3, r8, r0
    352c:	3a1e0000 	bcc	783534 <IRQ_STACK_SIZE+0x77b534>
    3530:	c8000001 	stmdagt	r0, {r0}
    3534:	7840003a 	stmdavc	r0, {r1, r3, r4, r5}^
    3538:	0100000a 	tsteq	r0, sl
    353c:	11ff01fb 	ldrshne	r0, [pc, #27]	; 355f <ABORT_STACK_SIZE+0x315f>
    3540:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3544:	4b000001 	blmi	3550 <ABORT_STACK_SIZE+0x3150>
    3548:	19000048 	stmdbne	r0, {r3, r6}
    354c:	0000014f 	andeq	r0, r0, pc, asr #2
    3550:	0000485e 	andeq	r4, r0, lr, asr r8
    3554:	00014619 	andeq	r4, r1, r9, lsl r6
    3558:	00487900 	subeq	r7, r8, r0, lsl #18
    355c:	64220000 	strtvs	r0, [r2], #-0
    3560:	08000001 	stmdaeq	r0, {r0}
    3564:	0440003b 	strbeq	r0, [r0], #-59	; 0xffffffc5
    3568:	01000000 	mrseq	r0, (UNDEF: 0)
    356c:	75190205 	ldrvc	r0, [r9, #-517]	; 0xfffffdfb
    3570:	94000001 	strls	r0, [r0], #-1
    3574:	00000048 	andeq	r0, r0, r8, asr #32
    3578:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    357c:	3b140000 	blcc	503584 <IRQ_STACK_SIZE+0x4fb584>
    3580:	02384000 	eorseq	r4, r8, #0
    3584:	9c010000 	stcls	0, cr0, [r1], {-0}
    3588:	000013ea 	andeq	r1, r0, sl, ror #7
    358c:	0003c319 	andeq	ip, r3, r9, lsl r3
    3590:	0048bf00 	subeq	fp, r8, r0, lsl #30
    3594:	03cd1900 	biceq	r1, sp, #0, 18
    3598:	48ed0000 	stmiami	sp!, {}^	; <UNPREDICTABLE>
    359c:	d7190000 	ldrle	r0, [r9, -r0]
    35a0:	0d000003 	stceq	0, cr0, [r0, #-12]
    35a4:	19000049 	stmdbne	r0, {r0, r3, r6}
    35a8:	000003e3 	andeq	r0, r0, r3, ror #7
    35ac:	0000492d 	andeq	r4, r0, sp, lsr #18
    35b0:	0003ef19 	andeq	lr, r3, r9, lsl pc
    35b4:	00494d00 	subeq	r4, r9, r0, lsl #26
    35b8:	03fa1a00 	mvnseq	r1, #0, 20
    35bc:	91020000 	mrsls	r0, (UNDEF: 2)
    35c0:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    35c4:	91020000 	mrsls	r0, (UNDEF: 2)
    35c8:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    35cc:	03000004 	movweq	r0, #4
    35d0:	1b7da491 	blne	1f6c81c <STACK_SIZE+0x176c81c>
    35d4:	0000041d 	andeq	r0, r0, sp, lsl r4
    35d8:	7dd09103 	ldfvcp	f1, [r0, #12]
    35dc:	00034e1e 	andeq	r4, r3, lr, lsl lr
    35e0:	003b4000 	eorseq	r4, fp, r0
    35e4:	000aa840 	andeq	sl, sl, r0, asr #16
    35e8:	02190100 	andseq	r0, r9, #0, 2
    35ec:	000013cb 	andeq	r1, r0, fp, asr #7
    35f0:	00039e1a 	andeq	r9, r3, sl, lsl lr
    35f4:	1a590100 	bne	16439fc <STACK_SIZE+0xe439fc>
    35f8:	00000393 	muleq	r0, r3, r3
    35fc:	87195a01 	ldrhi	r5, [r9, -r1, lsl #20]
    3600:	79000003 	stmdbvc	r0, {r0, r1}
    3604:	1a000049 	bne	3730 <ABORT_STACK_SIZE+0x3330>
    3608:	0000037b 	andeq	r0, r0, fp, ror r3
    360c:	7d949103 	ldfvcd	f1, [r4, #12]
    3610:	00036f1a 	andeq	r6, r3, sl, lsl pc
    3614:	98910300 	ldmls	r1, {r8, r9}
    3618:	03651a7d 	cmneq	r5, #512000	; 0x7d000
    361c:	91030000 	mrsls	r0, (UNDEF: 3)
    3620:	5b197cf8 	blpl	662a08 <IRQ_STACK_SIZE+0x65aa08>
    3624:	c8000003 	stmdagt	r0, {r0, r1}
    3628:	1f000049 	svcne	0x00000049
    362c:	00000aa8 	andeq	r0, r0, r8, lsr #21
    3630:	0003a920 	andeq	sl, r3, r0, lsr #18
    3634:	0049f500 	subeq	pc, r9, r0, lsl #10
    3638:	028a1e00 	addeq	r1, sl, #0, 28
    363c:	3b400000 	blcc	1003644 <STACK_SIZE+0x803644>
    3640:	0ad04000 	beq	ff413648 <PCB_BASE_APP1+0xba913448>
    3644:	c4010000 	strgt	r0, [r1], #-0
    3648:	00139201 	andseq	r9, r3, r1, lsl #4
    364c:	02da3200 	sbcseq	r3, sl, #0, 4
    3650:	cf320000 	svcgt	0x00320000
    3654:	19000002 	stmdbne	r0, {r1}
    3658:	000002c3 	andeq	r0, r0, r3, asr #5
    365c:	00004a39 	andeq	r4, r0, r9, lsr sl
    3660:	0002b732 	andeq	fp, r2, r2, lsr r7
    3664:	02ab3200 	adceq	r3, fp, #0, 4
    3668:	a11a0000 	tstge	sl, r0
    366c:	03000002 	movweq	r0, #2
    3670:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    3674:	00000297 	muleq	r0, r7, r2
    3678:	00004a4c 	andeq	r4, r0, ip, asr #20
    367c:	000ad01f 	andeq	sp, sl, pc, lsl r0
    3680:	02e52100 	rsceq	r2, r5, #0, 2
    3684:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3688:	00000002 	andeq	r0, r0, r2
    368c:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3690:	004a6100 	subeq	r6, sl, r0, lsl #2
    3694:	03082000 	movweq	r2, #32768	; 0x8000
    3698:	4a930000 	bmi	fe4c36a0 <PCB_BASE_APP1+0xb99c34a0>
    369c:	13200000 	teqne	r0, #0
    36a0:	d1000003 	tstle	r0, r3
    36a4:	2000004a 	andcs	r0, r0, sl, asr #32
    36a8:	0000031e 	andeq	r0, r0, lr, lsl r3
    36ac:	00004b08 	andeq	r4, r0, r8, lsl #22
    36b0:	0003291b 	andeq	r2, r3, fp, lsl r9
    36b4:	b0910300 	addslt	r0, r1, r0, lsl #6
    36b8:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    36bc:	91030000 	mrsls	r0, (UNDEF: 3)
    36c0:	41207da8 	teqmi	r0, r8, lsr #27
    36c4:	3f000003 	svccc	0x00000003
    36c8:	2300004b 	movwcs	r0, #75	; 0x4b
    36cc:	0000013a 	andeq	r0, r0, sl, lsr r1
    36d0:	40003cc4 	andmi	r3, r0, r4, asr #25
    36d4:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    36d8:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    36dc:	00000158 	andeq	r0, r0, r8, asr r1
    36e0:	00014f32 	andeq	r4, r1, r2, lsr pc
    36e4:	01461900 	cmpeq	r6, r0, lsl #18
    36e8:	4b970000 	blmi	fe5c36f0 <PCB_BASE_APP1+0xb9ac34f0>
    36ec:	00000000 	andeq	r0, r0, r0
    36f0:	3be42400 	blcc	ff90c6f8 <PCB_BASE_APP1+0xbae0c4f8>
    36f4:	01824000 	orreq	r4, r2, r0
    36f8:	01250000 	teqeq	r5, r0
    36fc:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    3700:	0125067d 	teqeq	r5, sp, ror r6
    3704:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3708:	0125067d 	teqeq	r5, sp, ror r6
    370c:	f8910451 			; <UNDEFINED> instruction: 0xf8910451
    3710:	0225067c 	eoreq	r0, r5, #124, 12	; 0x7c00000
    3714:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    3718:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    371c:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    3720:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3724:	00007502 	andeq	r7, r0, r2, lsl #10
    3728:	74240000 	strtvc	r0, [r4], #-0
    372c:	0d40003b 	stcleq	0, cr0, [r0, #-236]	; 0xffffff14
    3730:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    3734:	91025201 	tstls	r2, r1, lsl #4
    3738:	5101250c 	tstpl	r1, ip, lsl #10
    373c:	06089103 	streq	r9, [r8], -r3, lsl #2
    3740:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    3744:	007dd091 			; <UNDEFINED> instruction: 0x007dd091
    3748:	08d83400 	ldmeq	r8, {sl, ip, sp}^
    374c:	1d010000 	stcne	0, cr0, [r1, #-0]
    3750:	003d4c02 	eorseq	r4, sp, r2, lsl #24
    3754:	00004c40 	andeq	r4, r0, r0, asr #24
    3758:	3d9c0100 	ldfccs	f0, [ip]
    375c:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    3760:	40003d90 	mulmi	r0, r0, sp
    3764:	0000043a 	andeq	r0, r0, sl, lsr r4
    3768:	01530125 	cmpeq	r3, r5, lsr #2
    376c:	52012530 	andpl	r2, r1, #48, 10	; 0xc000000
    3770:	ffff0a03 			; <UNDEFINED> instruction: 0xffff0a03
    3774:	01510125 	cmpeq	r1, r5, lsr #2
    3778:	50012530 	andpl	r2, r1, r0, lsr r5
    377c:	02253001 	eoreq	r3, r5, #1
    3780:	31010c7d 	tstcc	r1, sp, ror ip
    3784:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    3788:	6cec0305 	stclvs	3, cr0, [ip], #20
    378c:	02254001 	eoreq	r4, r5, #1
    3790:	3301047d 	movwcc	r0, #5245	; 0x147d
    3794:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3798:	00003301 	andeq	r3, r0, r1, lsl #6
    379c:	00003a15 	andeq	r3, r0, r5, lsl sl
    37a0:	00144d00 	andseq	r4, r4, r0, lsl #26
    37a4:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    37a8:	00140000 	andseq	r0, r4, r0
    37ac:	000acc3b 	andeq	ip, sl, fp, lsr ip
    37b0:	013f0100 	teqeq	pc, r0, lsl #2
    37b4:	0000145f 	andeq	r1, r0, pc, asr r4
    37b8:	2ad00305 	bcs	ff4043d4 <PCB_BASE_APP1+0xba9041d4>
    37bc:	3d064001 	stccc	0, cr4, [r6, #-4]
    37c0:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    37c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    37c8:	00001474 	andeq	r1, r0, r4, ror r4
    37cc:	00006b16 	andeq	r6, r0, r6, lsl fp
    37d0:	3b001d00 	blcc	abd8 <IRQ_STACK_SIZE+0x2bd8>
    37d4:	00000981 	andeq	r0, r0, r1, lsl #19
    37d8:	86014001 	strhi	r4, [r1], -r1
    37dc:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    37e0:	012ae803 	teqeq	sl, r3, lsl #16
    37e4:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    37e8:	183b0000 	ldmdane	fp!, {}	; <UNPREDICTABLE>
    37ec:	01000009 	tsteq	r0, r9
    37f0:	149d0141 	ldrne	r0, [sp], #321	; 0x141
    37f4:	03050000 	movweq	r0, #20480	; 0x5000
    37f8:	40012b08 	andmi	r2, r1, r8, lsl #22
    37fc:	00146406 	andseq	r6, r4, r6, lsl #8
    3800:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3804:	14b20000 	ldrtne	r0, [r2], #0
    3808:	6b160000 	blvs	583810 <IRQ_STACK_SIZE+0x57b810>
    380c:	15000000 	strne	r0, [r0, #-0]
    3810:	68633800 	stmdavs	r3!, {fp, ip, sp}^
    3814:	4201006f 	andmi	r0, r1, #111	; 0x6f
    3818:	0014c401 	andseq	ip, r4, r1, lsl #8
    381c:	30030500 	andcc	r0, r3, r0, lsl #10
    3820:	06400158 			; <UNDEFINED> instruction: 0x06400158
    3824:	000014a2 	andeq	r1, r0, r2, lsr #9
    3828:	00090b3b 	andeq	r0, r9, fp, lsr fp
    382c:	01430100 	mrseq	r0, (UNDEF: 83)
    3830:	000014db 	ldrdeq	r1, [r0], -fp
    3834:	58480305 	stmdapl	r8, {r0, r2, r8, r9}^
    3838:	a2064001 	andge	r4, r6, #1
    383c:	3b000014 	blcc	3894 <ABORT_STACK_SIZE+0x3494>
    3840:	0000084e 	andeq	r0, r0, lr, asr #16
    3844:	f2014401 	vshl.s8	d4, d1, d1
    3848:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    384c:	01586003 	cmpeq	r8, r3
    3850:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    3854:	4f150000 	svcmi	0x00150000
    3858:	07000000 	streq	r0, [r0, -r0]
    385c:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3860:	0000006b 	andeq	r0, r0, fp, rrx
    3864:	b53c0009 	ldrlt	r0, [ip, #-9]!
    3868:	01000009 	tsteq	r0, r9
    386c:	0014f723 	andseq	pc, r4, r3, lsr #14
    3870:	50030500 	andpl	r0, r3, r0, lsl #10
    3874:	15400170 	strbne	r0, [r0, #-368]	; 0xfffffe90
    3878:	0000012f 	andeq	r0, r0, pc, lsr #2
    387c:	00001528 	andeq	r1, r0, r8, lsr #10
    3880:	00006b16 	andeq	r6, r0, r6, lsl fp
    3884:	3c000400 	cfstrscc	mvf0, [r0], {-0}
    3888:	0000081f 	andeq	r0, r0, pc, lsl r8
    388c:	15182401 	ldrne	r2, [r8, #-1025]	; 0xfffffbff
    3890:	03050000 	movweq	r0, #20480	; 0x5000
    3894:	4001795c 	andmi	r7, r1, ip, asr r9
    3898:	00095c3c 	andeq	r5, r9, ip, lsr ip
    389c:	4f260100 	svcmi	0x00260100
    38a0:	05000000 	streq	r0, [r0, #-0]
    38a4:	0179fc03 	cmneq	r9, r3, lsl #24
    38a8:	0a553c40 	beq	15529b0 <STACK_SIZE+0xd529b0>
    38ac:	27010000 	strcs	r0, [r1, -r0]
    38b0:	0000004f 	andeq	r0, r0, pc, asr #32
    38b4:	7a000305 	bvc	44d0 <SVC_STACK_SIZE+0x4d0>
    38b8:	4f154001 	svcmi	0x00154001
    38bc:	6b000000 	blvs	38c4 <ABORT_STACK_SIZE+0x34c4>
    38c0:	16000015 			; <UNDEFINED> instruction: 0x16000015
    38c4:	0000006b 	andeq	r0, r0, fp, rrx
    38c8:	f43c0001 			; <UNDEFINED> instruction: 0xf43c0001
    38cc:	01000009 	tsteq	r0, r9
    38d0:	00155b28 	andseq	r5, r5, r8, lsr #22
    38d4:	08030500 	stmdaeq	r3, {r8, sl}
    38d8:	3c40017a 	stfcce	f0, [r0], {122}	; 0x7a
    38dc:	00000923 	andeq	r0, r0, r3, lsr #18
    38e0:	158d4101 	strne	r4, [sp, #257]	; 0x101
    38e4:	03050000 	movweq	r0, #20480	; 0x5000
    38e8:	40017958 	andmi	r7, r1, r8, asr r9
    38ec:	15930405 	ldrne	r0, [r3, #1029]	; 0x405
    38f0:	483d0000 	ldmdami	sp!, {}	; <UNPREDICTABLE>
    38f4:	15000000 	strne	r0, [r0, #-0]
    38f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    38fc:	000015a9 	andeq	r1, r0, r9, lsr #11
    3900:	00006b3e 	andeq	r6, r0, lr, lsr fp
    3904:	000fff00 	andeq	pc, pc, r0, lsl #30
    3908:	000a2d3c 	andeq	r2, sl, ip, lsr sp
    390c:	ba010400 	blt	44914 <IRQ_STACK_SIZE+0x3c914>
    3910:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3914:	01587803 	cmpeq	r8, r3, lsl #16
    3918:	15980640 	ldrne	r0, [r8, #1600]	; 0x640
    391c:	3a150000 	bcc	543924 <IRQ_STACK_SIZE+0x53b924>
    3920:	d0000000 	andle	r0, r0, r0
    3924:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    3928:	0000006b 	andeq	r0, r0, fp, rrx
    392c:	3c002d00 	stccc	13, cr2, [r0], {-0}
    3930:	00000ad3 	ldrdeq	r0, [r0], -r3
    3934:	15e10105 	strbne	r0, [r1, #261]!	; 0x105
    3938:	03050000 	movweq	r0, #20480	; 0x5000
    393c:	40012b28 	andmi	r2, r1, r8, lsr #22
    3940:	0015bf06 	andseq	fp, r5, r6, lsl #30
    3944:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3948:	15f70000 	ldrbne	r0, [r7, #0]!
    394c:	6b3e0000 	blvs	f83954 <STACK_SIZE+0x783954>
    3950:	07000000 	streq	r0, [r0, -r0]
    3954:	163c0045 	ldrtne	r0, [ip], -r5, asr #32
    3958:	06000008 	streq	r0, [r0], -r8
    395c:	00160801 	andseq	r0, r6, r1, lsl #16
    3960:	c8030500 	stmdagt	r3, {r8, sl}
    3964:	064000e5 	strbeq	r0, [r0], -r5, ror #1
    3968:	000015e6 	andeq	r1, r0, r6, ror #11
    396c:	0008973f 	andeq	r9, r8, pc, lsr r7
    3970:	2cdc0700 	ldclcs	7, cr0, [ip], {0}
    3974:	2c000000 	stccs	0, cr0, [r0], {-0}
    3978:	40000016 	andmi	r0, r0, r6, lsl r0
    397c:	00000081 	andeq	r0, r0, r1, lsl #1
    3980:	00008e40 	andeq	r8, r0, r0, asr #28
    3984:	00994000 	addseq	r4, r9, r0
    3988:	41000000 	mrsmi	r0, (UNDEF: 0)
    398c:	0000027e 	andeq	r0, r0, lr, ror r2
    3990:	8e402303 	cdphi	3, 4, cr2, cr0, cr3, {0}
    3994:	17000000 	strne	r0, [r0, -r0]
    3998:	02400000 	subeq	r0, r0, #0
    399c:	00040000 	andeq	r0, r4, r0
    39a0:	00000a53 	andeq	r0, r0, r3, asr sl
    39a4:	01580104 	cmpeq	r8, r4, lsl #2
    39a8:	3d010000 	stccc	0, cr0, [r1, #-0]
    39ac:	2b00000b 	blcs	39e0 <ABORT_STACK_SIZE+0x35e0>
    39b0:	98000001 	stmdals	r0, {r0}
    39b4:	3440003d 	strbcc	r0, [r0], #-61	; 0xffffffc3
    39b8:	0d000001 	stceq	0, cr0, [r0, #-4]
    39bc:	0200000c 	andeq	r0, r0, #12
    39c0:	00770601 	rsbseq	r0, r7, r1, lsl #12
    39c4:	01020000 	mrseq	r0, (UNDEF: 2)
    39c8:	00007508 	andeq	r7, r0, r8, lsl #10
    39cc:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    39d0:	00000251 	andeq	r0, r0, r1, asr r2
    39d4:	33070202 	movwcc	r0, #29186	; 0x7202
    39d8:	03000000 	movweq	r0, #0
    39dc:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    39e0:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    39e4:	00011e07 	andeq	r1, r1, r7, lsl #28
    39e8:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    39ec:	00000225 	andeq	r0, r0, r5, lsr #4
    39f0:	14070802 	strne	r0, [r7], #-2050	; 0xfffff7fe
    39f4:	02000001 	andeq	r0, r0, #1
    39f8:	022a0504 	eoreq	r0, sl, #4, 10	; 0x1000000
    39fc:	04020000 	streq	r0, [r2], #-0
    3a00:	00021107 	andeq	r1, r2, r7, lsl #2
    3a04:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3a08:	00000119 	andeq	r0, r0, r9, lsl r1
    3a0c:	7e080102 	adfvce	f0, f0, f2
    3a10:	04000000 	streq	r0, [r0], #-0
    3a14:	00000b43 	andeq	r0, r0, r3, asr #22
    3a18:	3d980701 	ldccc	7, cr0, [r8, #4]
    3a1c:	00144000 	andseq	r4, r4, r0
    3a20:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a24:	000b1c05 	andeq	r1, fp, r5, lsl #24
    3a28:	410c0100 	mrsmi	r0, (UNDEF: 28)
    3a2c:	ac000000 	stcge	0, cr0, [r0], {-0}
    3a30:	1440003d 	strbne	r0, [r0], #-61	; 0xffffffc3
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	0b51049c 	bleq	1444cb0 <STACK_SIZE+0xc44cb0>
    3a3c:	11010000 	mrsne	r0, (UNDEF: 1)
    3a40:	40003dc0 	andmi	r3, r0, r0, asr #27
    3a44:	00000018 	andeq	r0, r0, r8, lsl r0
    3a48:	07069c01 	streq	r9, [r6, -r1, lsl #24]
    3a4c:	0100000b 	tsteq	r0, fp
    3a50:	00004116 	andeq	r4, r0, r6, lsl r1
    3a54:	003dd800 	eorseq	sp, sp, r0, lsl #16
    3a58:	00001c40 	andeq	r1, r0, r0, asr #24
    3a5c:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
    3a60:	07000000 	streq	r0, [r0, -r0]
    3a64:	18010078 	stmdane	r1, {r3, r4, r5, r6}
    3a68:	00000041 	andeq	r0, r0, r1, asr #32
    3a6c:	04005001 	streq	r5, [r0], #-1
    3a70:	00000b30 	andeq	r0, r0, r0, lsr fp
    3a74:	3df41e01 	ldclcc	14, cr1, [r4, #4]!
    3a78:	00304000 	eorseq	r4, r0, r0
    3a7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a80:	000b6708 	andeq	r6, fp, r8, lsl #14
    3a84:	24260100 	strtcs	r0, [r6], #-256	; 0xffffff00
    3a88:	a840003e 	stmdage	r0, {r1, r2, r3, r4, r5}^
    3a8c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a90:	0001e59c 	muleq	r1, ip, r5
    3a94:	6e650900 	cdpvs	9, 6, cr0, cr5, cr0, {0}
    3a98:	41260100 	teqmi	r6, r0, lsl #2
    3a9c:	ba000000 	blt	3aa4 <ABORT_STACK_SIZE+0x36a4>
    3aa0:	0a00004b 	beq	3bd4 <ABORT_STACK_SIZE+0x37d4>
    3aa4:	40003e40 	andmi	r3, r0, r0, asr #28
    3aa8:	000001e5 	andeq	r0, r0, r5, ror #3
    3aac:	00000123 	andeq	r0, r0, r3, lsr #2
    3ab0:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3ab4:	010b3308 	tsteq	fp, r8, lsl #6
    3ab8:	00740250 	rsbseq	r0, r4, r0, asr r2
    3abc:	3e540c00 	cdpcc	12, 5, cr0, cr4, cr0, {0}
    3ac0:	01e54000 	mvneq	r4, r0
    3ac4:	013e0000 	teqeq	lr, r0
    3ac8:	010b0000 	mrseq	r0, (UNDEF: 11)
    3acc:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    3ad0:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
    3ad4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    3ad8:	003e7c0a 	eorseq	r7, lr, sl, lsl #24
    3adc:	0001fb40 	andeq	pc, r1, r0, asr #22
    3ae0:	00015c00 	andeq	r5, r1, r0, lsl #24
    3ae4:	52010b00 	andpl	r0, r1, #0, 22
    3ae8:	010b3001 	tsteq	fp, r1
    3aec:	33080251 	movwcc	r0, #33361	; 0x8251
    3af0:	0150010b 	cmpeq	r0, fp, lsl #2
    3af4:	880a0030 	stmdahi	sl, {r4, r5}
    3af8:	1640003e 			; <UNDEFINED> instruction: 0x1640003e
    3afc:	75000002 	strvc	r0, [r0, #-2]
    3b00:	0b000001 	bleq	3b0c <ABORT_STACK_SIZE+0x370c>
    3b04:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3b08:	50010b33 	andpl	r0, r1, r3, lsr fp
    3b0c:	0a003001 	beq	fb18 <IRQ_STACK_SIZE+0x7b18>
    3b10:	40003e98 	mulmi	r0, r8, lr
    3b14:	0000022c 	andeq	r0, r0, ip, lsr #4
    3b18:	00000193 	muleq	r0, r3, r1
    3b1c:	0152010b 	cmpeq	r2, fp, lsl #2
    3b20:	51010b31 	tstpl	r1, r1, lsr fp
    3b24:	0b330802 	bleq	cc5b34 <STACK_SIZE+0x4c5b34>
    3b28:	30015001 	andcc	r5, r1, r1
    3b2c:	3ea80a00 	vfmacc.f32	s0, s16, s0
    3b30:	01fb4000 	mvnseq	r4, r0
    3b34:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
    3b38:	010b0000 	mrseq	r0, (UNDEF: 11)
    3b3c:	0b300152 	bleq	c0408c <STACK_SIZE+0x40408c>
    3b40:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3b44:	50010b34 	andpl	r0, r1, r4, lsr fp
    3b48:	0a003001 	beq	fb54 <IRQ_STACK_SIZE+0x7b54>
    3b4c:	40003eb4 			; <UNDEFINED> instruction: 0x40003eb4
    3b50:	00000216 	andeq	r0, r0, r6, lsl r2
    3b54:	000001ca 	andeq	r0, r0, sl, asr #3
    3b58:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3b5c:	010b3408 	tsteq	fp, r8, lsl #8
    3b60:	00300150 	eorseq	r0, r0, r0, asr r1
    3b64:	003ecc0d 	eorseq	ip, lr, sp, lsl #24
    3b68:	00022c40 	andeq	r2, r2, r0, asr #24
    3b6c:	52010b00 	andpl	r0, r1, #0, 22
    3b70:	010b3101 	tsteq	fp, r1, lsl #2
    3b74:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    3b78:	0150010b 	cmpeq	r0, fp, lsl #2
    3b7c:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    3b80:	00000720 	andeq	r0, r0, r0, lsr #14
    3b84:	01fb4502 	mvnseq	r4, r2, lsl #10
    3b88:	410f0000 	mrsmi	r0, CPSR
    3b8c:	0f000000 	svceq	0x00000000
    3b90:	00000041 	andeq	r0, r0, r1, asr #32
    3b94:	06fc0e00 	ldrbteq	r0, [ip], r0, lsl #28
    3b98:	46020000 	strmi	r0, [r2], -r0
    3b9c:	00000216 	andeq	r0, r0, r6, lsl r2
    3ba0:	0000410f 	andeq	r4, r0, pc, lsl #2
    3ba4:	00410f00 	subeq	r0, r1, r0, lsl #30
    3ba8:	410f0000 	mrsmi	r0, CPSR
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00076e0e 	andeq	r6, r7, lr, lsl #28
    3bb4:	2c440200 	sfmcs	f0, 2, [r4], {-0}
    3bb8:	0f000002 	svceq	0x00000002
    3bbc:	00000041 	andeq	r0, r0, r1, asr #32
    3bc0:	0000410f 	andeq	r4, r0, pc, lsl #2
    3bc4:	36100000 	ldrcc	r0, [r0], -r0
    3bc8:	02000007 	andeq	r0, r0, #7
    3bcc:	00410f48 	subeq	r0, r1, r8, asr #30
    3bd0:	410f0000 	mrsmi	r0, CPSR
    3bd4:	0f000000 	svceq	0x00000000
    3bd8:	00000041 	andeq	r0, r0, r1, asr #32
    3bdc:	00d30000 	sbcseq	r0, r3, r0
    3be0:	00040000 	andeq	r0, r4, r0
    3be4:	00000b65 	andeq	r0, r0, r5, ror #22
    3be8:	01580104 	cmpeq	r8, r4, lsl #2
    3bec:	8b010000 	blhi	43bf4 <IRQ_STACK_SIZE+0x3bbf4>
    3bf0:	2b00000b 	blcs	3c24 <ABORT_STACK_SIZE+0x3824>
    3bf4:	cc000001 	stcgt	0, cr0, [r0], {1}
    3bf8:	4040003e 	submi	r0, r0, lr, lsr r0
    3bfc:	8a000000 	bhi	3c04 <ABORT_STACK_SIZE+0x3804>
    3c00:	0200000c 	andeq	r0, r0, #12
    3c04:	00770601 	rsbseq	r0, r7, r1, lsl #12
    3c08:	01020000 	mrseq	r0, (UNDEF: 2)
    3c0c:	00007508 	andeq	r7, r0, r8, lsl #10
    3c10:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3c14:	00000251 	andeq	r0, r0, r1, asr r2
    3c18:	33070202 	movwcc	r0, #29186	; 0x7202
    3c1c:	03000000 	movweq	r0, #0
    3c20:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3c24:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    3c28:	00011e07 	andeq	r1, r1, r7, lsl #28
    3c2c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3c30:	00000225 	andeq	r0, r0, r5, lsr #4
    3c34:	14070802 	strne	r0, [r7], #-2050	; 0xfffff7fe
    3c38:	02000001 	andeq	r0, r0, #1
    3c3c:	022a0504 	eoreq	r0, sl, #4, 10	; 0x1000000
    3c40:	04020000 	streq	r0, [r2], #-0
    3c44:	00021107 	andeq	r1, r2, r7, lsl #2
    3c48:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3c4c:	00000119 	andeq	r0, r0, r9, lsl r1
    3c50:	7e080102 	adfvce	f0, f0, f2
    3c54:	04000000 	streq	r0, [r0], #-0
    3c58:	00000b76 	andeq	r0, r0, r6, ror fp
    3c5c:	91010901 	tstls	r1, r1, lsl #18
    3c60:	05000000 	streq	r0, [r0, #-0]
    3c64:	0064656c 	rsbeq	r6, r4, ip, ror #10
    3c68:	00410901 	subeq	r0, r1, r1, lsl #18
    3c6c:	06000000 	streq	r0, [r0], -r0
    3c70:	00000b82 	andeq	r0, r0, r2, lsl #23
    3c74:	3ecc0301 	cdpcc	3, 12, cr0, cr12, cr1, {0}
    3c78:	00244000 	eoreq	r4, r4, r0
    3c7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c80:	000000bd 	strheq	r0, [r0], -sp
    3c84:	00007907 	andeq	r7, r0, r7, lsl #18
    3c88:	003ee000 	eorseq	lr, lr, r0
    3c8c:	00001040 	andeq	r1, r0, r0, asr #32
    3c90:	08060100 	stmdaeq	r6, {r8}
    3c94:	00000085 	andeq	r0, r0, r5, lsl #1
    3c98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3c9c:	00000079 	andeq	r0, r0, r9, ror r0
    3ca0:	40003ef0 	strdmi	r3, [r0], -r0
    3ca4:	0000001c 	andeq	r0, r0, ip, lsl r0
    3ca8:	850a9c01 	strhi	r9, [sl, #-3073]	; 0xfffff3ff
    3cac:	15000000 	strne	r0, [r0, #-0]
    3cb0:	0000004c 	andeq	r0, r0, ip, asr #32
    3cb4:	00043f00 	andeq	r3, r4, r0, lsl #30
    3cb8:	fa000400 	blx	4cc0 <SVC_STACK_SIZE+0xcc0>
    3cbc:	0400000b 	streq	r0, [r0], #-11
    3cc0:	00015801 	andeq	r5, r1, r1, lsl #16
    3cc4:	0ba10100 	bleq	fe8440cc <PCB_BASE_APP1+0xb9d43ecc>
    3cc8:	012b0000 	teqeq	fp, r0
    3ccc:	3f0c0000 	svccc	0x000c0000
    3cd0:	01404000 	mrseq	r4, (UNDEF: 64)
    3cd4:	0cc10000 	stcleq	0, cr0, [r1], {0}
    3cd8:	01020000 	mrseq	r0, (UNDEF: 2)
    3cdc:	00007706 	andeq	r7, r0, r6, lsl #14
    3ce0:	08010200 	stmdaeq	r1, {r9}
    3ce4:	00000075 	andeq	r0, r0, r5, ror r0
    3ce8:	51050202 	tstpl	r5, r2, lsl #4
    3cec:	02000002 	andeq	r0, r0, #2
    3cf0:	00330702 	eorseq	r0, r3, r2, lsl #14
    3cf4:	04030000 	streq	r0, [r3], #-0
    3cf8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3cfc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3d00:	0000011e 	andeq	r0, r0, lr, lsl r1
    3d04:	25050802 	strcs	r0, [r5, #-2050]	; 0xfffff7fe
    3d08:	02000002 	andeq	r0, r0, #2
    3d0c:	01140708 	tsteq	r4, r8, lsl #14
    3d10:	04020000 	streq	r0, [r2], #-0
    3d14:	00022a05 	andeq	r2, r2, r5, lsl #20
    3d18:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3d1c:	00000211 	andeq	r0, r0, r1, lsl r2
    3d20:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    3d24:	00011907 	andeq	r1, r1, r7, lsl #18
    3d28:	08010200 	stmdaeq	r1, {r9}
    3d2c:	0000007e 	andeq	r0, r0, lr, ror r0
    3d30:	00810405 	addeq	r0, r1, r5, lsl #8
    3d34:	74060000 	strvc	r0, [r6], #-0
    3d38:	07000000 	streq	r0, [r0, -r0]
    3d3c:	ef580220 	svc	0x00580220
    3d40:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3d44:	00000ac2 	andeq	r0, r0, r2, asr #21
    3d48:	00485902 	subeq	r5, r8, r2, lsl #18
    3d4c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3d50:	00000ac7 	andeq	r0, r0, r7, asr #21
    3d54:	00485a02 	subeq	r5, r8, r2, lsl #20
    3d58:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    3d5c:	0000083e 	andeq	r0, r0, lr, lsr r8
    3d60:	00485b02 	subeq	r5, r8, r2, lsl #22
    3d64:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    3d68:	00000846 	andeq	r0, r0, r6, asr #16
    3d6c:	00485c02 	subeq	r5, r8, r2, lsl #24
    3d70:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    3d74:	00000997 	muleq	r0, r7, r9
    3d78:	00485d02 	subeq	r5, r8, r2, lsl #26
    3d7c:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    3d80:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    3d84:	00485e02 	subeq	r5, r8, r2, lsl #28
    3d88:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    3d8c:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    3d90:	00485f02 	subeq	r5, r8, r2, lsl #30
    3d94:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    3d98:	00000a64 	andeq	r0, r0, r4, ror #20
    3d9c:	00486002 	subeq	r6, r8, r2
    3da0:	001c0000 	andseq	r0, ip, r0
    3da4:	00094509 	andeq	r4, r9, r9, lsl #10
    3da8:	86610200 	strbthi	r0, [r1], -r0, lsl #4
    3dac:	0a000000 	beq	3db4 <ABORT_STACK_SIZE+0x39b4>
    3db0:	00000ba8 	andeq	r0, r0, r8, lsr #23
    3db4:	3f0c1001 	svccc	0x000c1001
    3db8:	004c4000 	subeq	r4, ip, r0
    3dbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    3dc0:	00000165 	andeq	r0, r0, r5, ror #2
    3dc4:	000bb10b 	andeq	fp, fp, fp, lsl #2
    3dc8:	48100100 	ldmdami	r0, {r8}
    3dcc:	36000000 	strcc	r0, [r0], -r0
    3dd0:	0b00004c 	bleq	3f08 <ABORT_STACK_SIZE+0x3b08>
    3dd4:	00000a38 	andeq	r0, r0, r8, lsr sl
    3dd8:	00481001 	subeq	r1, r8, r1
    3ddc:	4c570000 	mrami	r0, r7, acc0
    3de0:	a50b0000 	strge	r0, [fp, #-0]
    3de4:	01000000 	mrseq	r0, (UNDEF: 0)
    3de8:	00004810 	andeq	r4, r0, r0, lsl r8
    3dec:	004c9400 	subeq	r9, ip, r0, lsl #8
    3df0:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    3df4:	00411201 	subeq	r1, r1, r1, lsl #4
    3df8:	4cb20000 	ldcmi	0, cr0, [r2]
    3dfc:	480d0000 	stmdami	sp, {}	; <UNPREDICTABLE>
    3e00:	f340003f 	vqadd.u8	d16, d0, d31
    3e04:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3e08:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
    3e0c:	51010e00 	tstpl	r1, r0, lsl #28
    3e10:	010e3101 	tsteq	lr, r1, lsl #2
    3e14:	7f740250 	svcvc	0x00740250
    3e18:	910a0000 	mrsls	r0, (UNDEF: 10)
    3e1c:	0100000b 	tsteq	r0, fp
    3e20:	003f581b 	eorseq	r5, pc, fp, lsl r8	; <UNPREDICTABLE>
    3e24:	0000f440 	andeq	pc, r0, r0, asr #8
    3e28:	d89c0100 	ldmle	ip, {r8}
    3e2c:	0f000002 	svceq	0x00000002
    3e30:	40003f6c 	andmi	r3, r0, ip, ror #30
    3e34:	0000030e 	andeq	r0, r0, lr, lsl #6
    3e38:	003f780f 	eorseq	r7, pc, pc, lsl #16
    3e3c:	00031540 	andeq	r1, r3, r0, asr #10
    3e40:	3f7c0f00 	svccc	0x007c0f00
    3e44:	03264000 	teqeq	r6, #0
    3e48:	800f0000 	andhi	r0, pc, r0
    3e4c:	2d40003f 	stclcs	0, cr0, [r0, #-252]	; 0xffffff04
    3e50:	0f000003 	svceq	0x00000003
    3e54:	40003f84 	andmi	r3, r0, r4, lsl #31
    3e58:	00000334 	andeq	r0, r0, r4, lsr r3
    3e5c:	003f9010 	eorseq	r9, pc, r0, lsl r0	; <UNPREDICTABLE>
    3e60:	00033b40 	andeq	r3, r3, r0, asr #22
    3e64:	0001be00 	andeq	fp, r1, r0, lsl #28
    3e68:	50010e00 	andpl	r0, r1, r0, lsl #28
    3e6c:	6d1c0305 	ldcvs	3, cr0, [ip, #-20]	; 0xffffffec
    3e70:	0f004001 	svceq	0x00004001
    3e74:	40003fcc 	andmi	r3, r0, ip, asr #31
    3e78:	0000034d 	andeq	r0, r0, sp, asr #6
    3e7c:	003fd810 	eorseq	sp, pc, r0, lsl r8	; <UNPREDICTABLE>
    3e80:	00035440 	andeq	r5, r3, r0, asr #8
    3e84:	0001e000 	andeq	lr, r1, r0
    3e88:	51010e00 	tstpl	r1, r0, lsl #28
    3e8c:	010e3101 	tsteq	lr, r1, lsl #2
    3e90:	00740250 	rsbseq	r0, r4, r0, asr r2
    3e94:	3fe01000 	svccc	0x00e01000
    3e98:	036a4000 	cmneq	sl, #0
    3e9c:	01f30000 	mvnseq	r0, r0
    3ea0:	010e0000 	mrseq	r0, (UNDEF: 14)
    3ea4:	00380150 	eorseq	r0, r8, r0, asr r1
    3ea8:	003fec10 	eorseq	lr, pc, r0, lsl ip	; <UNPREDICTABLE>
    3eac:	00037b40 	andeq	r7, r3, r0, asr #22
    3eb0:	00020d00 	andeq	r0, r2, r0, lsl #26
    3eb4:	51010e00 	tstpl	r1, r0, lsl #28
    3eb8:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    3ebc:	74025001 	strvc	r5, [r2], #-1
    3ec0:	f8100000 			; <UNDEFINED> instruction: 0xf8100000
    3ec4:	9140003f 	cmpls	r0, pc, lsr r0
    3ec8:	27000003 	strcs	r0, [r0, -r3]
    3ecc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3ed0:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    3ed4:	50010e00 	andpl	r0, r1, r0, lsl #28
    3ed8:	00007402 	andeq	r7, r0, r2, lsl #8
    3edc:	00400010 	subeq	r0, r0, r0, lsl r0
    3ee0:	0003a740 	andeq	sl, r3, r0, asr #14
    3ee4:	00023c00 	andeq	r3, r2, r0, lsl #24
    3ee8:	50010e00 	andpl	r0, r1, r0, lsl #28
    3eec:	07e00a03 	strbeq	r0, [r0, r3, lsl #20]!
    3ef0:	400c1000 	andmi	r1, ip, r0
    3ef4:	03b84000 			; <UNDEFINED> instruction: 0x03b84000
    3ef8:	02550000 	subseq	r0, r5, #0
    3efc:	010e0000 	mrseq	r0, (UNDEF: 14)
    3f00:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    3f04:	74025001 	strvc	r5, [r2], #-1
    3f08:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    3f0c:	ce400040 	cdpgt	0, 4, cr0, cr0, cr0, {2}
    3f10:	6f000003 	svcvs	0x00000003
    3f14:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3f18:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3f1c:	50010eff 	strdpl	r0, [r1], -pc	; <UNPREDICTABLE>
    3f20:	00007402 	andeq	r7, r0, r2, lsl #8
    3f24:	00402010 	subeq	r2, r0, r0, lsl r0
    3f28:	0003e440 	andeq	lr, r3, r0, asr #8
    3f2c:	00028200 	andeq	r8, r2, r0, lsl #4
    3f30:	50010e00 	andpl	r0, r1, r0, lsl #28
    3f34:	10003101 	andne	r3, r0, r1, lsl #2
    3f38:	40004028 	andmi	r4, r0, r8, lsr #32
    3f3c:	000003f5 	strdeq	r0, [r0], -r5
    3f40:	00000295 	muleq	r0, r5, r2
    3f44:	0150010e 	cmpeq	r0, lr, lsl #2
    3f48:	38100031 	ldmdacc	r0, {r0, r4, r5}
    3f4c:	06400040 	strbeq	r0, [r0], -r0, asr #32
    3f50:	b4000004 	strlt	r0, [r0], #-4
    3f54:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3f58:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    3f5c:	51010e00 	tstpl	r1, r0, lsl #28
    3f60:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    3f64:	31015001 	tstcc	r1, r1
    3f68:	40441000 	submi	r1, r4, r0
    3f6c:	04214000 	strteq	r4, [r1], #-0
    3f70:	02ce0000 	sbceq	r0, lr, #0
    3f74:	010e0000 	mrseq	r0, (UNDEF: 14)
    3f78:	d00a0351 	andle	r0, sl, r1, asr r3
    3f7c:	50010e07 	andpl	r0, r1, r7, lsl #28
    3f80:	0f003101 	svceq	0x00003101
    3f84:	40004048 	andmi	r4, r0, r8, asr #32
    3f88:	00000437 	andeq	r0, r0, r7, lsr r4
    3f8c:	00ef1100 	rsceq	r1, pc, r0, lsl #2
    3f90:	02e80000 	rsceq	r0, r8, #0
    3f94:	64120000 	ldrvs	r0, [r2], #-0
    3f98:	04000000 	streq	r0, [r0], #-0
    3f9c:	081f1300 	ldmdaeq	pc, {r8, r9, ip}	; <UNPREDICTABLE>
    3fa0:	03010000 	movweq	r0, #4096	; 0x1000
    3fa4:	000002d8 	ldrdeq	r0, [r0], -r8
    3fa8:	000bb814 	andeq	fp, fp, r4, lsl r8
    3fac:	0e520200 	cdpeq	2, 5, cr0, cr2, cr0, {0}
    3fb0:	15000003 	strne	r0, [r0, #-3]
    3fb4:	00000041 	andeq	r0, r0, r1, asr #32
    3fb8:	00004115 	andeq	r4, r0, r5, lsl r1
    3fbc:	006b1500 	rsbeq	r1, fp, r0, lsl #10
    3fc0:	16000000 	strne	r0, [r0], -r0
    3fc4:	0000038d 	andeq	r0, r0, sp, lsl #7
    3fc8:	96147a03 	ldrls	r7, [r4], -r3, lsl #20
    3fcc:	0200000b 	andeq	r0, r0, #11
    3fd0:	00032620 	andeq	r2, r3, r0, lsr #12
    3fd4:	00411500 	subeq	r1, r1, r0, lsl #10
    3fd8:	16000000 	strne	r0, [r0], -r0
    3fdc:	00000b82 	andeq	r0, r0, r2, lsl #23
    3fe0:	30161902 	andscc	r1, r6, r2, lsl #18
    3fe4:	0200000b 	andeq	r0, r0, #11
    3fe8:	0b43163f 	bleq	10c98ec <STACK_SIZE+0x8c98ec>
    3fec:	3b020000 	blcc	83ff4 <IRQ_STACK_SIZE+0x7bff4>
    3ff0:	00027e14 	andeq	r7, r2, r4, lsl lr
    3ff4:	4d230200 	sfmmi	f0, 4, [r3, #-0]
    3ff8:	15000003 	strne	r0, [r0, #-3]
    3ffc:	0000007b 	andeq	r0, r0, fp, ror r0
    4000:	ac160017 	ldcge	0, cr0, [r6], {23}
    4004:	02000009 	andeq	r0, r0, #9
    4008:	08531476 	ldmdaeq	r3, {r1, r2, r4, r5, r6, sl, ip}^
    400c:	77020000 	strvc	r0, [r2, -r0]
    4010:	0000036a 	andeq	r0, r0, sl, ror #6
    4014:	00004115 	andeq	r4, r0, r5, lsl r1
    4018:	00411500 	subeq	r1, r1, r0, lsl #10
    401c:	14000000 	strne	r0, [r0], #-0
    4020:	000008e7 	andeq	r0, r0, r7, ror #17
    4024:	037b8302 	cmneq	fp, #134217728	; 0x8000000
    4028:	41150000 	tstmi	r5, r0
    402c:	00000000 	andeq	r0, r0, r0
    4030:	000aa214 	andeq	sl, sl, r4, lsl r2
    4034:	91800200 	orrls	r0, r0, r0, lsl #4
    4038:	15000003 	strne	r0, [r0, #-3]
    403c:	00000041 	andeq	r0, r0, r1, asr #32
    4040:	00004115 	andeq	r4, r0, r5, lsl r1
    4044:	7a140000 	bvc	50404c <IRQ_STACK_SIZE+0x4fc04c>
    4048:	02000008 	andeq	r0, r0, #8
    404c:	0003a77f 	andeq	sl, r3, pc, ror r7
    4050:	00411500 	subeq	r1, r1, r0, lsl #10
    4054:	41150000 	tstmi	r5, r0
    4058:	00000000 	andeq	r0, r0, r0
    405c:	00086014 	andeq	r6, r8, r4, lsl r0
    4060:	b87c0200 	ldmdalt	ip!, {r9}^
    4064:	15000003 	strne	r0, [r0, #-3]
    4068:	00000041 	andeq	r0, r0, r1, asr #32
    406c:	07f41400 	ldrbeq	r1, [r4, r0, lsl #8]!
    4070:	4a020000 	bmi	84078 <IRQ_STACK_SIZE+0x7c078>
    4074:	000003ce 	andeq	r0, r0, lr, asr #7
    4078:	00004115 	andeq	r4, r0, r5, lsl r1
    407c:	00411500 	subeq	r1, r1, r0, lsl #10
    4080:	14000000 	strne	r0, [r0], #-0
    4084:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
    4088:	03e44702 	mvneq	r4, #524288	; 0x80000
    408c:	41150000 	tstmi	r5, r0
    4090:	15000000 	strne	r0, [r0, #-0]
    4094:	00000041 	andeq	r0, r0, r1, asr #32
    4098:	07c31400 	strbeq	r1, [r3, r0, lsl #8]
    409c:	43020000 	movwmi	r0, #8192	; 0x2000
    40a0:	000003f5 	strdeq	r0, [r0], -r5
    40a4:	00004115 	andeq	r4, r0, r5, lsl r1
    40a8:	67140000 	ldrvs	r0, [r4, -r0]
    40ac:	0200000b 	andeq	r0, r0, #11
    40b0:	00040640 	andeq	r0, r4, r0, asr #12
    40b4:	00411500 	subeq	r1, r1, r0, lsl #10
    40b8:	14000000 	strne	r0, [r0], #-0
    40bc:	00000bc7 	andeq	r0, r0, r7, asr #23
    40c0:	04212702 	strteq	r2, [r1], #-1794	; 0xfffff8fe
    40c4:	41150000 	tstmi	r5, r0
    40c8:	15000000 	strne	r0, [r0, #-0]
    40cc:	00000041 	andeq	r0, r0, r1, asr #32
    40d0:	00004115 	andeq	r4, r0, r5, lsl r1
    40d4:	d8140000 	ldmdale	r4, {}	; <UNPREDICTABLE>
    40d8:	0200000b 	andeq	r0, r0, #11
    40dc:	00043736 	andeq	r3, r4, r6, lsr r7
    40e0:	00411500 	subeq	r1, r1, r0, lsl #10
    40e4:	41150000 	tstmi	r5, r0
    40e8:	00000000 	andeq	r0, r0, r0
    40ec:	0002b418 	andeq	fp, r2, r8, lsl r4
    40f0:	41030400 	tstmi	r3, r0, lsl #8
    40f4:	00000000 	andeq	r0, r0, r0
    40f8:	0000016e 	andeq	r0, r0, lr, ror #2
    40fc:	0d310004 	ldceq	0, cr0, [r1, #-16]!
    4100:	01040000 	mrseq	r0, (UNDEF: 4)
    4104:	00000158 	andeq	r0, r0, r8, asr r1
    4108:	000c0e01 	andeq	r0, ip, r1, lsl #28
    410c:	00012b00 	andeq	r2, r1, r0, lsl #22
    4110:	00404c00 	subeq	r4, r0, r0, lsl #24
    4114:	0000b440 	andeq	fp, r0, r0, asr #8
    4118:	000d7400 	andeq	r7, sp, r0, lsl #8
    411c:	06010200 	streq	r0, [r1], -r0, lsl #4
    4120:	00000077 	andeq	r0, r0, r7, ror r0
    4124:	75080102 	strvc	r0, [r8, #-258]	; 0xfffffefe
    4128:	02000000 	andeq	r0, r0, #0
    412c:	02510502 	subseq	r0, r1, #8388608	; 0x800000
    4130:	02020000 	andeq	r0, r2, #0
    4134:	00003307 	andeq	r3, r0, r7, lsl #6
    4138:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    413c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4140:	1e070402 	cdpne	4, 0, cr0, cr7, cr2, {0}
    4144:	02000001 	andeq	r0, r0, #1
    4148:	02250508 	eoreq	r0, r5, #8, 10	; 0x2000000
    414c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4150:	00011407 	andeq	r1, r1, r7, lsl #8
    4154:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    4158:	0000022a 	andeq	r0, r0, sl, lsr #4
    415c:	11070402 	tstne	r7, r2, lsl #8
    4160:	02000002 	andeq	r0, r0, #2
    4164:	01190704 	tsteq	r9, r4, lsl #14
    4168:	04040000 	streq	r0, [r4], #-0
    416c:	00000078 	andeq	r0, r0, r8, ror r0
    4170:	7e080102 	adfvce	f0, f0, f2
    4174:	05000000 	streq	r0, [r0, #-0]
    4178:	00000c18 	andeq	r0, r0, r8, lsl ip
    417c:	00729202 	rsbseq	r9, r2, r2, lsl #4
    4180:	e9060000 	stmdb	r6, {}	; <UNPREDICTABLE>
    4184:	0100000b 	tsteq	r0, fp
    4188:	00007f0a 	andeq	r7, r0, sl, lsl #30
    418c:	00404c00 	subeq	r4, r0, r0, lsl #24
    4190:	00004c40 	andeq	r4, r0, r0, asr #24
    4194:	cf9c0100 	svcgt	0x009c0100
    4198:	07000000 	streq	r0, [r0, -r0]
    419c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    41a0:	00410a01 	subeq	r0, r1, r1, lsl #20
    41a4:	4cf30000 	ldclmi	0, cr0, [r3]
    41a8:	34080000 	strcc	r0, [r8], #-0
    41ac:	0100000c 	tsteq	r0, ip
    41b0:	00007f0c 	andeq	r7, r0, ip, lsl #30
    41b4:	004d2100 	subeq	r2, sp, r0, lsl #2
    41b8:	0c3d0900 	ldceq	9, cr0, [sp], #-0
    41bc:	0d010000 	stceq	0, cr0, [r1, #-0]
    41c0:	0000007f 	andeq	r0, r0, pc, ror r0
    41c4:	0a005101 	beq	185d0 <IRQ_STACK_SIZE+0x105d0>
    41c8:	00000c20 	andeq	r0, r0, r0, lsr #24
    41cc:	00481a01 	subeq	r1, r8, r1, lsl #20
    41d0:	40980000 	addsmi	r0, r8, r0
    41d4:	00084000 	andeq	r4, r8, r0
    41d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    41dc:	000bfe0a 	andeq	pc, fp, sl, lsl #28
    41e0:	481f0100 	ldmdami	pc, {r8}	; <UNPREDICTABLE>
    41e4:	a0000000 	andge	r0, r0, r0
    41e8:	0c400040 	mcrreq	0, 4, r0, r0, cr0
    41ec:	01000000 	mrseq	r0, (UNDEF: 0)
    41f0:	0c460a9c 	mcrreq	10, 9, r0, r6, cr12
    41f4:	24010000 	strcs	r0, [r1], #-0
    41f8:	00000048 	andeq	r0, r0, r8, asr #32
    41fc:	400040ac 	andmi	r4, r0, ip, lsr #1
    4200:	00000010 	andeq	r0, r0, r0, lsl r0
    4204:	ef0a9c01 	svc	0x000a9c01
    4208:	0100000b 	tsteq	r0, fp
    420c:	00004829 	andeq	r4, r0, r9, lsr #16
    4210:	0040bc00 	subeq	fp, r0, r0, lsl #24
    4214:	00000c40 	andeq	r0, r0, r0, asr #24
    4218:	0b9c0100 	bleq	fe704620 <PCB_BASE_APP1+0xb9c04420>
    421c:	00000d89 	andeq	r0, r0, r9, lsl #27
    4220:	40c82e01 	sbcmi	r2, r8, r1, lsl #28
    4224:	00384000 	eorseq	r4, r8, r0
    4228:	9c010000 	stcls	0, cr0, [r1], {-0}
    422c:	00000150 	andeq	r0, r0, r0, asr r1
    4230:	0100760c 	tsteq	r0, ip, lsl #12
    4234:	0000482e 	andeq	r4, r0, lr, lsr #16
    4238:	0d500100 	ldfeqe	f0, [r0, #-0]
    423c:	30010069 	andcc	r0, r1, r9, rrx
    4240:	00000150 	andeq	r0, r0, r0, asr r1
    4244:	007c9102 	rsbseq	r9, ip, r2, lsl #2
    4248:	0000410e 	andeq	r4, r0, lr, lsl #2
    424c:	0c2f0900 	stceq	9, cr0, [pc], #-0	; 4254 <SVC_STACK_SIZE+0x254>
    4250:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    4254:	0000007f 	andeq	r0, r0, pc, ror r0
    4258:	7a100305 	bvc	404e74 <IRQ_STACK_SIZE+0x3fce74>
    425c:	540f4001 	strpl	r4, [pc], #-1	; 4264 <SVC_STACK_SIZE+0x264>
    4260:	0100000c 	tsteq	r0, ip
    4264:	00002c07 	andeq	r2, r0, r7, lsl #24
    4268:	068f0000 	streq	r0, [pc], r0
    426c:	00040000 	andeq	r0, r4, r0
    4270:	00000e24 	andeq	r0, r0, r4, lsr #28
    4274:	01580104 	cmpeq	r8, r4, lsl #2
    4278:	dd010000 	stcle	0, cr0, [r1, #-0]
    427c:	2b00000c 	blcs	42b4 <SVC_STACK_SIZE+0x2b4>
    4280:	00000001 	andeq	r0, r0, r1
    4284:	c0400041 	subgt	r0, r0, r1, asr #32
    4288:	1500000c 	strne	r0, [r0, #-12]
    428c:	0200000e 	andeq	r0, r0, #14
    4290:	00770601 	rsbseq	r0, r7, r1, lsl #12
    4294:	01020000 	mrseq	r0, (UNDEF: 2)
    4298:	00007508 	andeq	r7, r0, r8, lsl #10
    429c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    42a0:	00000251 	andeq	r0, r0, r1, asr r2
    42a4:	33070202 	movwcc	r0, #29186	; 0x7202
    42a8:	03000000 	movweq	r0, #0
    42ac:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    42b0:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    42b4:	00011e07 	andeq	r1, r1, r7, lsl #28
    42b8:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    42bc:	00000225 	andeq	r0, r0, r5, lsr #4
    42c0:	14070802 	strne	r0, [r7], #-2050	; 0xfffff7fe
    42c4:	02000001 	andeq	r0, r0, #1
    42c8:	022a0504 	eoreq	r0, sl, #4, 10	; 0x1000000
    42cc:	04020000 	streq	r0, [r2], #-0
    42d0:	00021107 	andeq	r1, r2, r7, lsl #2
    42d4:	02040400 	andeq	r0, r4, #0, 8
    42d8:	01190704 	tsteq	r9, r4, lsl #14
    42dc:	01020000 	mrseq	r0, (UNDEF: 2)
    42e0:	00007e08 	andeq	r7, r0, r8, lsl #28
    42e4:	0ce40500 	cfstr64eq	mvdx0, [r4]
    42e8:	41010000 	mrsmi	r0, (UNDEF: 1)
    42ec:	0cc90601 	stcleq	6, cr0, [r9], {1}
    42f0:	70010000 	andvc	r0, r1, r0
    42f4:	00009b01 	andeq	r9, r0, r1, lsl #22
    42f8:	6d630700 	stclvs	7, cr0, [r3, #-0]
    42fc:	72010064 	andvc	r0, r1, #100	; 0x64
    4300:	00000041 	andeq	r0, r0, r1, asr #32
    4304:	0d350500 	cfldr32eq	mvfx0, [r5, #-0]
    4308:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    430c:	0c610601 	stcleq	6, cr0, [r1], #-4
    4310:	55010000 	strpl	r0, [r1, #-0]
    4314:	0000bb01 	andeq	fp, r0, r1, lsl #22
    4318:	6d630700 	stclvs	7, cr0, [r3, #-0]
    431c:	57010064 	strpl	r0, [r1, -r4, rrx]
    4320:	00000041 	andeq	r0, r0, r1, asr #32
    4324:	0d1a0500 	cfldr32eq	mvfx0, [sl, #-0]
    4328:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    432c:	0d470801 	stcleq	8, cr0, [r7, #-4]
    4330:	26010000 	strcs	r0, [r1], -r0
    4334:	40004100 	andmi	r4, r0, r0, lsl #2
    4338:	000000a8 	andeq	r0, r0, r8, lsr #1
    433c:	00e89c01 	rsceq	r9, r8, r1, lsl #24
    4340:	7b090000 	blvc	244348 <IRQ_STACK_SIZE+0x23c348>
    4344:	00000000 	andeq	r0, r0, r0
    4348:	10400041 	subne	r0, r0, r1, asr #32
    434c:	0100000b 	tsteq	r0, fp
    4350:	700a0028 	andvc	r0, sl, r8, lsr #32
    4354:	0100000d 	tsteq	r0, sp
    4358:	0000487b 	andeq	r4, r0, fp, ror r8
    435c:	01040100 	mrseq	r0, (UNDEF: 20)
    4360:	63070000 	movwvs	r0, #28672	; 0x7000
    4364:	0100646d 	tsteq	r0, sp, ror #8
    4368:	0000417d 	andeq	r4, r0, sp, ror r1
    436c:	7b060000 	blvc	184374 <IRQ_STACK_SIZE+0x17c374>
    4370:	0100000c 	tsteq	r0, ip
    4374:	011c0189 	tsteq	ip, r9, lsl #3
    4378:	63070000 	movwvs	r0, #28672	; 0x7000
    437c:	0100646d 	tsteq	r0, sp, ror #8
    4380:	0000418b 	andeq	r4, r0, fp, lsl #3
    4384:	850a0000 	strhi	r0, [sl, #-0]
    4388:	0100000c 	tsteq	r0, ip
    438c:	00004896 	muleq	r0, r6, r8
    4390:	01380100 	teqeq	r8, r0, lsl #2
    4394:	63070000 	movwvs	r0, #28672	; 0x7000
    4398:	0100646d 	tsteq	r0, sp, ror #8
    439c:	00004198 	muleq	r0, r8, r1
    43a0:	8f060000 	svchi	0x00060000
    43a4:	0100000c 	tsteq	r0, ip
    43a8:	015a01a6 	cmpeq	sl, r6, lsr #3
    43ac:	650b0000 	strvs	r0, [fp, #-0]
    43b0:	a601006e 	strge	r0, [r1], -lr, rrx
    43b4:	00000048 	andeq	r0, r0, r8, asr #32
    43b8:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    43bc:	41a80100 			; <UNDEFINED> instruction: 0x41a80100
    43c0:	00000000 	andeq	r0, r0, r0
    43c4:	000d0306 	andeq	r0, sp, r6, lsl #6
    43c8:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    43cc:	00000172 	andeq	r0, r0, r2, ror r1
    43d0:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    43d4:	41c00100 	bicmi	r0, r0, r0, lsl #2
    43d8:	00000000 	andeq	r0, r0, r0
    43dc:	000d6108 	andeq	r6, sp, r8, lsl #2
    43e0:	a8300100 	ldmdage	r0!, {r8}
    43e4:	10400041 	subne	r0, r0, r1, asr #32
    43e8:	01000003 	tsteq	r0, r3
    43ec:	00029f9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
    43f0:	009b0900 	addseq	r0, fp, r0, lsl #18
    43f4:	41a80000 			; <UNDEFINED> instruction: 0x41a80000
    43f8:	0b484000 	bleq	1214400 <STACK_SIZE+0xa14400>
    43fc:	32010000 	andcc	r0, r1, #0
    4400:	0000a30c 	andeq	sl, r0, ip, lsl #6
    4404:	0041e400 	subeq	lr, r1, r0, lsl #8
    4408:	000b6840 	andeq	r6, fp, r0, asr #16
    440c:	b6370100 	ldrtlt	r0, [r7], -r0, lsl #2
    4410:	0d000001 	stceq	0, cr0, [r0, #-4]
    4414:	00000b68 	andeq	r0, r0, r8, ror #22
    4418:	0000af0e 	andeq	sl, r0, lr, lsl #30
    441c:	00000000 	andeq	r0, r0, r0
    4420:	0000e80c 	andeq	lr, r0, ip, lsl #16
    4424:	00425800 	subeq	r5, r2, r0, lsl #16
    4428:	000b9040 	andeq	r9, fp, r0, asr #32
    442c:	f0390100 			; <UNDEFINED> instruction: 0xf0390100
    4430:	0d000001 	stceq	0, cr0, [r0, #-4]
    4434:	00000b90 	muleq	r0, r0, fp
    4438:	0000f80f 	andeq	pc, r0, pc, lsl #16
    443c:	00831000 	addeq	r1, r3, r0
    4440:	42600000 	rsbmi	r0, r0, #0
    4444:	0bb04000 	bleq	fec1444c <PCB_BASE_APP1+0xba11424c>
    4448:	7f010000 	svcvc	0x00010000
    444c:	000bb00d 	andeq	fp, fp, sp
    4450:	008f0f00 	addeq	r0, pc, r0, lsl #30
    4454:	00000000 	andeq	r0, r0, r0
    4458:	040c0000 	streq	r0, [ip], #-0
    445c:	dc000001 	stcle	0, cr0, [r0], {1}
    4460:	d0400042 	suble	r0, r0, r2, asr #32
    4464:	0100000b 	tsteq	r0, fp
    4468:	00020f3a 	andeq	r0, r2, sl, lsr pc
    446c:	0bd00d00 	bleq	ff407874 <PCB_BASE_APP1+0xba907674>
    4470:	100f0000 	andne	r0, pc, r0
    4474:	00000001 	andeq	r0, r0, r1
    4478:	011c0c00 	tsteq	ip, r0, lsl #24
    447c:	432c0000 	teqmi	ip, #0
    4480:	0be84000 	bleq	ffa14488 <PCB_BASE_APP1+0xbaf14288>
    4484:	3b010000 	blcc	4448c <IRQ_STACK_SIZE+0x3c48c>
    4488:	0000022f 	andeq	r0, r0, pc, lsr #4
    448c:	000be80d 	andeq	lr, fp, sp, lsl #16
    4490:	012c0e00 	teqeq	ip, r0, lsl #28
    4494:	00030000 	andeq	r0, r3, r0
    4498:	01380c00 	teqeq	r8, r0, lsl #24
    449c:	43840000 	orrmi	r0, r4, #0
    44a0:	0c084000 	stceq	0, cr4, [r8], {-0}
    44a4:	3c010000 	stccc	0, cr0, [r1], {-0}
    44a8:	00000255 	andeq	r0, r0, r5, asr r2
    44ac:	00014411 	andeq	r4, r1, r1, lsl r4
    44b0:	080d0100 	stmdaeq	sp, {r8}
    44b4:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    44b8:	0000014e 	andeq	r0, r0, lr, asr #2
    44bc:	10000007 	andne	r0, r0, r7
    44c0:	000000bb 	strheq	r0, [r0], -fp
    44c4:	400043f0 	strdmi	r4, [r0], -r0
    44c8:	00000c28 	andeq	r0, r0, r8, lsr #24
    44cc:	5a123e01 	bpl	493cd8 <IRQ_STACK_SIZE+0x48bcd8>
    44d0:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    44d4:	40400043 	submi	r0, r0, r3, asr #32
    44d8:	0100000c 	tsteq	r0, ip
    44dc:	400d0100 	andmi	r0, sp, r0, lsl #2
    44e0:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    44e4:	00000166 	andeq	r0, r0, r6, ror #2
    44e8:	00831006 	addeq	r1, r3, r6
    44ec:	43f00000 	mvnsmi	r0, #0
    44f0:	0c584000 	mraeq	r4, r8, acc0
    44f4:	c2010000 	andgt	r0, r1, #0
    44f8:	000c580d 	andeq	r5, ip, sp, lsl #16
    44fc:	008f0e00 	addeq	r0, pc, r0, lsl #28
    4500:	00370000 	eorseq	r0, r7, r0
    4504:	00000000 	andeq	r0, r0, r0
    4508:	007b1300 	rsbseq	r1, fp, r0, lsl #6
    450c:	44b80000 	ldrtmi	r0, [r8], #0
    4510:	00404000 	subeq	r4, r0, r0
    4514:	9c010000 	stcls	0, cr0, [r1], {-0}
    4518:	00009b13 	andeq	r9, r0, r3, lsl fp
    451c:	0044f800 	subeq	pc, r4, r0, lsl #16
    4520:	00004440 	andeq	r4, r0, r0, asr #8
    4524:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    4528:	00000c6b 	andeq	r0, r0, fp, ror #24
    452c:	453c5001 	ldrmi	r5, [ip, #-1]!
    4530:	00184000 	andseq	r4, r8, r0
    4534:	9c010000 	stcls	0, cr0, [r1], {-0}
    4538:	0000a315 	andeq	sl, r0, r5, lsl r3
    453c:	00455400 	subeq	r5, r5, r0, lsl #8
    4540:	00006040 	andeq	r6, r0, r0, asr #32
    4544:	e89c0100 	ldm	ip, {r8}
    4548:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    454c:	000000af 	andeq	r0, r0, pc, lsr #1
    4550:	99160000 	ldmdbls	r6, {}	; <UNPREDICTABLE>
    4554:	0100000c 	tsteq	r0, ip
    4558:	00004861 	andeq	r4, r0, r1, ror #16
    455c:	0045b400 	subeq	fp, r5, r0, lsl #8
    4560:	00006840 	andeq	r6, r0, r0, asr #16
    4564:	0e9c0100 	fmleqe	f0, f4, f0
    4568:	17000003 	strne	r0, [r0, -r3]
    456c:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4570:	00416301 	subeq	r6, r1, r1, lsl #6
    4574:	00080000 	andeq	r0, r8, r0
    4578:	00008315 	andeq	r8, r0, r5, lsl r3
    457c:	00461c00 	subeq	r1, r6, r0, lsl #24
    4580:	00006040 	andeq	r6, r0, r0, asr #32
    4584:	289c0100 	ldmcs	ip, {r8}
    4588:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    458c:	0000008f 	andeq	r0, r0, pc, lsl #1
    4590:	e8150037 	ldmda	r5, {r0, r1, r2, r4, r5}
    4594:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4598:	bc400046 	mcrrlt	0, 4, r0, r0, cr6
    459c:	01000000 	mrseq	r0, (UNDEF: 0)
    45a0:	00035e9c 	muleq	r3, ip, lr
    45a4:	00f80e00 	rscseq	r0, r8, r0, lsl #28
    45a8:	10290000 	eorne	r0, r9, r0
    45ac:	00000083 	andeq	r0, r0, r3, lsl #1
    45b0:	4000467c 	andmi	r4, r0, ip, ror r6
    45b4:	00000c80 	andeq	r0, r0, r0, lsl #25
    45b8:	800d7f01 	andhi	r7, sp, r1, lsl #30
    45bc:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    45c0:	0000008f 	andeq	r0, r0, pc, lsl #1
    45c4:	00000037 	andeq	r0, r0, r7, lsr r0
    45c8:	00010415 	andeq	r0, r1, r5, lsl r4
    45cc:	00473800 	subeq	r3, r7, r0, lsl #16
    45d0:	00006840 	andeq	r6, r0, r0, asr #16
    45d4:	789c0100 	ldmvc	ip, {r8}
    45d8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    45dc:	00000110 	andeq	r0, r0, r0, lsl r1
    45e0:	1c150002 	ldcne	0, cr0, [r5], {2}
    45e4:	a0000001 	andge	r0, r0, r1
    45e8:	6c400047 	mcrrvs	0, 4, r0, r0, cr7
    45ec:	01000000 	mrseq	r0, (UNDEF: 0)
    45f0:	0003929c 	muleq	r3, ip, r2
    45f4:	012c0e00 	teqeq	ip, r0, lsl #28
    45f8:	00030000 	andeq	r0, r3, r0
    45fc:	00013815 	andeq	r3, r1, r5, lsl r8
    4600:	00480c00 	subeq	r0, r8, r0, lsl #24
    4604:	00008840 	andeq	r8, r0, r0, asr #16
    4608:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    460c:	18000003 	stmdane	r0, {r0, r1}
    4610:	00000144 	andeq	r0, r0, r4, asr #2
    4614:	00004d34 	andeq	r4, r0, r4, lsr sp
    4618:	00014e0e 	andeq	r4, r1, lr, lsl #28
    461c:	15000700 	strne	r0, [r0, #-1792]	; 0xfffff900
    4620:	0000015a 	andeq	r0, r0, sl, asr r1
    4624:	40004894 	mulmi	r0, r4, r8
    4628:	000000c0 	andeq	r0, r0, r0, asr #1
    462c:	03eb9c01 	mvneq	r9, #256	; 0x100
    4630:	660e0000 	strvs	r0, [lr], -r0
    4634:	06000001 	streq	r0, [r0], -r1
    4638:	00008310 	andeq	r8, r0, r0, lsl r3
    463c:	00489400 	subeq	r9, r8, r0, lsl #8
    4640:	000ca040 	andeq	sl, ip, r0, asr #32
    4644:	0dc20100 	stfeqe	f0, [r2]
    4648:	00000ca0 	andeq	r0, r0, r0, lsr #25
    464c:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4650:	00003700 	andeq	r3, r0, r0, lsl #14
    4654:	0ca30800 	stceq	8, cr0, [r3]
    4658:	cd010000 	stcgt	0, cr0, [r1, #-0]
    465c:	40004954 	andmi	r4, r0, r4, asr r9
    4660:	000000e0 	andeq	r0, r0, r0, ror #1
    4664:	04949c01 	ldreq	r9, [r4], #3073	; 0xc01
    4668:	65190000 	ldrvs	r0, [r9, #-0]
    466c:	cd01006e 	stcgt	0, cr0, [r1, #-440]	; 0xfffffe48
    4670:	00000041 	andeq	r0, r0, r1, asr #32
    4674:	00004d55 	andeq	r4, r0, r5, asr sp
    4678:	0049c01a 	subeq	ip, r9, sl, lsl r0
    467c:	00061e40 	andeq	r1, r6, r0, asr #28
    4680:	00042900 	andeq	r2, r4, r0, lsl #18
    4684:	51011b00 	tstpl	r1, r0, lsl #22
    4688:	1b6b0802 	blne	1ac6698 <STACK_SIZE+0x12c6698>
    468c:	f3035001 	vhadd.u8	d5, d3, d1
    4690:	1c005001 	stcne	0, cr5, [r0], {1}
    4694:	40004a00 	andmi	r4, r0, r0, lsl #20
    4698:	00000634 	andeq	r0, r0, r4, lsr r6
    469c:	00000442 	andeq	r0, r0, r2, asr #8
    46a0:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    46a4:	011b6b08 	tsteq	fp, r8, lsl #22
    46a8:	00300150 	eorseq	r0, r0, r0, asr r1
    46ac:	004a101c 	subeq	r1, sl, ip, lsl r0
    46b0:	00064a40 	andeq	r4, r6, r0, asr #20
    46b4:	00046000 	andeq	r6, r4, r0
    46b8:	52011b00 	andpl	r1, r1, #0, 22
    46bc:	011b3001 	tsteq	fp, r1
    46c0:	6b080251 	blvs	20500c <IRQ_STACK_SIZE+0x1fd00c>
    46c4:	0150011b 	cmpeq	r0, fp, lsl r1
    46c8:	1c1c0030 	ldcne	0, cr0, [ip], {48}	; 0x30
    46cc:	6540004a 	strbvs	r0, [r0, #-74]	; 0xffffffb6
    46d0:	79000006 	stmdbvc	r0, {r1, r2}
    46d4:	1b000004 	blne	46ec <SVC_STACK_SIZE+0x6ec>
    46d8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    46dc:	50011b6b 	andpl	r1, r1, fp, ror #22
    46e0:	1d003001 	stcne	0, cr3, [r0, #-4]
    46e4:	40004a34 	andmi	r4, r0, r4, lsr sl
    46e8:	0000067b 	andeq	r0, r0, fp, ror r6
    46ec:	0152011b 	cmpeq	r2, fp, lsl r1
    46f0:	51011b31 	tstpl	r1, r1, lsr fp
    46f4:	1b6b0802 	blne	1ac6704 <STACK_SIZE+0x12c6704>
    46f8:	30015001 	andcc	r5, r1, r1
    46fc:	b3080000 	movwlt	r0, #32768	; 0x8000
    4700:	0100000c 	tsteq	r0, ip
    4704:	004a34e4 	subeq	r3, sl, r4, ror #9
    4708:	00008c40 	andeq	r8, r0, r0, asr #24
    470c:	b99c0100 	ldmiblt	ip, {r8}
    4710:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    4714:	00000cd4 	ldrdeq	r0, [r0], -r4
    4718:	0048e601 	subeq	lr, r8, r1, lsl #12
    471c:	4d8f0000 	stcmi	0, cr0, [pc]	; 4724 <SVC_STACK_SIZE+0x724>
    4720:	15000000 	strne	r0, [r0, #-0]
    4724:	000000bb 	strheq	r0, [r0], -fp
    4728:	40004ac0 	andmi	r4, r0, r0, asr #21
    472c:	000000cc 	andeq	r0, r0, ip, asr #1
    4730:	05089c01 	streq	r9, [r8, #-3073]	; 0xfffff3ff
    4734:	5a1f0000 	bpl	7c473c <IRQ_STACK_SIZE+0x7bc73c>
    4738:	c0000001 	andgt	r0, r0, r1
    473c:	bc40004a 	mcrrlt	0, 4, r0, r0, cr10
    4740:	01000000 	mrseq	r0, (UNDEF: 0)
    4744:	c0200100 	eorgt	r0, r0, r0, lsl #2
    4748:	bc40004a 	mcrrlt	0, 4, r0, r0, cr10
    474c:	0f000000 	svceq	0x00000000
    4750:	00000166 	andeq	r0, r0, r6, ror #2
    4754:	00008310 	andeq	r8, r0, r0, lsl r3
    4758:	004ac000 	subeq	ip, sl, r0
    475c:	000cc040 	andeq	ip, ip, r0, asr #32
    4760:	0dc20100 	stfeqe	f0, [r2]
    4764:	00000cc0 	andeq	r0, r0, r0, asr #25
    4768:	00008f0f 	andeq	r8, r0, pc, lsl #30
    476c:	00000000 	andeq	r0, r0, r0
    4770:	b8210000 	stmdalt	r1!, {}	; <UNPREDICTABLE>
    4774:	0100000b 	tsteq	r0, fp
    4778:	4b8c0104 	blmi	fe304b90 <PCB_BASE_APP1+0xb9804990>
    477c:	01104000 	tsteq	r0, r0
    4780:	9c010000 	stcls	0, cr0, [r1], {-0}
    4784:	00000567 	andeq	r0, r0, r7, ror #10
    4788:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    478c:	01040100 	mrseq	r0, (UNDEF: 20)
    4790:	00000041 	andeq	r0, r0, r1, asr #32
    4794:	00004da2 	andeq	r4, r0, r2, lsr #27
    4798:	01006e22 	tsteq	r0, r2, lsr #28
    479c:	00410104 	subeq	r0, r1, r4, lsl #2
    47a0:	4dc30000 	stclmi	0, cr0, [r3]
    47a4:	62220000 	eorvs	r0, r2, #0
    47a8:	01006675 	tsteq	r0, r5, ror r6
    47ac:	006b0104 	rsbeq	r0, fp, r4, lsl #2
    47b0:	4dfb0000 	ldclmi	0, cr0, [fp]
    47b4:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    47b8:	01060100 	mrseq	r0, (UNDEF: 22)
    47bc:	00000041 	andeq	r0, r0, r1, asr #32
    47c0:	000d5824 	andeq	r5, sp, r4, lsr #16
    47c4:	01070100 	mrseq	r0, (UNDEF: 23)
    47c8:	00000567 	andeq	r0, r0, r7, ror #10
    47cc:	00004e27 	andeq	r4, r0, r7, lsr #28
    47d0:	48042500 	stmdami	r4, {r8, sl, sp}
    47d4:	21000000 	mrscs	r0, (UNDEF: 0)
    47d8:	00000cf3 	strdeq	r0, [r0], -r3
    47dc:	9c012f01 	stcls	15, cr2, [r1], {1}
    47e0:	2440004c 	strbcs	r0, [r0], #-76	; 0xffffffb4
    47e4:	01000001 	tsteq	r0, r1
    47e8:	0005cc9c 	muleq	r5, ip, ip
    47ec:	65732200 	ldrbvs	r2, [r3, #-512]!	; 0xfffffe00
    47f0:	2f010063 	svccs	0x00010063
    47f4:	00004101 	andeq	r4, r0, r1, lsl #2
    47f8:	004e4500 	subeq	r4, lr, r0, lsl #10
    47fc:	006e2200 	rsbeq	r2, lr, r0, lsl #4
    4800:	41012f01 	tstmi	r1, r1, lsl #30
    4804:	66000000 	strvs	r0, [r0], -r0
    4808:	2200004e 	andcs	r0, r0, #78	; 0x4e
    480c:	00667562 	rsbeq	r7, r6, r2, ror #10
    4810:	6b012f01 	blvs	5041c <IRQ_STACK_SIZE+0x4841c>
    4814:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    4818:	2300004e 	movwcs	r0, #78	; 0x4e
    481c:	31010069 	tstcc	r1, r9, rrx
    4820:	00004101 	andeq	r4, r0, r1, lsl #2
    4824:	0d512400 	cfldrdeq	mvd2, [r1, #-0]
    4828:	32010000 	andcc	r0, r1, #0
    482c:	00056701 	andeq	r6, r5, r1, lsl #14
    4830:	004eca00 	subeq	ip, lr, r0, lsl #20
    4834:	13260000 	teqne	r6, #0
    4838:	0100000d 	tsteq	r0, sp
    483c:	0005dd07 	andeq	sp, r5, r7, lsl #26
    4840:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
    4844:	2740017a 	smlsldxcs	r0, r0, sl, r1	; <UNPREDICTABLE>
    4848:	0000003a 	andeq	r0, r0, sl, lsr r0
    484c:	00009628 	andeq	r9, r0, r8, lsr #12
    4850:	ed1a0100 	ldfs	f0, [sl, #-0]
    4854:	27000005 	strcs	r0, [r0, -r5]
    4858:	00000048 	andeq	r0, r0, r8, asr #32
    485c:	00029428 	andeq	r9, r2, r8, lsr #8
    4860:	ed1b0100 	ldfs	f0, [fp, #-0]
    4864:	28000005 	stmdacs	r0, {r0, r2}
    4868:	00000055 	andeq	r0, r0, r5, asr r0
    486c:	05ed1c01 	strbeq	r1, [sp, #3073]!	; 0xc01
    4870:	c1280000 	teqgt	r8, r0
    4874:	01000000 	mrseq	r0, (UNDEF: 0)
    4878:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    487c:	021a2800 	andseq	r2, sl, #0, 16
    4880:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    4884:	000005ed 	andeq	r0, r0, sp, ror #11
    4888:	00072029 	andeq	r2, r7, r9, lsr #32
    488c:	34450200 	strbcc	r0, [r5], #-512	; 0xfffffe00
    4890:	2a000006 	bcs	48b0 <SVC_STACK_SIZE+0x8b0>
    4894:	00000041 	andeq	r0, r0, r1, asr #32
    4898:	0000412a 	andeq	r4, r0, sl, lsr #2
    489c:	fc290000 	stc2	0, cr0, [r9], #-0
    48a0:	02000000 	andeq	r0, r0, #0
    48a4:	00064a49 	andeq	r4, r6, r9, asr #20
    48a8:	00412a00 	subeq	r2, r1, r0, lsl #20
    48ac:	412a0000 	teqmi	sl, r0
    48b0:	00000000 	andeq	r0, r0, r0
    48b4:	0006fc29 	andeq	pc, r6, r9, lsr #24
    48b8:	65460200 	strbvs	r0, [r6, #-512]	; 0xfffffe00
    48bc:	2a000006 	bcs	48dc <SVC_STACK_SIZE+0x8dc>
    48c0:	00000041 	andeq	r0, r0, r1, asr #32
    48c4:	0000412a 	andeq	r4, r0, sl, lsr #2
    48c8:	00412a00 	subeq	r2, r1, r0, lsl #20
    48cc:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    48d0:	0000076e 	andeq	r0, r0, lr, ror #14
    48d4:	067b4402 	ldrbteq	r4, [fp], -r2, lsl #8
    48d8:	412a0000 	teqmi	sl, r0
    48dc:	2a000000 	bcs	48e4 <SVC_STACK_SIZE+0x8e4>
    48e0:	00000041 	andeq	r0, r0, r1, asr #32
    48e4:	07362b00 	ldreq	r2, [r6, -r0, lsl #22]!
    48e8:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    48ec:	0000412a 	andeq	r4, r0, sl, lsr #2
    48f0:	00412a00 	subeq	r2, r1, r0, lsl #20
    48f4:	412a0000 	teqmi	sl, r0
    48f8:	00000000 	andeq	r0, r0, r0
    48fc:	00019800 	andeq	r9, r1, r0, lsl #16
    4900:	9d000400 	cfstrsls	mvf0, [r0, #-0]
    4904:	04000010 	streq	r0, [r0], #-16
    4908:	00015801 	andeq	r5, r1, r1, lsl #16
    490c:	0d8f0100 	stfeqs	f0, [pc]	; 4914 <SVC_STACK_SIZE+0x914>
    4910:	012b0000 	teqeq	fp, r0
    4914:	4dc00000 	stclmi	0, cr0, [r0]
    4918:	013c4000 	teqeq	ip, r0
    491c:	11470000 	mrsne	r0, (UNDEF: 71)
    4920:	01020000 	mrseq	r0, (UNDEF: 2)
    4924:	00007706 	andeq	r7, r0, r6, lsl #14
    4928:	08010200 	stmdaeq	r1, {r9}
    492c:	00000075 	andeq	r0, r0, r5, ror r0
    4930:	51050202 	tstpl	r5, r2, lsl #4
    4934:	02000002 	andeq	r0, r0, #2
    4938:	00330702 	eorseq	r0, r3, r2, lsl #14
    493c:	04030000 	streq	r0, [r3], #-0
    4940:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4944:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4948:	0000011e 	andeq	r0, r0, lr, lsl r1
    494c:	25050802 	strcs	r0, [r5, #-2050]	; 0xfffff7fe
    4950:	02000002 	andeq	r0, r0, #2
    4954:	01140708 	tsteq	r4, r8, lsl #14
    4958:	04020000 	streq	r0, [r2], #-0
    495c:	00022a05 	andeq	r2, r2, r5, lsl #20
    4960:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4964:	00000211 	andeq	r0, r0, r1, lsl r2
    4968:	19070402 	stmdbne	r7, {r1, sl}
    496c:	02000001 	andeq	r0, r0, #1
    4970:	007e0801 	rsbseq	r0, lr, r1, lsl #16
    4974:	82040000 	andhi	r0, r4, #0
    4978:	0100000d 	tsteq	r0, sp
    497c:	004dc003 	subeq	ip, sp, r3
    4980:	00008440 	andeq	r8, r0, r0, asr #8
    4984:	9e9c0100 	fmllse	f0, f4, f0
    4988:	05000000 	streq	r0, [r0, #-0]
    498c:	00000d7c 	andeq	r0, r0, ip, ror sp
    4990:	00410301 	subeq	r0, r1, r1, lsl #6
    4994:	4f000000 	svcmi	0x00000000
    4998:	04000000 	streq	r0, [r0], #-0
    499c:	00000bd8 	ldrdeq	r0, [r0], -r8
    49a0:	4e441201 	cdpmi	2, 4, cr1, cr4, cr1, {0}
    49a4:	00b84000 	adcseq	r4, r8, r0
    49a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    49ac:	0000013d 	andeq	r0, r0, sp, lsr r1
    49b0:	006e6506 	rsbeq	r6, lr, r6, lsl #10
    49b4:	00411201 	subeq	r1, r1, r1, lsl #4
    49b8:	4f210000 	svcmi	0x00210000
    49bc:	7c050000 	stcvc	0, cr0, [r5], {-0}
    49c0:	0100000d 	tsteq	r0, sp
    49c4:	00004112 	andeq	r4, r0, r2, lsl r1
    49c8:	004f5b00 	subeq	r5, pc, r0, lsl #22
    49cc:	4e680700 	cdpmi	7, 6, cr0, cr8, cr0, {0}
    49d0:	013d4000 	teqeq	sp, r0
    49d4:	00eb0000 	rsceq	r0, fp, r0
    49d8:	01080000 	mrseq	r0, (UNDEF: 8)
    49dc:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    49e0:	03500108 	cmpeq	r0, #8, 2
    49e4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    49e8:	004ed809 	subeq	sp, lr, r9, lsl #16
    49ec:	00015340 	andeq	r5, r1, r0, asr #6
    49f0:	00010900 	andeq	r0, r1, r0, lsl #18
    49f4:	52010800 	andpl	r0, r1, #0, 16
    49f8:	01083001 	tsteq	r8, r1
    49fc:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    4a00:	01500108 	cmpeq	r0, r8, lsl #2
    4a04:	e4090030 	str	r0, [r9], #-48	; 0xffffffd0
    4a08:	6e40004e 	cdpvs	0, 4, cr0, cr0, cr14, {2}
    4a0c:	22000001 	andcs	r0, r0, #1
    4a10:	08000001 	stmdaeq	r0, {r0}
    4a14:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4a18:	50010845 	andpl	r0, r1, r5, asr #16
    4a1c:	0a003001 	beq	10a28 <IRQ_STACK_SIZE+0x8a28>
    4a20:	40004efc 	strdmi	r4, [r0], -ip
    4a24:	00000184 	andeq	r0, r0, r4, lsl #3
    4a28:	01520108 	cmpeq	r2, r8, lsl #2
    4a2c:	51010831 	tstpl	r1, r1, lsr r8
    4a30:	08450802 	stmdaeq	r5, {r1, fp}^
    4a34:	30015001 	andcc	r5, r1, r1
    4a38:	200b0000 	andcs	r0, fp, r0
    4a3c:	02000007 	andeq	r0, r0, #7
    4a40:	00015345 	andeq	r5, r1, r5, asr #6
    4a44:	00410c00 	subeq	r0, r1, r0, lsl #24
    4a48:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4a4c:	00000000 	andeq	r0, r0, r0
    4a50:	0006fc0b 	andeq	pc, r6, fp, lsl #24
    4a54:	6e460200 	cdpvs	2, 4, cr0, cr6, cr0, {0}
    4a58:	0c000001 	stceq	0, cr0, [r0], {1}
    4a5c:	00000041 	andeq	r0, r0, r1, asr #32
    4a60:	0000410c 	andeq	r4, r0, ip, lsl #2
    4a64:	00410c00 	subeq	r0, r1, r0, lsl #24
    4a68:	0b000000 	bleq	4a70 <SVC_STACK_SIZE+0xa70>
    4a6c:	0000076e 	andeq	r0, r0, lr, ror #14
    4a70:	01844402 	orreq	r4, r4, r2, lsl #8
    4a74:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4a78:	0c000000 	stceq	0, cr0, [r0], {-0}
    4a7c:	00000041 	andeq	r0, r0, r1, asr #32
    4a80:	07360d00 	ldreq	r0, [r6, -r0, lsl #26]!
    4a84:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    4a88:	0000410c 	andeq	r4, r0, ip, lsl #2
    4a8c:	00410c00 	subeq	r0, r1, r0, lsl #24
    4a90:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	0005dd00 	andeq	sp, r5, r0, lsl #26
    4a9c:	61000400 	tstvs	r0, r0, lsl #8
    4aa0:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    4aa4:	00015801 	andeq	r5, r1, r1, lsl #16
    4aa8:	0dc60100 	stfeqe	f0, [r6]
    4aac:	012b0000 	teqeq	fp, r0
    4ab0:	4f000000 	svcmi	0x00000000
    4ab4:	062c4000 	strteq	r4, [ip], -r0
    4ab8:	11c50000 	bicne	r0, r5, r0
    4abc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4ac0:	000af204 	andeq	pc, sl, r4, lsl #4
    4ac4:	06010200 	streq	r0, [r1], -r0, lsl #4
    4ac8:	00000077 	andeq	r0, r0, r7, ror r0
    4acc:	75080102 	strvc	r0, [r8, #-258]	; 0xfffffefe
    4ad0:	02000000 	andeq	r0, r0, #0
    4ad4:	02510502 	subseq	r0, r1, #8388608	; 0x800000
    4ad8:	02020000 	andeq	r0, r2, #0
    4adc:	00003307 	andeq	r3, r0, r7, lsl #6
    4ae0:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    4ae4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4ae8:	1e070402 	cdpne	4, 0, cr0, cr7, cr2, {0}
    4aec:	02000001 	andeq	r0, r0, #1
    4af0:	02250508 	eoreq	r0, r5, #8, 10	; 0x2000000
    4af4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4af8:	00011407 	andeq	r1, r1, r7, lsl #8
    4afc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    4b00:	0000022a 	andeq	r0, r0, sl, lsr #4
    4b04:	11070402 	tstne	r7, r2, lsl #8
    4b08:	04000002 	streq	r0, [r0], #-2
    4b0c:	07040204 	streq	r0, [r4, -r4, lsl #4]
    4b10:	00000119 	andeq	r0, r0, r9, lsl r1
    4b14:	00810405 	addeq	r0, r1, r5, lsl #8
    4b18:	01020000 	mrseq	r0, (UNDEF: 2)
    4b1c:	00007e08 	andeq	r7, r0, r8, lsl #28
    4b20:	8e040500 	cfsh32hi	mvfx0, mvfx4, #0
    4b24:	06000000 	streq	r0, [r0], -r0
    4b28:	00000081 	andeq	r0, r0, r1, lsl #1
    4b2c:	000d9707 	andeq	r9, sp, r7, lsl #14
    4b30:	4fd40200 	svcmi	0x00d40200
    4b34:	07000000 	streq	r0, [r0, -r0]
    4b38:	0000092f 	andeq	r0, r0, pc, lsr #18
    4b3c:	00a92803 	adceq	r2, r9, r3, lsl #16
    4b40:	4b080000 	blmi	204b48 <IRQ_STACK_SIZE+0x1fcb48>
    4b44:	0400000a 	streq	r0, [r0], #-10
    4b48:	00c00008 	sbceq	r0, r0, r8
    4b4c:	be090000 	cdplt	0, 0, cr0, cr9, cr0, {0}
    4b50:	72000009 	andvc	r0, r0, #9
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	0a4d0700 	beq	1346760 <STACK_SIZE+0xb46760>
    4b5c:	62030000 	andvs	r0, r3, #0
    4b60:	0000009e 	muleq	r0, lr, r0
    4b64:	000ddf0a 	andeq	sp, sp, sl, lsl #30
    4b68:	01170100 	tsteq	r7, r0, lsl #2
    4b6c:	000000e3 	andeq	r0, r0, r3, ror #1
    4b70:	0009a70b 	andeq	sl, r9, fp, lsl #14
    4b74:	81170100 	tsthi	r7, r0, lsl #2
    4b78:	00000000 	andeq	r0, r0, r0
    4b7c:	000e290c 	andeq	r2, lr, ip, lsl #18
    4b80:	81320100 	teqhi	r2, r0, lsl #2
    4b84:	01000000 	mrseq	r0, (UNDEF: 0)
    4b88:	000b960d 	andeq	r9, fp, sp, lsl #12
    4b8c:	00030100 	andeq	r0, r3, r0, lsl #2
    4b90:	d040004f 	suble	r0, r0, pc, asr #32
    4b94:	01000000 	mrseq	r0, (UNDEF: 0)
    4b98:	0001319c 	muleq	r1, ip, r1
    4b9c:	0e040e00 	cdpeq	14, 0, cr0, cr4, cr0, {0}
    4ba0:	03010000 	movweq	r0, #4096	; 0x1000
    4ba4:	00000048 	andeq	r0, r0, r8, asr #32
    4ba8:	00004f95 	muleq	r0, r5, pc	; <UNPREDICTABLE>
    4bac:	000d9e0f 	andeq	r9, sp, pc, lsl #28
    4bb0:	25050100 	strcs	r0, [r5, #-256]	; 0xffffff00
    4bb4:	b6000000 	strlt	r0, [r0], -r0
    4bb8:	1000004f 	andne	r0, r0, pc, asr #32
    4bbc:	00000e09 	andeq	r0, r0, r9, lsl #28
    4bc0:	01310601 	teqeq	r1, r1, lsl #12
    4bc4:	91020000 	mrsls	r0, (UNDEF: 2)
    4bc8:	4f110074 	svcmi	0x00110074
    4bcc:	12000000 	andne	r0, r0, #0
    4bd0:	000000cb 	andeq	r0, r0, fp, asr #1
    4bd4:	40004fd0 	ldrdmi	r4, [r0], -r0
    4bd8:	00000054 	andeq	r0, r0, r4, asr r0
    4bdc:	01519c01 	cmpeq	r1, r1, lsl #24
    4be0:	d7130000 	ldrle	r0, [r3, -r0]
    4be4:	01000000 	mrseq	r0, (UNDEF: 0)
    4be8:	b40a0050 	strlt	r0, [sl], #-80	; 0xffffffb0
    4bec:	0100000d 	tsteq	r0, sp
    4bf0:	01680122 	cmneq	r8, r2, lsr #2
    4bf4:	70140000 	andsvc	r0, r4, r0
    4bf8:	22010074 	andcs	r0, r1, #116	; 0x74
    4bfc:	00000088 	andeq	r0, r0, r8, lsl #1
    4c00:	01511200 	cmpeq	r1, r0, lsl #4
    4c04:	50240000 	eorpl	r0, r4, r0
    4c08:	006c4000 	rsbeq	r4, ip, r0
    4c0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c10:	0000019e 	muleq	r0, lr, r1
    4c14:	00015d15 	andeq	r5, r1, r5, lsl sp
    4c18:	004ff000 	subeq	pc, pc, r0
    4c1c:	00cb1600 	sbceq	r1, fp, r0, lsl #12
    4c20:	50340000 	eorspl	r0, r4, r0
    4c24:	0ce04000 	stcleq	0, cr4, [r0]
    4c28:	24010000 	strcs	r0, [r1], #-0
    4c2c:	0000d715 	andeq	sp, r0, r5, lsl r7
    4c30:	00502800 	subseq	r2, r0, r0, lsl #16
    4c34:	0d000000 	stceq	0, cr0, [r0, #-0]
    4c38:	0000027e 	andeq	r0, r0, lr, ror r2
    4c3c:	50902701 	addspl	r2, r0, r1, lsl #14
    4c40:	00984000 	addseq	r4, r8, r0
    4c44:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c48:	00000234 	andeq	r0, r0, r4, lsr r2
    4c4c:	746d6617 	strbtvc	r6, [sp], #-1559	; 0xfffff9e9
    4c50:	88270100 	stmdahi	r7!, {r8}
    4c54:	02000000 	andeq	r0, r0, #0
    4c58:	19187091 	ldmdbne	r8, {r0, r4, r7, ip, sp, lr}
    4c5c:	01007061 	tsteq	r0, r1, rrx
    4c60:	0000c029 	andeq	ip, r0, r9, lsr #32
    4c64:	d4910300 	ldrle	r0, [r1], #768	; 0x300
    4c68:	0989107d 	stmibeq	r9, {r0, r2, r3, r4, r5, r6, ip}
    4c6c:	2a010000 	bcs	44c74 <IRQ_STACK_SIZE+0x3cc74>
    4c70:	00000234 	andeq	r0, r0, r4, lsr r2
    4c74:	7dd89103 	ldfvcp	f1, [r8, #12]
    4c78:	0001511a 	andeq	r5, r1, sl, lsl r1
    4c7c:	0050bc00 	subseq	fp, r0, r0, lsl #24
    4c80:	000cf840 	andeq	pc, ip, r0, asr #16
    4c84:	152e0100 	strne	r0, [lr, #-256]!	; 0xffffff00
    4c88:	15000002 	strne	r0, [r0, #-2]
    4c8c:	0000015d 	andeq	r0, r0, sp, asr r1
    4c90:	00005054 	andeq	r5, r0, r4, asr r0
    4c94:	0000cb16 	andeq	ip, r0, r6, lsl fp
    4c98:	0050c800 	subseq	ip, r0, r0, lsl #16
    4c9c:	000d1040 	andeq	r1, sp, r0, asr #32
    4ca0:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    4ca4:	000000d7 	ldrdeq	r0, [r0], -r7
    4ca8:	0000509a 	muleq	r0, sl, r0
    4cac:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    4cb0:	23400050 	movtcs	r0, #80	; 0x50
    4cb4:	1c000005 	stcne	0, cr0, [r0], {5}
    4cb8:	91025201 	tstls	r2, r1, lsl #4
    4cbc:	51011c74 	tstpl	r1, r4, ror ip
    4cc0:	06709103 	ldrbteq	r9, [r0], -r3, lsl #2
    4cc4:	0350011c 	cmpeq	r0, #28, 2
    4cc8:	007dd891 			; <UNDEFINED> instruction: 0x007dd891
    4ccc:	00811d00 	addeq	r1, r1, r0, lsl #26
    4cd0:	02440000 	subeq	r0, r4, #0
    4cd4:	6b1e0000 	blvs	784cdc <IRQ_STACK_SIZE+0x77ccdc>
    4cd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    4cdc:	00e31f00 	rsceq	r1, r3, r0, lsl #30
    4ce0:	51280000 	teqpl	r8, r0
    4ce4:	00284000 	eoreq	r4, r8, r0
    4ce8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4cec:	000dcd20 	andeq	ip, sp, r0, lsr #26
    4cf0:	81380100 	teqhi	r8, r0, lsl #2
    4cf4:	50000000 	andpl	r0, r0, r0
    4cf8:	1c400051 	mcrrne	0, 5, r0, r0, cr1
    4cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    4d00:	0bc70d9c 	bleq	ff1c8378 <PCB_BASE_APP1+0xba6c8178>
    4d04:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    4d08:	4000516c 	andmi	r5, r0, ip, ror #2
    4d0c:	000000cc 	andeq	r0, r0, ip, asr #1
    4d10:	03369c01 	teqeq	r6, #256	; 0x100
    4d14:	72210000 	eorvc	r0, r1, #0
    4d18:	3e010078 	mcrcc	0, 0, r0, cr1, cr8, {3}
    4d1c:	00000048 	andeq	r0, r0, r8, asr #32
    4d20:	000050c6 	andeq	r5, r0, r6, asr #1
    4d24:	00787421 	rsbseq	r7, r8, r1, lsr #8
    4d28:	00483e01 	subeq	r3, r8, r1, lsl #28
    4d2c:	50f20000 	rscspl	r0, r2, r0
    4d30:	65210000 	strvs	r0, [r1, #-0]!
    4d34:	01007272 	tsteq	r0, r2, ror r2
    4d38:	0000483e 	andeq	r4, r0, lr, lsr r8
    4d3c:	00513700 	subseq	r3, r1, r0, lsl #14
    4d40:	51b02200 	lslspl	r2, r0, #4
    4d44:	05424000 	strbeq	r4, [r2, #-0]
    4d48:	02c10000 	sbceq	r0, r1, #0
    4d4c:	011c0000 	tsteq	ip, r0
    4d50:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    4d54:	0150011c 	cmpeq	r0, ip, lsl r1
    4d58:	04230030 	strteq	r0, [r3], #-48	; 0xffffffd0
    4d5c:	58400052 	stmdapl	r0, {r1, r4, r6}^
    4d60:	e4000005 	str	r0, [r0], #-5
    4d64:	1c000002 	stcne	0, cr0, [r0], {2}
    4d68:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4d6c:	50011c55 	andpl	r1, r1, r5, asr ip
    4d70:	5201f30b 	andpl	pc, r1, #738197504	; 0x2c000000
    4d74:	215001f3 	ldrshcs	r0, [r0, #-19]	; 0xffffffed
    4d78:	215101f3 	ldrshcs	r0, [r1, #-19]	; 0xffffffed
    4d7c:	52142200 	andspl	r2, r4, #0, 4
    4d80:	056e4000 	strbeq	r4, [lr, #-0]!
    4d84:	03020000 	movweq	r0, #8192	; 0x2000
    4d88:	011c0000 	tsteq	ip, r0
    4d8c:	1c300152 	ldfnes	f0, [r0], #-328	; 0xfffffeb8
    4d90:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4d94:	50011c55 	andpl	r1, r1, r5, asr ip
    4d98:	22003001 	andcs	r3, r0, #1
    4d9c:	40005220 	andmi	r5, r0, r0, lsr #4
    4da0:	00000589 	andeq	r0, r0, r9, lsl #11
    4da4:	0000031b 	andeq	r0, r0, fp, lsl r3
    4da8:	0251011c 	subseq	r0, r1, #28, 2
    4dac:	011c5508 	tsteq	ip, r8, lsl #10
    4db0:	00300150 	eorseq	r0, r0, r0, asr r1
    4db4:	00523824 	subseq	r3, r2, r4, lsr #16
    4db8:	00059f40 	andeq	r9, r5, r0, asr #30
    4dbc:	52011c00 	andpl	r1, r1, #0, 24
    4dc0:	011c3101 	tsteq	ip, r1, lsl #2
    4dc4:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    4dc8:	0150011c 	cmpeq	r0, ip, lsl r1
    4dcc:	0a000030 	beq	4e94 <SVC_STACK_SIZE+0xe94>
    4dd0:	00000e40 	andeq	r0, r0, r0, asr #28
    4dd4:	62015201 	andvs	r5, r1, #268435456	; 0x10000000
    4dd8:	0b000003 	bleq	4dec <SVC_STACK_SIZE+0xdec>
    4ddc:	00000989 	andeq	r0, r0, r9, lsl #19
    4de0:	007b5201 	rsbseq	r5, fp, r1, lsl #4
    4de4:	38250000 	stmdacc	r5!, {}	; <UNPREDICTABLE>
    4de8:	0100000e 	tsteq	r0, lr
    4dec:	00007b54 	andeq	r7, r0, r4, asr fp
    4df0:	00632600 	rsbeq	r2, r3, r0, lsl #12
    4df4:	00815501 	addeq	r5, r1, r1, lsl #10
    4df8:	12000000 	andne	r0, r0, #0
    4dfc:	00000336 	andeq	r0, r0, r6, lsr r3
    4e00:	40005238 	andmi	r5, r0, r8, lsr r2
    4e04:	000000f8 	strdeq	r0, [r0], -r8
    4e08:	03e29c01 	mvneq	r9, #256	; 0x100
    4e0c:	42150000 	andsmi	r0, r5, #0
    4e10:	63000003 	movwvs	r0, #3
    4e14:	27000051 	smlsdcs	r0, r1, r0, r0
    4e18:	0000034d 	andeq	r0, r0, sp, asr #6
    4e1c:	00005199 	muleq	r0, r9, r1
    4e20:	00035828 	andeq	r5, r3, r8, lsr #16
    4e24:	00e32900 	rsceq	r2, r3, r0, lsl #18
    4e28:	52400000 	subpl	r0, r0, #0
    4e2c:	0d284000 	stceq	0, cr4, [r8, #-0]
    4e30:	56010000 	strpl	r0, [r1], -r0
    4e34:	0000cb1a 	andeq	ip, r0, sl, lsl fp
    4e38:	00525400 	subseq	r5, r2, r0, lsl #8
    4e3c:	000d4840 	andeq	r4, sp, r0, asr #16
    4e40:	b4630100 	strbtlt	r0, [r3], #-256	; 0xffffff00
    4e44:	2a000003 	bcs	4e58 <SVC_STACK_SIZE+0xe58>
    4e48:	000000d7 	ldrdeq	r0, [r0], -r7
    4e4c:	00cb2b00 	sbceq	r2, fp, r0, lsl #22
    4e50:	52f00000 	rscspl	r0, r0, #0
    4e54:	00404000 	subeq	r4, r0, r0
    4e58:	67010000 	strvs	r0, [r1, -r0]
    4e5c:	000003ce 	andeq	r0, r0, lr, asr #7
    4e60:	0000d72c 	andeq	sp, r0, ip, lsr #14
    4e64:	1b000a00 	blne	766c <SVC_STACK_SIZE+0x366c>
    4e68:	400052e4 	andmi	r5, r0, r4, ror #5
    4e6c:	0000019e 	muleq	r0, lr, r1
    4e70:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0xfffffee4
    4e74:	016d2c03 	cmneq	sp, r3, lsl #24
    4e78:	2d000040 	stccs	0, cr0, [r0, #-256]	; 0xffffff00
    4e7c:	00000da4 	andeq	r0, r0, r4, lsr #27
    4e80:	00486a01 	subeq	r6, r8, r1, lsl #20
    4e84:	53300000 	teqpl	r0, #0
    4e88:	01fc4000 	mvnseq	r4, r0
    4e8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e90:	00000508 	andeq	r0, r0, r8, lsl #10
    4e94:	72747319 	rsbsvc	r7, r4, #1677721600	; 0x64000000
    4e98:	086c0100 	stmdaeq	ip!, {r8}^
    4e9c:	02000005 	andeq	r0, r0, #5
    4ea0:	890f4091 	stmdbhi	pc, {r0, r4, r7, lr}	; <UNPREDICTABLE>
    4ea4:	01000009 	tsteq	r0, r9
    4ea8:	00007b6d 	andeq	r7, r0, sp, ror #22
    4eac:	0051b700 	subseq	fp, r1, r0, lsl #14
    4eb0:	0e1f0f00 	cdpeq	15, 1, cr0, cr15, cr0, {0}
    4eb4:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    4eb8:	00000048 	andeq	r0, r0, r8, asr #32
    4ebc:	000051ef 	andeq	r5, r0, pc, ror #3
    4ec0:	000e190f 	andeq	r1, lr, pc, lsl #18
    4ec4:	486f0100 	stmdami	pc!, {r8}^	; <UNPREDICTABLE>
    4ec8:	3c000000 	stccc	0, cr0, [r0], {-0}
    4ecc:	0f000052 	svceq	0x00000052
    4ed0:	000002d6 	ldrdeq	r0, [r0], -r6
    4ed4:	00487001 	subeq	r7, r8, r1
    4ed8:	52670000 	rsbpl	r0, r7, #0
    4edc:	0f0f0000 	svceq	0x000f0000
    4ee0:	0100000e 	tsteq	r0, lr
    4ee4:	00004871 	andeq	r4, r0, r1, ror r8
    4ee8:	0052b400 	subseq	fp, r2, r0, lsl #8
    4eec:	00692e00 	rsbeq	r2, r9, r0, lsl #28
    4ef0:	00487201 	subeq	r7, r8, r1, lsl #4
    4ef4:	52e80000 	rscpl	r0, r8, #0
    4ef8:	361a0000 	ldrcc	r0, [sl], -r0
    4efc:	40000003 	andmi	r0, r0, r3
    4f00:	68400053 	stmdavs	r0, {r0, r1, r4, r6}^
    4f04:	0100000d 	tsteq	r0, sp
    4f08:	0004e374 	andeq	lr, r4, r4, ror r3
    4f0c:	03421500 	movteq	r1, #9472	; 0x2500
    4f10:	53070000 	movwpl	r0, #28672	; 0x7000
    4f14:	682f0000 	stmdavs	pc!, {}	; <UNPREDICTABLE>
    4f18:	2800000d 	stmdacs	r0, {r0, r2, r3}
    4f1c:	0000034d 	andeq	r0, r0, sp, asr #6
    4f20:	00035828 	andeq	r5, r3, r8, lsr #16
    4f24:	00e32900 	rsceq	r2, r3, r0, lsl #18
    4f28:	53440000 	movtpl	r0, #16384	; 0x4000
    4f2c:	0d804000 	stceq	0, cr4, [r0]
    4f30:	56010000 	strpl	r0, [r1], -r0
    4f34:	0000cb1a 	andeq	ip, r0, sl, lsl fp
    4f38:	00535000 	subseq	r5, r3, r0
    4f3c:	000da040 	andeq	sl, sp, r0, asr #32
    4f40:	b4630100 	strbtlt	r0, [r3], #-256	; 0xffffff00
    4f44:	2a000004 	bcs	4f5c <SVC_STACK_SIZE+0xf5c>
    4f48:	000000d7 	ldrdeq	r0, [r0], -r7
    4f4c:	00cb2b00 	sbceq	r2, fp, r0, lsl #22
    4f50:	53ec0000 	mvnpl	r0, #0
    4f54:	003c4000 	eorseq	r4, ip, r0
    4f58:	67010000 	strvs	r0, [r1, -r0]
    4f5c:	000004ce 	andeq	r0, r0, lr, asr #9
    4f60:	0000d72c 	andeq	sp, r0, ip, lsr #14
    4f64:	1b000a00 	blne	776c <SVC_STACK_SIZE+0x376c>
    4f68:	400053e0 	andmi	r5, r0, r0, ror #7
    4f6c:	0000019e 	muleq	r0, lr, r1
    4f70:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0xfffffee4
    4f74:	016d2c03 	cmneq	sp, r3, lsl #24
    4f78:	00000040 	andeq	r0, r0, r0, asr #32
    4f7c:	00545422 	subseq	r5, r4, r2, lsr #8
    4f80:	0005ba40 	andeq	fp, r5, r0, asr #20
    4f84:	0004f700 	andeq	pc, r4, r0, lsl #14
    4f88:	50011c00 	andpl	r1, r1, r0, lsl #24
    4f8c:	00007602 	andeq	r7, r0, r2, lsl #12
    4f90:	0054f81b 	subseq	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    4f94:	0005cf40 	andeq	ip, r5, r0, asr #30
    4f98:	50011c00 	andpl	r1, r1, r0, lsl #24
    4f9c:	00007602 	andeq	r7, r0, r2, lsl #12
    4fa0:	00811d00 	addeq	r1, r1, r0, lsl #26
    4fa4:	05180000 	ldreq	r0, [r8, #-0]
    4fa8:	6b1e0000 	blvs	784fb0 <IRQ_STACK_SIZE+0x77cfb0>
    4fac:	1d000000 	stcne	0, cr0, [r0, #-0]
    4fb0:	0df63000 	ldcleq	0, cr3, [r6]
    4fb4:	55090000 	strpl	r0, [r9, #-0]
    4fb8:	00000088 	andeq	r0, r0, r8, lsl #1
    4fbc:	00089731 	andeq	r9, r8, r1, lsr r7
    4fc0:	48dc0500 	ldmmi	ip, {r8, sl}^
    4fc4:	42000000 	andmi	r0, r0, #0
    4fc8:	32000005 	andcc	r0, r0, #5
    4fcc:	0000007b 	andeq	r0, r0, fp, ror r0
    4fd0:	00008832 	andeq	r8, r0, r2, lsr r8
    4fd4:	009e3200 	addseq	r3, lr, r0, lsl #4
    4fd8:	33000000 	movwcc	r0, #0
    4fdc:	000000fc 	strdeq	r0, [r0], -ip
    4fe0:	05584904 	ldrbeq	r4, [r8, #-2308]	; 0xfffff6fc
    4fe4:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    4fe8:	32000000 	andcc	r0, r0, #0
    4fec:	00000048 	andeq	r0, r0, r8, asr #32
    4ff0:	07203300 	streq	r3, [r0, -r0, lsl #6]!
    4ff4:	45040000 	strmi	r0, [r4, #-0]
    4ff8:	0000056e 	andeq	r0, r0, lr, ror #10
    4ffc:	00004832 	andeq	r4, r0, r2, lsr r8
    5000:	00483200 	subeq	r3, r8, r0, lsl #4
    5004:	33000000 	movwcc	r0, #0
    5008:	000006fc 	strdeq	r0, [r0], -ip
    500c:	05894604 	streq	r4, [r9, #1540]	; 0x604
    5010:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5014:	32000000 	andcc	r0, r0, #0
    5018:	00000048 	andeq	r0, r0, r8, asr #32
    501c:	00004832 	andeq	r4, r0, r2, lsr r8
    5020:	6e330000 	cdpvs	0, 3, cr0, cr3, cr0, {0}
    5024:	04000007 	streq	r0, [r0], #-7
    5028:	00059f44 	andeq	r9, r5, r4, asr #30
    502c:	00483200 	subeq	r3, r8, r0, lsl #4
    5030:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5034:	00000000 	andeq	r0, r0, r0
    5038:	00073633 	andeq	r3, r7, r3, lsr r6
    503c:	ba480400 	blt	1206044 <STACK_SIZE+0xa06044>
    5040:	32000005 	andcc	r0, r0, #5
    5044:	00000048 	andeq	r0, r0, r8, asr #32
    5048:	00004832 	andeq	r4, r0, r2, lsr r8
    504c:	00483200 	subeq	r3, r8, r0, lsl #4
    5050:	31000000 	mrscc	r0, (UNDEF: 0)
    5054:	00000def 	andeq	r0, r0, pc, ror #27
    5058:	00932106 	addseq	r2, r3, r6, lsl #2
    505c:	05cf0000 	strbeq	r0, [pc]	; 5064 <SVC_STACK_SIZE+0x1064>
    5060:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    5064:	00000000 	andeq	r0, r0, r0
    5068:	000e2434 	andeq	r2, lr, r4, lsr r4
    506c:	484c0700 	stmdami	ip, {r8, r9, sl}^
    5070:	32000000 	andcc	r0, r0, #0
    5074:	00000088 	andeq	r0, r0, r8, lsl #1
    5078:	00610000 	rsbeq	r0, r1, r0
    507c:	00020000 	andeq	r0, r2, r0
    5080:	0000142c 	andeq	r1, r0, ip, lsr #8
    5084:	144d0104 	strbne	r0, [sp], #-260	; 0xfffffefc
    5088:	55300000 	ldrpl	r0, [r0, #-0]!
    508c:	56744000 	ldrbtpl	r4, [r4], -r0
    5090:	73614000 	cmnvc	r1, #0
    5094:	75665f6d 	strbvc	r5, [r6, #-3949]!	; 0xfffff093
    5098:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    509c:	732e6e6f 	teqvc	lr, #1776	; 0x6f0
    50a0:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    50a4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    50a8:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
    50ac:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
    50b0:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
    50b4:	706d6953 	rsbvc	r6, sp, r3, asr r9
    50b8:	4f5f656c 	svcmi	0x005f656c
    50bc:	30305c53 	eorscc	r5, r0, r3, asr ip
    50c0:	534f2e32 	movtpl	r2, #65074	; 0xfe32
    50c4:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    50c8:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
    50cc:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
    50d0:	53412055 	movtpl	r2, #4181	; 0x1055
    50d4:	322e3220 	eorcc	r3, lr, #32, 4
    50d8:	32352e33 	eorscc	r2, r5, #816	; 0x330
    50dc:	5a800100 	bpl	fe0054e4 <PCB_BASE_APP1+0xb95052e4>
    50e0:	02000000 	andeq	r0, r0, #0
    50e4:	00144000 	andseq	r4, r4, r0
    50e8:	f2010400 	vshl.s8	d0, d0, d1
    50ec:	74000014 	strvc	r0, [r0], #-20	; 0xffffffec
    50f0:	b0400056 	sublt	r0, r0, r6, asr r0
    50f4:	6340005b 	movtvs	r0, #91	; 0x5b
    50f8:	61353170 	teqvs	r5, r0, ror r1
    50fc:	4300732e 	movwmi	r7, #814	; 0x32e
    5100:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    5104:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    5108:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
    510c:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
    5110:	69535c42 	ldmdbvs	r3, {r1, r6, sl, fp, ip, lr}^
    5114:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
    5118:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
    511c:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    5120:	545f534f 	ldrbpl	r5, [pc], #-847	; 5128 <SVC_STACK_SIZE+0x1128>
    5124:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    5128:	00657461 	rsbeq	r7, r5, r1, ror #8
    512c:	20554e47 	subscs	r4, r5, r7, asr #28
    5130:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    5134:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    5138:	01003235 	tsteq	r0, r5, lsr r2
    513c:	00005980 	andeq	r5, r0, r0, lsl #19
    5140:	54000200 	strpl	r0, [r0], #-512	; 0xfffffe00
    5144:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
    5148:	00167b01 	andseq	r7, r6, r1, lsl #22
    514c:	00000000 	andeq	r0, r0, r0
    5150:	00019440 	andeq	r9, r1, r0, asr #8
    5154:	74726340 	ldrbtvc	r6, [r2], #-832	; 0xfffffcc0
    5158:	00732e30 	rsbseq	r2, r3, r0, lsr lr
    515c:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    5160:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    5164:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    5168:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    516c:	535c4255 	cmppl	ip, #1342177285	; 0x50000005
    5170:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
    5174:	534f5f65 	movtpl	r5, #65381	; 0xff65
    5178:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    517c:	5f534f2e 	svcpl	0x00534f2e
    5180:	706d6554 	rsbvc	r6, sp, r4, asr r5
    5184:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    5188:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    518c:	20534120 	subscs	r4, r3, r0, lsr #2
    5190:	33322e32 	teqcc	r2, #800	; 0x320
    5194:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5198:	Address 0x00005198 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      30:	15050000 	strne	r0, [r5, #-0]
      34:	00192700 	andseq	r2, r9, r0, lsl #14
      38:	00260600 	eoreq	r0, r6, r0, lsl #12
      3c:	00001349 	andeq	r1, r0, r9, asr #6
      40:	3f012e07 	svccc	0x00012e07
      44:	3a0e0319 	bcc	380cb0 <IRQ_STACK_SIZE+0x378cb0>
      48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      4c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      50:	97184006 	ldrls	r4, [r8, -r6]
      54:	13011942 	movwne	r1, #6466	; 0x1942
      58:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
      5c:	11010182 	smlabbne	r1, r2, r1, r0
      60:	00133101 	andseq	r3, r3, r1, lsl #2
      64:	828a0900 	addhi	r0, sl, #0, 18
      68:	18020001 	stmdane	r2, {r0}
      6c:	00184291 	mulseq	r8, r1, r2
      70:	00340a00 	eorseq	r0, r4, r0, lsl #20
      74:	0b3a0803 	bleq	e82088 <STACK_SIZE+0x682088>
      78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      7c:	00001802 	andeq	r1, r0, r2, lsl #16
      80:	0182890b 	orreq	r8, r2, fp, lsl #18
      84:	31011101 	tstcc	r1, r1, lsl #2
      88:	00130113 	andseq	r0, r3, r3, lsl r1
      8c:	00350c00 	eorseq	r0, r5, r0, lsl #24
      90:	00001349 	andeq	r1, r0, r9, asr #6
      94:	0182890d 	orreq	r8, r2, sp, lsl #18
      98:	31011100 	mrscc	r1, (UNDEF: 17)
      9c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
      a4:	0b3b0b3a 	bleq	ec2d94 <STACK_SIZE+0x6c2d94>
      a8:	17021349 	strne	r1, [r2, -r9, asr #6]
      ac:	340f0000 	strcc	r0, [pc], #-0	; b4 <IRQ_BIT+0x34>
      b0:	3a080300 	bcc	200cb8 <IRQ_STACK_SIZE+0x1f8cb8>
      b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      b8:	00170213 	andseq	r0, r7, r3, lsl r2
      bc:	82891000 	addhi	r1, r9, #0
      c0:	01110101 	tsteq	r1, r1, lsl #2
      c4:	31194295 			; <UNDEFINED> instruction: 0x31194295
      c8:	11000013 	tstne	r0, r3, lsl r0
      cc:	13490101 	movtne	r0, #37121	; 0x9101
      d0:	00001301 	andeq	r1, r0, r1, lsl #6
      d4:	49002112 	stmdbmi	r0, {r1, r4, r8, sp}
      d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
      dc:	00341300 	eorseq	r1, r4, r0, lsl #6
      e0:	0b3a0e03 	bleq	e838f4 <STACK_SIZE+0x6838f4>
      e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      e8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      ec:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
      f0:	03193f01 	tsteq	r9, #1, 30
      f4:	3b0b3a0e 	blcc	2ce934 <IRQ_STACK_SIZE+0x2c6934>
      f8:	3c19270b 	ldccc	7, cr2, [r9], {11}
      fc:	00130119 	andseq	r0, r3, r9, lsl r1
     100:	00051500 	andeq	r1, r5, r0, lsl #10
     104:	00001349 	andeq	r1, r0, r9, asr #6
     108:	00001816 	andeq	r1, r0, r6, lsl r8
     10c:	002e1700 	eoreq	r1, lr, r0, lsl #14
     110:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     114:	0b3b0b3a 	bleq	ec2e04 <STACK_SIZE+0x6c2e04>
     118:	13491927 	movtne	r1, #39207	; 0x9927
     11c:	0000193c 	andeq	r1, r0, ip, lsr r9
     120:	01110100 	tsteq	r1, r0, lsl #2
     124:	0b130e25 	bleq	4c39c0 <IRQ_STACK_SIZE+0x4bb9c0>
     128:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     12c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     130:	00001710 	andeq	r1, r0, r0, lsl r7
     134:	0b002402 	bleq	9144 <IRQ_STACK_SIZE+0x1144>
     138:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     13c:	0300000e 	movweq	r0, #14
     140:	0b0b0024 	bleq	2c01d8 <IRQ_STACK_SIZE+0x2b81d8>
     144:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     148:	0f040000 	svceq	0x00040000
     14c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     150:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     154:	13490026 	movtne	r0, #36902	; 0x9026
     158:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     15c:	03193f01 	tsteq	r9, #1, 30
     160:	3b0b3a0e 	blcc	2ce9a0 <IRQ_STACK_SIZE+0x2c69a0>
     164:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     168:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     16c:	97184006 	ldrls	r4, [r8, -r6]
     170:	13011942 	movwne	r1, #6466	; 0x1942
     174:	34070000 	strcc	r0, [r7], #-0
     178:	3a0e0300 	bcc	380d80 <IRQ_STACK_SIZE+0x378d80>
     17c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     180:	00170213 	andseq	r0, r7, r3, lsl r2
     184:	82890800 	addhi	r0, r9, #0, 16
     188:	01110001 	tsteq	r1, r1
     18c:	00001331 	andeq	r1, r0, r1, lsr r3
     190:	01828909 	orreq	r8, r2, r9, lsl #18
     194:	31011101 	tstcc	r1, r1, lsl #2
     198:	0a000013 	beq	1ec <NOINT+0x12c>
     19c:	0001828a 	andeq	r8, r1, sl, lsl #5
     1a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     1a4:	0b000018 	bleq	20c <NOINT+0x14c>
     1a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1ac:	0b3a0e03 	bleq	e839c0 <STACK_SIZE+0x6839c0>
     1b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1b4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1b8:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     1bc:	03193f01 	tsteq	r9, #1, 30
     1c0:	3b0b3a0e 	blcc	2cea00 <IRQ_STACK_SIZE+0x2c6a00>
     1c4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1c8:	00130119 	andseq	r0, r3, r9, lsl r1
     1cc:	00050d00 	andeq	r0, r5, r0, lsl #26
     1d0:	00001349 	andeq	r1, r0, r9, asr #6
     1d4:	0000180e 	andeq	r1, r0, lr, lsl #16
     1d8:	012e0f00 	teqeq	lr, r0, lsl #30
     1dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1e0:	0b3b0b3a 	bleq	ec2ed0 <STACK_SIZE+0x6c2ed0>
     1e4:	13491927 	movtne	r1, #39207	; 0x9927
     1e8:	1301193c 	movwne	r1, #6460	; 0x193c
     1ec:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     1f0:	03193f01 	tsteq	r9, #1, 30
     1f4:	3b0b3a0e 	blcc	2cea34 <IRQ_STACK_SIZE+0x2c6a34>
     1f8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     1fc:	00193c13 	andseq	r3, r9, r3, lsl ip
     200:	11010000 	mrsne	r0, (UNDEF: 1)
     204:	130e2501 	movwne	r2, #58625	; 0xe501
     208:	1b0e030b 	blne	380e3c <IRQ_STACK_SIZE+0x378e3c>
     20c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     210:	00171006 	andseq	r1, r7, r6
     214:	00240200 	eoreq	r0, r4, r0, lsl #4
     218:	0b3e0b0b 	bleq	f82e4c <STACK_SIZE+0x782e4c>
     21c:	00000e03 	andeq	r0, r0, r3, lsl #28
     220:	0b002403 	bleq	9234 <IRQ_STACK_SIZE+0x1234>
     224:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     228:	04000008 	streq	r0, [r0], #-8
     22c:	0b0b000f 	bleq	2c0270 <IRQ_STACK_SIZE+0x2b8270>
     230:	00001349 	andeq	r1, r0, r9, asr #6
     234:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
     238:	06000013 			; <UNDEFINED> instruction: 0x06000013
     23c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     240:	0b3a0e03 	bleq	e83a54 <STACK_SIZE+0x683a54>
     244:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     248:	01111349 	tsteq	r1, r9, asr #6
     24c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     250:	01194297 			; <UNDEFINED> instruction: 0x01194297
     254:	07000013 	smladeq	r0, r3, r0, r0
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	0b3b0b3a 	bleq	ec2f4c <STACK_SIZE+0x6c2f4c>
     260:	0b1c1349 	bleq	704f8c <IRQ_STACK_SIZE+0x6fcf8c>
     264:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
     268:	11000182 	smlabbne	r0, r2, r1, r0
     26c:	00133101 	andseq	r3, r3, r1, lsl #2
     270:	00050900 	andeq	r0, r5, r0, lsl #18
     274:	0b3a0e03 	bleq	e83a88 <STACK_SIZE+0x683a88>
     278:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     27c:	00001702 	andeq	r1, r0, r2, lsl #14
     280:	0182890a 	orreq	r8, r2, sl, lsl #18
     284:	31011101 	tstcc	r1, r1, lsl #2
     288:	00130113 	andseq	r0, r3, r3, lsl r1
     28c:	828a0b00 	addhi	r0, sl, #0, 22
     290:	18020001 	stmdane	r2, {r0}
     294:	00184291 	mulseq	r8, r1, r2
     298:	002e0c00 	eoreq	r0, lr, r0, lsl #24
     29c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     2a0:	0b3b0b3a 	bleq	ec2f90 <STACK_SIZE+0x6c2f90>
     2a4:	13491927 	movtne	r1, #39207	; 0x9927
     2a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2b0:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     2b4:	08030005 	stmdaeq	r3, {r0, r2}
     2b8:	0b3b0b3a 	bleq	ec2fa8 <STACK_SIZE+0x6c2fa8>
     2bc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     2c0:	340e0000 	strcc	r0, [lr], #-0
     2c4:	3a0e0300 	bcc	380ecc <IRQ_STACK_SIZE+0x378ecc>
     2c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2cc:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2d0:	0f000018 	svceq	0x00000018
     2d4:	13490101 	movtne	r0, #37121	; 0x9101
     2d8:	00001301 	andeq	r1, r0, r1, lsl #6
     2dc:	49002110 	stmdbmi	r0, {r4, r8, sp}
     2e0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     2e4:	00341100 	eorseq	r1, r4, r0, lsl #2
     2e8:	0b3a0803 	bleq	e822fc <STACK_SIZE+0x6822fc>
     2ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2f0:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     2f4:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     2f8:	03193f01 	tsteq	r9, #1, 30
     2fc:	3b0b3a0e 	blcc	2ceb3c <IRQ_STACK_SIZE+0x2c6b3c>
     300:	3c19270b 	ldccc	7, cr2, [r9], {11}
     304:	00130119 	andseq	r0, r3, r9, lsl r1
     308:	00051300 	andeq	r1, r5, r0, lsl #6
     30c:	00001349 	andeq	r1, r0, r9, asr #6
     310:	00001814 	andeq	r1, r0, r4, lsl r8
     314:	002e1500 	eoreq	r1, lr, r0, lsl #10
     318:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     31c:	0b3b0b3a 	bleq	ec300c <STACK_SIZE+0x6c300c>
     320:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     324:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     328:	03193f01 	tsteq	r9, #1, 30
     32c:	3b0b3a0e 	blcc	2ceb6c <IRQ_STACK_SIZE+0x2c6b6c>
     330:	00193c0b 	andseq	r3, r9, fp, lsl #24
     334:	11010000 	mrsne	r0, (UNDEF: 1)
     338:	130e2501 	movwne	r2, #58625	; 0xe501
     33c:	1b0e030b 	blne	380f70 <IRQ_STACK_SIZE+0x378f70>
     340:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     344:	00171006 	andseq	r1, r7, r6
     348:	012e0200 	teqeq	lr, r0, lsl #4
     34c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     350:	0b3b0b3a 	bleq	ec3040 <STACK_SIZE+0x6c3040>
     354:	0b201927 	bleq	8067f8 <STACK_SIZE+0x67f8>
     358:	00001301 	andeq	r1, r0, r1, lsl #6
     35c:	03000503 	movweq	r0, #1283	; 0x503
     360:	3b0b3a08 	blcc	2ceb88 <IRQ_STACK_SIZE+0x2c6b88>
     364:	0013490b 	andseq	r4, r3, fp, lsl #18
     368:	00240400 	eoreq	r0, r4, r0, lsl #8
     36c:	0b3e0b0b 	bleq	f82fa0 <STACK_SIZE+0x782fa0>
     370:	00000e03 	andeq	r0, r0, r3, lsl #28
     374:	03000505 	movweq	r0, #1285	; 0x505
     378:	3b0b3a0e 	blcc	2cebb8 <IRQ_STACK_SIZE+0x2c6bb8>
     37c:	0013490b 	andseq	r4, r3, fp, lsl #18
     380:	00340600 	eorseq	r0, r4, r0, lsl #12
     384:	0b3a0803 	bleq	e82398 <STACK_SIZE+0x682398>
     388:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     38c:	34070000 	strcc	r0, [r7], #-0
     390:	3a0e0300 	bcc	380f98 <IRQ_STACK_SIZE+0x378f98>
     394:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     398:	08000013 	stmdaeq	r0, {r0, r1, r4}
     39c:	0b0b0024 	bleq	2c0434 <IRQ_STACK_SIZE+0x2b8434>
     3a0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3a4:	0f090000 	svceq	0x00090000
     3a8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     3ac:	0a000013 	beq	400 <ABORT_STACK_SIZE>
     3b0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3b4:	0b3a0e03 	bleq	e83bc8 <STACK_SIZE+0x683bc8>
     3b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3bc:	00000b20 	andeq	r0, r0, r0, lsr #22
     3c0:	03012e0b 	movweq	r2, #7691	; 0x1e0b
     3c4:	3b0b3a0e 	blcc	2cec04 <IRQ_STACK_SIZE+0x2c6c04>
     3c8:	11192705 	tstne	r9, r5, lsl #14
     3cc:	40061201 	andmi	r1, r6, r1, lsl #4
     3d0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     3d4:	00001301 	andeq	r1, r0, r1, lsl #6
     3d8:	31011d0c 	tstcc	r1, ip, lsl #26
     3dc:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     3e0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     3e4:	00130105 	andseq	r0, r3, r5, lsl #2
     3e8:	00050d00 	andeq	r0, r5, r0, lsl #26
     3ec:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
     3f0:	050e0000 	streq	r0, [lr, #-0]
     3f4:	1c133100 	ldfnes	f3, [r3], {-0}
     3f8:	0f00000b 	svceq	0x0000000b
     3fc:	13310005 	teqne	r1, #5
     400:	0000061c 	andeq	r0, r0, ip, lsl r6
     404:	55010b10 	strpl	r0, [r1, #-2832]	; 0xfffff4f0
     408:	11000017 	tstne	r0, r7, lsl r0
     40c:	13310034 	teqne	r1, #52	; 0x34
     410:	00001702 	andeq	r1, r0, r2, lsl #14
     414:	31003412 	tstcc	r0, r2, lsl r4
     418:	000b1c13 	andeq	r1, fp, r3, lsl ip
     41c:	011d1300 	tsteq	sp, r0, lsl #6
     420:	01111331 	tsteq	r1, r1, lsr r3
     424:	0b580612 	bleq	1601c74 <STACK_SIZE+0xe01c74>
     428:	13010559 	movwne	r0, #5465	; 0x1559
     42c:	05140000 	ldreq	r0, [r4, #-0]
     430:	00133100 	andseq	r3, r3, r0, lsl #2
     434:	010b1500 	tsteq	fp, r0, lsl #10
     438:	06120111 			; <UNDEFINED> instruction: 0x06120111
     43c:	34160000 	ldrcc	r0, [r6], #-0
     440:	00133100 	andseq	r3, r3, r0, lsl #2
     444:	00341700 	eorseq	r1, r4, r0, lsl #14
     448:	061c1331 			; <UNDEFINED> instruction: 0x061c1331
     44c:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     450:	11000182 	smlabbne	r0, r2, r1, r0
     454:	00133101 	andseq	r3, r3, r1, lsl #2
     458:	82891900 	addhi	r1, r9, #0, 18
     45c:	01110001 	tsteq	r1, r1
     460:	31194295 			; <UNDEFINED> instruction: 0x31194295
     464:	1a000013 	bne	4b8 <ABORT_STACK_SIZE+0xb8>
     468:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     46c:	0b3a0e03 	bleq	e83c80 <STACK_SIZE+0x683c80>
     470:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     474:	0b201349 	bleq	8051a0 <STACK_SIZE+0x51a0>
     478:	00001301 	andeq	r1, r0, r1, lsl #6
     47c:	31012e1b 	tstcc	r1, fp, lsl lr
     480:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     484:	97184006 	ldrls	r4, [r8, -r6]
     488:	13011942 	movwne	r1, #6466	; 0x1942
     48c:	051c0000 	ldreq	r0, [ip, #-0]
     490:	02133100 	andseq	r3, r3, #0, 2
     494:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
     498:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     49c:	0b3a0e03 	bleq	e83cb0 <STACK_SIZE+0x683cb0>
     4a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4ac:	00130119 	andseq	r0, r3, r9, lsl r1
     4b0:	00051e00 	andeq	r1, r5, r0, lsl #28
     4b4:	0b3a0803 	bleq	e824c8 <STACK_SIZE+0x6824c8>
     4b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4bc:	00001702 	andeq	r1, r0, r2, lsl #14
     4c0:	0300051f 	movweq	r0, #1311	; 0x51f
     4c4:	3b0b3a0e 	blcc	2ced04 <IRQ_STACK_SIZE+0x2c6d04>
     4c8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4cc:	20000017 	andcs	r0, r0, r7, lsl r0
     4d0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     4d4:	17550152 			; <UNDEFINED> instruction: 0x17550152
     4d8:	0b590b58 	bleq	1643240 <STACK_SIZE+0xe43240>
     4dc:	00001301 	andeq	r1, r0, r1, lsl #6
     4e0:	31011d21 	tstcc	r1, r1, lsr #26
     4e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     4e8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     4ec:	2200000b 	andcs	r0, r0, #11
     4f0:	01018289 	smlabbeq	r1, r9, r2, r8
     4f4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4f8:	00001301 	andeq	r1, r0, r1, lsl #6
     4fc:	01828a23 	orreq	r8, r2, r3, lsr #20
     500:	91180200 	tstls	r8, r0, lsl #4
     504:	00001842 	andeq	r1, r0, r2, asr #16
     508:	01828924 	orreq	r8, r2, r4, lsr #18
     50c:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     510:	13311942 	teqne	r1, #1081344	; 0x108000
     514:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     518:	03193f00 	tsteq	r9, #0, 30
     51c:	3b0b3a0e 	blcc	2ced5c <IRQ_STACK_SIZE+0x2c6d5c>
     520:	1119270b 	tstne	r9, fp, lsl #14
     524:	40061201 	andmi	r1, r6, r1, lsl #4
     528:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     52c:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     530:	11133100 	tstne	r3, r0, lsl #2
     534:	40061201 	andmi	r1, r6, r1, lsl #4
     538:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     53c:	05270000 	streq	r0, [r7, #-0]!
     540:	02133100 	andseq	r3, r3, #0, 2
     544:	28000018 	stmdacs	r0, {r3, r4}
     548:	13310034 	teqne	r1, #52	; 0x34
     54c:	00001802 	andeq	r1, r0, r2, lsl #16
     550:	03003429 	movweq	r3, #1065	; 0x429
     554:	3b0b3a08 	blcc	2ced7c <IRQ_STACK_SIZE+0x2c6d7c>
     558:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     55c:	2a000017 	bcs	5c0 <ABORT_STACK_SIZE+0x1c0>
     560:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     564:	06120111 			; <UNDEFINED> instruction: 0x06120111
     568:	0b590b58 	bleq	16432d0 <STACK_SIZE+0xe432d0>
     56c:	00001301 	andeq	r1, r0, r1, lsl #6
     570:	0182892b 	orreq	r8, r2, fp, lsr #18
     574:	31011101 	tstcc	r1, r1, lsl #2
     578:	2c000013 	stccs	0, cr0, [r0], {19}
     57c:	1331001d 	teqne	r1, #29
     580:	06120111 			; <UNDEFINED> instruction: 0x06120111
     584:	0b590b58 	bleq	16432ec <STACK_SIZE+0xe432ec>
     588:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     58c:	3a0e0300 	bcc	381194 <IRQ_STACK_SIZE+0x379194>
     590:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     594:	000b2019 	andeq	r2, fp, r9, lsl r0
     598:	012e2e00 	teqeq	lr, r0, lsl #28
     59c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     5a4:	01111927 	tsteq	r1, r7, lsr #18
     5a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     5ac:	01194297 			; <UNDEFINED> instruction: 0x01194297
     5b0:	2f000013 	svccs	0x00000013
     5b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     5b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     5bc:	17021349 	strne	r1, [r2, -r9, asr #6]
     5c0:	1d300000 	ldcne	0, cr0, [r0, #-0]
     5c4:	11133100 	tstne	r3, r0, lsl #2
     5c8:	58061201 	stmdapl	r6, {r0, r9, ip}
     5cc:	0005590b 	andeq	r5, r5, fp, lsl #18
     5d0:	012e3100 	teqeq	lr, r0, lsl #2
     5d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5d8:	0b3b0b3a 	bleq	ec32c8 <STACK_SIZE+0x6c32c8>
     5dc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     5e0:	00001301 	andeq	r1, r0, r1, lsl #6
     5e4:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
     5e8:	33000013 	movwcc	r0, #19
     5ec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5f0:	0b3a0e03 	bleq	e83e04 <STACK_SIZE+0x683e04>
     5f4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5f8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5fc:	00001301 	andeq	r1, r0, r1, lsl #6
     600:	3f002e34 	svccc	0x00002e34
     604:	3a0e0319 	bcc	381270 <IRQ_STACK_SIZE+0x379270>
     608:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     60c:	00193c19 	andseq	r3, r9, r9, lsl ip
     610:	012e3500 	teqeq	lr, r0, lsl #10
     614:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     618:	0b3b0b3a 	bleq	ec3308 <STACK_SIZE+0x6c3308>
     61c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     620:	01000000 	mrseq	r0, (UNDEF: 0)
     624:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     628:	0e030b13 	vmoveq.32	d3[0], r0
     62c:	01110e1b 	tsteq	r1, fp, lsl lr
     630:	17100612 			; <UNDEFINED> instruction: 0x17100612
     634:	24020000 	strcs	r0, [r2], #-0
     638:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     63c:	000e030b 	andeq	r0, lr, fp, lsl #6
     640:	00240300 	eoreq	r0, r4, r0, lsl #6
     644:	0b3e0b0b 	bleq	f83278 <STACK_SIZE+0x783278>
     648:	00000803 	andeq	r0, r0, r3, lsl #16
     64c:	3f012e04 	svccc	0x00012e04
     650:	3a0e0319 	bcc	3812bc <IRQ_STACK_SIZE+0x3792bc>
     654:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     658:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     65c:	97184006 	ldrls	r4, [r8, -r6]
     660:	13011942 	movwne	r1, #6466	; 0x1942
     664:	05050000 	streq	r0, [r5, #-0]
     668:	3a080300 	bcc	201270 <IRQ_STACK_SIZE+0x1f9270>
     66c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     670:	00170213 	andseq	r0, r7, r3, lsl r2
     674:	00050600 	andeq	r0, r5, r0, lsl #12
     678:	0b3a0e03 	bleq	e83e8c <STACK_SIZE+0x683e8c>
     67c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     680:	00001802 	andeq	r1, r0, r2, lsl #16
     684:	03000507 	movweq	r0, #1287	; 0x507
     688:	3b0b3a0e 	blcc	2ceec8 <IRQ_STACK_SIZE+0x2c6ec8>
     68c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     690:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
     694:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     698:	0b3a0e03 	bleq	e83eac <STACK_SIZE+0x683eac>
     69c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6a0:	01111349 	tsteq	r1, r9, asr #6
     6a4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6a8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6ac:	09000013 	stmdbeq	r0, {r0, r1, r4}
     6b0:	13490101 	movtne	r0, #37121	; 0x9101
     6b4:	00001301 	andeq	r1, r0, r1, lsl #6
     6b8:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
     6bc:	000b2f13 	andeq	r2, fp, r3, lsl pc
     6c0:	000f0b00 	andeq	r0, pc, r0, lsl #22
     6c4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     6c8:	350c0000 	strcc	r0, [ip, #-0]
     6cc:	00134900 	andseq	r4, r3, r0, lsl #18
     6d0:	00340d00 	eorseq	r0, r4, r0, lsl #26
     6d4:	0b3a0e03 	bleq	e83ee8 <STACK_SIZE+0x683ee8>
     6d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6dc:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     6e0:	01000000 	mrseq	r0, (UNDEF: 0)
     6e4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     6e8:	0e030b13 	vmoveq.32	d3[0], r0
     6ec:	01110e1b 	tsteq	r1, fp, lsl lr
     6f0:	17100612 			; <UNDEFINED> instruction: 0x17100612
     6f4:	24020000 	strcs	r0, [r2], #-0
     6f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6fc:	000e030b 	andeq	r0, lr, fp, lsl #6
     700:	00240300 	eoreq	r0, r4, r0, lsl #6
     704:	0b3e0b0b 	bleq	f83338 <STACK_SIZE+0x783338>
     708:	00000803 	andeq	r0, r0, r3, lsl #16
     70c:	0b000f04 	bleq	4324 <SVC_STACK_SIZE+0x324>
     710:	0500000b 	streq	r0, [r0, #-11]
     714:	0b0b000f 	bleq	2c0758 <IRQ_STACK_SIZE+0x2b8758>
     718:	00001349 	andeq	r1, r0, r9, asr #6
     71c:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     720:	07000013 	smladeq	r0, r3, r0, r0
     724:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     728:	0b3b0b3a 	bleq	ec3418 <STACK_SIZE+0x6c3418>
     72c:	00001349 	andeq	r1, r0, r9, asr #6
     730:	03011308 	movweq	r1, #4872	; 0x1308
     734:	3a0b0b0e 	bcc	2c3374 <IRQ_STACK_SIZE+0x2bb374>
     738:	010b3b0b 	tsteq	fp, fp, lsl #22
     73c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     740:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     744:	0b381349 	bleq	e05470 <STACK_SIZE+0x605470>
     748:	00001934 	andeq	r1, r0, r4, lsr r9
     74c:	0b01130a 	bleq	4537c <IRQ_STACK_SIZE+0x3d37c>
     750:	3b0b3a0b 	blcc	2cef84 <IRQ_STACK_SIZE+0x2c6f84>
     754:	0013010b 	andseq	r0, r3, fp, lsl #2
     758:	000d0b00 	andeq	r0, sp, r0, lsl #22
     75c:	0b3a0e03 	bleq	e83f70 <STACK_SIZE+0x683f70>
     760:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     764:	00000b38 	andeq	r0, r0, r8, lsr fp
     768:	3f012e0c 	svccc	0x00012e0c
     76c:	3a0e0319 	bcc	3813d8 <IRQ_STACK_SIZE+0x3793d8>
     770:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     774:	010b2019 	tsteq	fp, r9, lsl r0
     778:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     77c:	08030005 	stmdaeq	r3, {r0, r2}
     780:	0b3b0b3a 	bleq	ec3470 <STACK_SIZE+0x6c3470>
     784:	00001349 	andeq	r1, r0, r9, asr #6
     788:	0300050e 	movweq	r0, #1294	; 0x50e
     78c:	3b0b3a0e 	blcc	2cefcc <IRQ_STACK_SIZE+0x2c6fcc>
     790:	0013490b 	andseq	r4, r3, fp, lsl #18
     794:	012e0f00 	teqeq	lr, r0, lsl #30
     798:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     79c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7a0:	13491927 	movtne	r1, #39207	; 0x9927
     7a4:	13010b20 	movwne	r0, #6944	; 0x1b20
     7a8:	05100000 	ldreq	r0, [r0, #-0]
     7ac:	3a0e0300 	bcc	3813b4 <IRQ_STACK_SIZE+0x3793b4>
     7b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7b4:	11000013 	tstne	r0, r3, lsl r0
     7b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <STACK_SIZE+0x683fd0>
     7c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7c4:	13010b20 	movwne	r0, #6944	; 0x1b20
     7c8:	05120000 	ldreq	r0, [r2, #-0]
     7cc:	3a080300 	bcc	2013d4 <IRQ_STACK_SIZE+0x1f93d4>
     7d0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7d4:	13000013 	movwne	r0, #19
     7d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7e0:	00001349 	andeq	r1, r0, r9, asr #6
     7e4:	03003414 	movweq	r3, #1044	; 0x414
     7e8:	3b0b3a08 	blcc	2cf010 <IRQ_STACK_SIZE+0x2c7010>
     7ec:	00134905 	andseq	r4, r3, r5, lsl #18
     7f0:	01011500 	tsteq	r1, r0, lsl #10
     7f4:	13011349 	movwne	r1, #4937	; 0x1349
     7f8:	21160000 	tstcs	r6, r0
     7fc:	2f134900 	svccs	0x00134900
     800:	1700000b 	strne	r0, [r0, -fp]
     804:	00000018 	andeq	r0, r0, r8, lsl r0
     808:	31012e18 	tstcc	r1, r8, lsl lr
     80c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     810:	97184006 	ldrls	r4, [r8, -r6]
     814:	13011942 	movwne	r1, #6466	; 0x1942
     818:	05190000 	ldreq	r0, [r9, #-0]
     81c:	02133100 	andseq	r3, r3, #0, 2
     820:	1a000017 	bne	884 <ABORT_STACK_SIZE+0x484>
     824:	13310005 	teqne	r1, #5
     828:	00001802 	andeq	r1, r0, r2, lsl #16
     82c:	3100341b 	tstcc	r0, fp, lsl r4
     830:	00180213 	andseq	r0, r8, r3, lsl r2
     834:	00051c00 	andeq	r1, r5, r0, lsl #24
     838:	0b1c1331 	bleq	705504 <IRQ_STACK_SIZE+0x6fd504>
     83c:	051d0000 	ldreq	r0, [sp, #-0]
     840:	1c133100 	ldfnes	f3, [r3], {-0}
     844:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     848:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     84c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     850:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     854:	00001301 	andeq	r1, r0, r1, lsl #6
     858:	55010b1f 	strpl	r0, [r1, #-2847]	; 0xfffff4e1
     85c:	20000017 	andcs	r0, r0, r7, lsl r0
     860:	13310034 	teqne	r1, #52	; 0x34
     864:	00001702 	andeq	r1, r0, r2, lsl #14
     868:	31003421 	tstcc	r0, r1, lsr #8
     86c:	22000013 	andcs	r0, r0, #19
     870:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     874:	06120111 			; <UNDEFINED> instruction: 0x06120111
     878:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     87c:	1d230000 	stcne	0, cr0, [r3, #-0]
     880:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     884:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     888:	0005590b 	andeq	r5, r5, fp, lsl #18
     88c:	82892400 	addhi	r2, r9, #0, 8
     890:	01110101 	tsteq	r1, r1, lsl #2
     894:	00001331 	andeq	r1, r0, r1, lsr r3
     898:	01828a25 	orreq	r8, r2, r5, lsr #20
     89c:	91180200 	tstls	r8, r0, lsl #4
     8a0:	00001842 	andeq	r1, r0, r2, asr #16
     8a4:	3f012e26 	svccc	0x00012e26
     8a8:	3a0e0319 	bcc	381514 <IRQ_STACK_SIZE+0x379514>
     8ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8b0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     8b4:	97184006 	ldrls	r4, [r8, -r6]
     8b8:	13011942 	movwne	r1, #6466	; 0x1942
     8bc:	05270000 	streq	r0, [r7, #-0]!
     8c0:	3a0e0300 	bcc	3814c8 <IRQ_STACK_SIZE+0x3794c8>
     8c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8c8:	00180213 	andseq	r0, r8, r3, lsl r2
     8cc:	00342800 	eorseq	r2, r4, r0, lsl #16
     8d0:	0b3a0e03 	bleq	e840e4 <STACK_SIZE+0x6840e4>
     8d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8d8:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     8dc:	03193f00 	tsteq	r9, #0, 30
     8e0:	3b0b3a0e 	blcc	2cf120 <IRQ_STACK_SIZE+0x2c7120>
     8e4:	2019270b 	andscs	r2, r9, fp, lsl #14
     8e8:	2a00000b 	bcs	91c <ABORT_STACK_SIZE+0x51c>
     8ec:	1331002e 	teqne	r1, #46	; 0x2e
     8f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     8f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     8f8:	2b000019 	blcs	964 <ABORT_STACK_SIZE+0x564>
     8fc:	1331001d 	teqne	r1, #29
     900:	17550152 			; <UNDEFINED> instruction: 0x17550152
     904:	0b590b58 	bleq	164366c <STACK_SIZE+0xe4366c>
     908:	052c0000 	streq	r0, [ip, #-0]!
     90c:	3a080300 	bcc	201514 <IRQ_STACK_SIZE+0x1f9514>
     910:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     914:	00170213 	andseq	r0, r7, r3, lsl r2
     918:	00052d00 	andeq	r2, r5, r0, lsl #26
     91c:	0b3a0803 	bleq	e82930 <STACK_SIZE+0x682930>
     920:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     924:	00001802 	andeq	r1, r0, r2, lsl #16
     928:	0300342e 	movweq	r3, #1070	; 0x42e
     92c:	3b0b3a0e 	blcc	2cf16c <IRQ_STACK_SIZE+0x2c716c>
     930:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     934:	2f000017 	svccs	0x00000017
     938:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     93c:	0b3a0e03 	bleq	e84150 <STACK_SIZE+0x684150>
     940:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     944:	01111349 	tsteq	r1, r9, asr #6
     948:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     94c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     950:	30000013 	andcc	r0, r0, r3, lsl r0
     954:	08030034 	stmdaeq	r3, {r2, r4, r5}
     958:	0b3b0b3a 	bleq	ec3648 <STACK_SIZE+0x6c3648>
     95c:	17021349 	strne	r1, [r2, -r9, asr #6]
     960:	1d310000 	ldcne	0, cr0, [r1, #-0]
     964:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     968:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     96c:	000b590b 	andeq	r5, fp, fp, lsl #18
     970:	00053200 	andeq	r3, r5, r0, lsl #4
     974:	00001331 	andeq	r1, r0, r1, lsr r3
     978:	03000533 	movweq	r0, #1331	; 0x533
     97c:	3b0b3a0e 	blcc	2cf1bc <IRQ_STACK_SIZE+0x2c71bc>
     980:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     984:	34000017 	strcc	r0, [r0], #-23	; 0xffffffe9
     988:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     98c:	0b3a0e03 	bleq	e841a0 <STACK_SIZE+0x6841a0>
     990:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     994:	06120111 			; <UNDEFINED> instruction: 0x06120111
     998:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     99c:	00130119 	andseq	r0, r3, r9, lsl r1
     9a0:	00053500 	andeq	r3, r5, r0, lsl #10
     9a4:	0b3a0e03 	bleq	e841b8 <STACK_SIZE+0x6841b8>
     9a8:	1349053b 	movtne	r0, #38203	; 0x953b
     9ac:	00001802 	andeq	r1, r0, r2, lsl #16
     9b0:	03000536 	movweq	r0, #1334	; 0x536
     9b4:	3b0b3a08 	blcc	2cf1dc <IRQ_STACK_SIZE+0x2c71dc>
     9b8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9bc:	37000017 	smladcc	r0, r7, r0, r0
     9c0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     9c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     9c8:	17021349 	strne	r1, [r2, -r9, asr #6]
     9cc:	34380000 	ldrtcc	r0, [r8], #-0
     9d0:	3a080300 	bcc	2015d8 <IRQ_STACK_SIZE+0x1f95d8>
     9d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9d8:	00180213 	andseq	r0, r8, r3, lsl r2
     9dc:	00343900 	eorseq	r3, r4, r0, lsl #18
     9e0:	0b1c1331 	bleq	7056ac <IRQ_STACK_SIZE+0x6fd6ac>
     9e4:	053a0000 	ldreq	r0, [sl, #-0]!
     9e8:	3a0e0300 	bcc	3815f0 <IRQ_STACK_SIZE+0x3795f0>
     9ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f0:	00170213 	andseq	r0, r7, r3, lsl r2
     9f4:	00343b00 	eorseq	r3, r4, r0, lsl #22
     9f8:	0b3a0e03 	bleq	e8420c <STACK_SIZE+0x68420c>
     9fc:	1349053b 	movtne	r0, #38203	; 0x953b
     a00:	00001802 	andeq	r1, r0, r2, lsl #16
     a04:	0300343c 	movweq	r3, #1084	; 0x43c
     a08:	3b0b3a0e 	blcc	2cf248 <IRQ_STACK_SIZE+0x2c7248>
     a0c:	3f13490b 	svccc	0x0013490b
     a10:	00180219 	andseq	r0, r8, r9, lsl r2
     a14:	00353d00 	eorseq	r3, r5, r0, lsl #26
     a18:	00001349 	andeq	r1, r0, r9, asr #6
     a1c:	4900213e 	stmdbmi	r0, {r1, r2, r3, r4, r5, r8, sp}
     a20:	00052f13 	andeq	r2, r5, r3, lsl pc
     a24:	012e3f00 	teqeq	lr, r0, lsl #30
     a28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a2c:	0b3b0b3a 	bleq	ec371c <STACK_SIZE+0x6c371c>
     a30:	13491927 	movtne	r1, #39207	; 0x9927
     a34:	1301193c 	movwne	r1, #6460	; 0x193c
     a38:	05400000 	strbeq	r0, [r0, #-0]
     a3c:	00134900 	andseq	r4, r3, r0, lsl #18
     a40:	012e4100 	teqeq	lr, r0, lsl #2
     a44:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a48:	0b3b0b3a 	bleq	ec3738 <STACK_SIZE+0x6c3738>
     a4c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a50:	01000000 	mrseq	r0, (UNDEF: 0)
     a54:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a58:	0e030b13 	vmoveq.32	d3[0], r0
     a5c:	01110e1b 	tsteq	r1, fp, lsl lr
     a60:	17100612 			; <UNDEFINED> instruction: 0x17100612
     a64:	24020000 	strcs	r0, [r2], #-0
     a68:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a6c:	000e030b 	andeq	r0, lr, fp, lsl #6
     a70:	00240300 	eoreq	r0, r4, r0, lsl #6
     a74:	0b3e0b0b 	bleq	f836a8 <STACK_SIZE+0x7836a8>
     a78:	00000803 	andeq	r0, r0, r3, lsl #16
     a7c:	3f002e04 	svccc	0x00002e04
     a80:	3a0e0319 	bcc	3816ec <IRQ_STACK_SIZE+0x3796ec>
     a84:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a8c:	97184006 	ldrls	r4, [r8, -r6]
     a90:	00001942 	andeq	r1, r0, r2, asr #18
     a94:	3f002e05 	svccc	0x00002e05
     a98:	3a0e0319 	bcc	381704 <IRQ_STACK_SIZE+0x379704>
     a9c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     aa0:	11134919 	tstne	r3, r9, lsl r9
     aa4:	40061201 	andmi	r1, r6, r1, lsl #4
     aa8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     aac:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     ab0:	03193f01 	tsteq	r9, #1, 30
     ab4:	3b0b3a0e 	blcc	2cf2f4 <IRQ_STACK_SIZE+0x2c72f4>
     ab8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     abc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ac0:	97184006 	ldrls	r4, [r8, -r6]
     ac4:	13011942 	movwne	r1, #6466	; 0x1942
     ac8:	34070000 	strcc	r0, [r7], #-0
     acc:	3a080300 	bcc	2016d4 <IRQ_STACK_SIZE+0x1f96d4>
     ad0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad4:	00180213 	andseq	r0, r8, r3, lsl r2
     ad8:	012e0800 	teqeq	lr, r0, lsl #16
     adc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ae0:	0b3b0b3a 	bleq	ec37d0 <STACK_SIZE+0x6c37d0>
     ae4:	01111927 	tsteq	r1, r7, lsr #18
     ae8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     aec:	01194297 			; <UNDEFINED> instruction: 0x01194297
     af0:	09000013 	stmdbeq	r0, {r0, r1, r4}
     af4:	08030005 	stmdaeq	r3, {r0, r2}
     af8:	0b3b0b3a 	bleq	ec37e8 <STACK_SIZE+0x6c37e8>
     afc:	17021349 	strne	r1, [r2, -r9, asr #6]
     b00:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     b04:	11010182 	smlabbne	r1, r2, r1, r0
     b08:	01133101 	tsteq	r3, r1, lsl #2
     b0c:	0b000013 	bleq	b60 <ABORT_STACK_SIZE+0x760>
     b10:	0001828a 	andeq	r8, r1, sl, lsl #5
     b14:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     b18:	0c000018 	stceq	0, cr0, [r0], {24}
     b1c:	01018289 	smlabbeq	r1, r9, r2, r8
     b20:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     b24:	01133119 	tsteq	r3, r9, lsl r1
     b28:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     b2c:	01018289 	smlabbeq	r1, r9, r2, r8
     b30:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     b34:	00133119 	andseq	r3, r3, r9, lsl r1
     b38:	012e0e00 	teqeq	lr, r0, lsl #28
     b3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b40:	0b3b0b3a 	bleq	ec3830 <STACK_SIZE+0x6c3830>
     b44:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b48:	00001301 	andeq	r1, r0, r1, lsl #6
     b4c:	4900050f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl}
     b50:	10000013 	andne	r0, r0, r3, lsl r0
     b54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b58:	0b3a0e03 	bleq	e8436c <STACK_SIZE+0x68436c>
     b5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b60:	0000193c 	andeq	r1, r0, ip, lsr r9
     b64:	01110100 	tsteq	r1, r0, lsl #2
     b68:	0b130e25 	bleq	4c4404 <IRQ_STACK_SIZE+0x4bc404>
     b6c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     b70:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b74:	00001710 	andeq	r1, r0, r0, lsl r7
     b78:	0b002402 	bleq	9b88 <IRQ_STACK_SIZE+0x1b88>
     b7c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b80:	0300000e 	movweq	r0, #14
     b84:	0b0b0024 	bleq	2c0c1c <IRQ_STACK_SIZE+0x2b8c1c>
     b88:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b8c:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     b90:	03193f01 	tsteq	r9, #1, 30
     b94:	3b0b3a0e 	blcc	2cf3d4 <IRQ_STACK_SIZE+0x2c73d4>
     b98:	2019270b 	andscs	r2, r9, fp, lsl #14
     b9c:	0013010b 	andseq	r0, r3, fp, lsl #2
     ba0:	00050500 	andeq	r0, r5, r0, lsl #10
     ba4:	0b3a0803 	bleq	e82bb8 <STACK_SIZE+0x682bb8>
     ba8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bac:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     bb0:	03193f01 	tsteq	r9, #1, 30
     bb4:	3b0b3a0e 	blcc	2cf3f4 <IRQ_STACK_SIZE+0x2c73f4>
     bb8:	1119270b 	tstne	r9, fp, lsl #14
     bbc:	40061201 	andmi	r1, r6, r1, lsl #4
     bc0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     bc4:	00001301 	andeq	r1, r0, r1, lsl #6
     bc8:	31011d07 	tstcc	r1, r7, lsl #26
     bcc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     bd0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     bd4:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     bd8:	13310005 	teqne	r1, #5
     bdc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     be0:	31012e09 	tstcc	r1, r9, lsl #28
     be4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     be8:	97184006 	ldrls	r4, [r8, -r6]
     bec:	00001942 	andeq	r1, r0, r2, asr #18
     bf0:	3100050a 	tstcc	r0, sl, lsl #10
     bf4:	00170213 	andseq	r0, r7, r3, lsl r2
     bf8:	11010000 	mrsne	r0, (UNDEF: 1)
     bfc:	130e2501 	movwne	r2, #58625	; 0xe501
     c00:	1b0e030b 	blne	381834 <IRQ_STACK_SIZE+0x379834>
     c04:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     c08:	00171006 	andseq	r1, r7, r6
     c0c:	00240200 	eoreq	r0, r4, r0, lsl #4
     c10:	0b3e0b0b 	bleq	f83844 <STACK_SIZE+0x783844>
     c14:	00000e03 	andeq	r0, r0, r3, lsl #28
     c18:	0b002403 	bleq	9c2c <IRQ_STACK_SIZE+0x1c2c>
     c1c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c20:	04000008 	streq	r0, [r0], #-8
     c24:	0b0b000f 	bleq	2c0c68 <IRQ_STACK_SIZE+0x2b8c68>
     c28:	0f050000 	svceq	0x00050000
     c2c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     c30:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c34:	13490026 	movtne	r0, #36902	; 0x9026
     c38:	13070000 	movwne	r0, #28672	; 0x7000
     c3c:	3a0b0b01 	bcc	2c3848 <IRQ_STACK_SIZE+0x2bb848>
     c40:	010b3b0b 	tsteq	fp, fp, lsl #22
     c44:	08000013 	stmdaeq	r0, {r0, r1, r4}
     c48:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c4c:	0b3b0b3a 	bleq	ec393c <STACK_SIZE+0x6c393c>
     c50:	0b381349 	bleq	e0597c <STACK_SIZE+0x60597c>
     c54:	16090000 	strne	r0, [r9], -r0
     c58:	3a0e0300 	bcc	381860 <IRQ_STACK_SIZE+0x379860>
     c5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c60:	0a000013 	beq	cb4 <ABORT_STACK_SIZE+0x8b4>
     c64:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c68:	0b3a0e03 	bleq	e8447c <STACK_SIZE+0x68447c>
     c6c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c70:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c78:	00130119 	andseq	r0, r3, r9, lsl r1
     c7c:	00050b00 	andeq	r0, r5, r0, lsl #22
     c80:	0b3a0e03 	bleq	e84494 <STACK_SIZE+0x684494>
     c84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c88:	00001702 	andeq	r1, r0, r2, lsl #14
     c8c:	0300340c 	movweq	r3, #1036	; 0x40c
     c90:	3b0b3a08 	blcc	2cf4b8 <IRQ_STACK_SIZE+0x2c74b8>
     c94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c98:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     c9c:	01018289 	smlabbeq	r1, r9, r2, r8
     ca0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ca4:	8a0e0000 	bhi	380cac <IRQ_STACK_SIZE+0x378cac>
     ca8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cac:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cb0:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     cb4:	11000182 	smlabbne	r0, r2, r1, r0
     cb8:	00133101 	andseq	r3, r3, r1, lsl #2
     cbc:	82891000 	addhi	r1, r9, #0
     cc0:	01110101 	tsteq	r1, r1, lsl #2
     cc4:	13011331 	movwne	r1, #4913	; 0x1331
     cc8:	01110000 	tsteq	r1, r0
     ccc:	01134901 	tsteq	r3, r1, lsl #18
     cd0:	12000013 	andne	r0, r0, #19
     cd4:	13490021 	movtne	r0, #36897	; 0x9021
     cd8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     cdc:	03003413 	movweq	r3, #1043	; 0x413
     ce0:	3b0b3a0e 	blcc	2cf520 <IRQ_STACK_SIZE+0x2c7520>
     ce4:	3f13490b 	svccc	0x0013490b
     ce8:	00193c19 	andseq	r3, r9, r9, lsl ip
     cec:	012e1400 	teqeq	lr, r0, lsl #8
     cf0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cf4:	0b3b0b3a 	bleq	ec39e4 <STACK_SIZE+0x6c39e4>
     cf8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     cfc:	00001301 	andeq	r1, r0, r1, lsl #6
     d00:	49000515 	stmdbmi	r0, {r0, r2, r4, r8, sl}
     d04:	16000013 			; <UNDEFINED> instruction: 0x16000013
     d08:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     d0c:	0b3a0e03 	bleq	e84520 <STACK_SIZE+0x684520>
     d10:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d14:	0000193c 	andeq	r1, r0, ip, lsr r9
     d18:	00001817 	andeq	r1, r0, r7, lsl r8
     d1c:	002e1800 	eoreq	r1, lr, r0, lsl #16
     d20:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d24:	0b3b0b3a 	bleq	ec3a14 <STACK_SIZE+0x6c3a14>
     d28:	13491927 	movtne	r1, #39207	; 0x9927
     d2c:	0000193c 	andeq	r1, r0, ip, lsr r9
     d30:	01110100 	tsteq	r1, r0, lsl #2
     d34:	0b130e25 	bleq	4c45d0 <IRQ_STACK_SIZE+0x4bc5d0>
     d38:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     d3c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d40:	00001710 	andeq	r1, r0, r0, lsl r7
     d44:	0b002402 	bleq	9d54 <IRQ_STACK_SIZE+0x1d54>
     d48:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d4c:	0300000e 	movweq	r0, #14
     d50:	0b0b0024 	bleq	2c0de8 <IRQ_STACK_SIZE+0x2b8de8>
     d54:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d58:	0f040000 	svceq	0x00040000
     d5c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     d60:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     d64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     d68:	0b3b0b3a 	bleq	ec3a58 <STACK_SIZE+0x6c3a58>
     d6c:	00001349 	andeq	r1, r0, r9, asr #6
     d70:	3f012e06 	svccc	0x00012e06
     d74:	3a0e0319 	bcc	3819e0 <IRQ_STACK_SIZE+0x3799e0>
     d78:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d7c:	11134919 	tstne	r3, r9, lsl r9
     d80:	40061201 	andmi	r1, r6, r1, lsl #4
     d84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d88:	00001301 	andeq	r1, r0, r1, lsl #6
     d8c:	03000507 	movweq	r0, #1287	; 0x507
     d90:	3b0b3a08 	blcc	2cf5b8 <IRQ_STACK_SIZE+0x2c75b8>
     d94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     d98:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
     d9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     da0:	0b3b0b3a 	bleq	ec3a90 <STACK_SIZE+0x6c3a90>
     da4:	17021349 	strne	r1, [r2, -r9, asr #6]
     da8:	34090000 	strcc	r0, [r9], #-0
     dac:	3a0e0300 	bcc	3819b4 <IRQ_STACK_SIZE+0x3799b4>
     db0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     db4:	00180213 	andseq	r0, r8, r3, lsl r2
     db8:	002e0a00 	eoreq	r0, lr, r0, lsl #20
     dbc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dc0:	0b3b0b3a 	bleq	ec3ab0 <STACK_SIZE+0x6c3ab0>
     dc4:	13491927 	movtne	r1, #39207	; 0x9927
     dc8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     dcc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     dd0:	0b000019 	bleq	e3c <ABORT_STACK_SIZE+0xa3c>
     dd4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     dd8:	0b3a0e03 	bleq	e845ec <STACK_SIZE+0x6845ec>
     ddc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     de0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     de4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     de8:	00130119 	andseq	r0, r3, r9, lsl r1
     dec:	00050c00 	andeq	r0, r5, r0, lsl #24
     df0:	0b3a0803 	bleq	e82e04 <STACK_SIZE+0x682e04>
     df4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     df8:	00001802 	andeq	r1, r0, r2, lsl #16
     dfc:	0300340d 	movweq	r3, #1037	; 0x40d
     e00:	3b0b3a08 	blcc	2cf628 <IRQ_STACK_SIZE+0x2c7628>
     e04:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e08:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     e0c:	13490035 	movtne	r0, #36917	; 0x9035
     e10:	340f0000 	strcc	r0, [pc], #-0	; e18 <ABORT_STACK_SIZE+0xa18>
     e14:	3a0e0300 	bcc	381a1c <IRQ_STACK_SIZE+0x379a1c>
     e18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e1c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     e20:	00000019 	andeq	r0, r0, r9, lsl r0
     e24:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     e28:	030b130e 	movweq	r1, #45838	; 0xb30e
     e2c:	110e1b0e 	tstne	lr, lr, lsl #22
     e30:	10061201 	andne	r1, r6, r1, lsl #4
     e34:	02000017 	andeq	r0, r0, #23
     e38:	0b0b0024 	bleq	2c0ed0 <IRQ_STACK_SIZE+0x2b8ed0>
     e3c:	0e030b3e 	vmoveq.16	d3[0], r0
     e40:	24030000 	strcs	r0, [r3], #-0
     e44:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e48:	0008030b 	andeq	r0, r8, fp, lsl #6
     e4c:	000f0400 	andeq	r0, pc, r0, lsl #8
     e50:	00000b0b 	andeq	r0, r0, fp, lsl #22
     e54:	3f002e05 	svccc	0x00002e05
     e58:	3a0e0319 	bcc	381ac4 <IRQ_STACK_SIZE+0x379ac4>
     e5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e60:	000b2019 	andeq	r2, fp, r9, lsl r0
     e64:	012e0600 	teqeq	lr, r0, lsl #12
     e68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e6c:	0b3b0b3a 	bleq	ec3b5c <STACK_SIZE+0x6c3b5c>
     e70:	0b201927 	bleq	807314 <STACK_SIZE+0x7314>
     e74:	00001301 	andeq	r1, r0, r1, lsl #6
     e78:	03003407 	movweq	r3, #1031	; 0x407
     e7c:	3b0b3a08 	blcc	2cf6a4 <IRQ_STACK_SIZE+0x2c76a4>
     e80:	0013490b 	andseq	r4, r3, fp, lsl #18
     e84:	012e0800 	teqeq	lr, r0, lsl #16
     e88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e8c:	0b3b0b3a 	bleq	ec3b7c <STACK_SIZE+0x6c3b7c>
     e90:	01111927 	tsteq	r1, r7, lsr #18
     e94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e98:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e9c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     ea0:	1331001d 	teqne	r1, #29
     ea4:	17550152 			; <UNDEFINED> instruction: 0x17550152
     ea8:	0b590b58 	bleq	1643c10 <STACK_SIZE+0xe43c10>
     eac:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     eb0:	03193f01 	tsteq	r9, #1, 30
     eb4:	3b0b3a0e 	blcc	2cf6f4 <IRQ_STACK_SIZE+0x2c76f4>
     eb8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ebc:	010b2013 	tsteq	fp, r3, lsl r0
     ec0:	0b000013 	bleq	f14 <ABORT_STACK_SIZE+0xb14>
     ec4:	08030005 	stmdaeq	r3, {r0, r2}
     ec8:	0b3b0b3a 	bleq	ec3bb8 <STACK_SIZE+0x6c3bb8>
     ecc:	00001349 	andeq	r1, r0, r9, asr #6
     ed0:	31011d0c 	tstcc	r1, ip, lsl #26
     ed4:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     ed8:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     edc:	0013010b 	andseq	r0, r3, fp, lsl #2
     ee0:	010b0d00 	tsteq	fp, r0, lsl #26
     ee4:	00001755 	andeq	r1, r0, r5, asr r7
     ee8:	3100340e 	tstcc	r0, lr, lsl #8
     eec:	000b1c13 	andeq	r1, fp, r3, lsl ip
     ef0:	00340f00 	eorseq	r0, r4, r0, lsl #30
     ef4:	00001331 	andeq	r1, r0, r1, lsr r3
     ef8:	31011d10 	tstcc	r1, r0, lsl sp
     efc:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     f00:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     f04:	1100000b 	tstne	r0, fp
     f08:	13310005 	teqne	r1, #5
     f0c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     f10:	31011d12 	tstcc	r1, r2, lsl sp
     f14:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     f18:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     f1c:	13000005 	movwne	r0, #5
     f20:	1331002e 	teqne	r1, #46	; 0x2e
     f24:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f28:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f2c:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
     f30:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     f34:	0b3a0e03 	bleq	e84748 <STACK_SIZE+0x684748>
     f38:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f3c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f40:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f44:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
     f48:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     f4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f50:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f54:	00130119 	andseq	r0, r3, r9, lsl r1
     f58:	012e1600 	teqeq	lr, r0, lsl #12
     f5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f60:	0b3b0b3a 	bleq	ec3c50 <STACK_SIZE+0x6c3c50>
     f64:	13491927 	movtne	r1, #39207	; 0x9927
     f68:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f6c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f70:	00130119 	andseq	r0, r3, r9, lsl r1
     f74:	00341700 	eorseq	r1, r4, r0, lsl #14
     f78:	0b3a0803 	bleq	e82f8c <STACK_SIZE+0x682f8c>
     f7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f80:	00000b1c 	andeq	r0, r0, ip, lsl fp
     f84:	31000518 	tstcc	r0, r8, lsl r5
     f88:	00170213 	andseq	r0, r7, r3, lsl r2
     f8c:	00051900 	andeq	r1, r5, r0, lsl #18
     f90:	0b3a0803 	bleq	e82fa4 <STACK_SIZE+0x682fa4>
     f94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f98:	00001702 	andeq	r1, r0, r2, lsl #14
     f9c:	0182891a 	orreq	r8, r2, sl, lsl r9
     fa0:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     fa4:	13311942 	teqne	r1, #1081344	; 0x108000
     fa8:	00001301 	andeq	r1, r0, r1, lsl #6
     fac:	01828a1b 	orreq	r8, r2, fp, lsl sl
     fb0:	91180200 	tstls	r8, r0, lsl #4
     fb4:	00001842 	andeq	r1, r0, r2, asr #16
     fb8:	0182891c 	orreq	r8, r2, ip, lsl r9
     fbc:	31011101 	tstcc	r1, r1, lsl #2
     fc0:	00130113 	andseq	r0, r3, r3, lsl r1
     fc4:	82891d00 	addhi	r1, r9, #0, 26
     fc8:	01110101 	tsteq	r1, r1, lsl #2
     fcc:	31194295 			; <UNDEFINED> instruction: 0x31194295
     fd0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     fd4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fd8:	0b3b0b3a 	bleq	ec3cc8 <STACK_SIZE+0x6c3cc8>
     fdc:	17021349 	strne	r1, [r2, -r9, asr #6]
     fe0:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; fe8 <ABORT_STACK_SIZE+0xbe8>
     fe4:	11133101 	tstne	r3, r1, lsl #2
     fe8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fec:	0005590b 	andeq	r5, r5, fp, lsl #18
     ff0:	010b2000 	mrseq	r2, (UNDEF: 11)
     ff4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ff8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     ffc:	03193f01 	tsteq	r9, #1, 30
    1000:	3b0b3a0e 	blcc	2cf840 <IRQ_STACK_SIZE+0x2c7840>
    1004:	11192705 	tstne	r9, r5, lsl #14
    1008:	40061201 	andmi	r1, r6, r1, lsl #4
    100c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1010:	00001301 	andeq	r1, r0, r1, lsl #6
    1014:	03000522 	movweq	r0, #1314	; 0x522
    1018:	3b0b3a08 	blcc	2cf840 <IRQ_STACK_SIZE+0x2c7840>
    101c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1020:	23000017 	movwcs	r0, #23
    1024:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1028:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    102c:	00001349 	andeq	r1, r0, r9, asr #6
    1030:	03003424 	movweq	r3, #1060	; 0x424
    1034:	3b0b3a0e 	blcc	2cf874 <IRQ_STACK_SIZE+0x2c7874>
    1038:	02134905 	andseq	r4, r3, #81920	; 0x14000
    103c:	25000017 	strcs	r0, [r0, #-23]	; 0xffffffe9
    1040:	0b0b000f 	bleq	2c1084 <IRQ_STACK_SIZE+0x2b9084>
    1044:	00001349 	andeq	r1, r0, r9, asr #6
    1048:	03003426 	movweq	r3, #1062	; 0x426
    104c:	3b0b3a0e 	blcc	2cf88c <IRQ_STACK_SIZE+0x2c788c>
    1050:	3f13490b 	svccc	0x0013490b
    1054:	00180219 	andseq	r0, r8, r9, lsl r2
    1058:	00352700 	eorseq	r2, r5, r0, lsl #14
    105c:	00001349 	andeq	r1, r0, r9, asr #6
    1060:	03003428 	movweq	r3, #1064	; 0x428
    1064:	3b0b3a0e 	blcc	2cf8a4 <IRQ_STACK_SIZE+0x2c78a4>
    1068:	3f13490b 	svccc	0x0013490b
    106c:	00193c19 	andseq	r3, r9, r9, lsl ip
    1070:	012e2900 	teqeq	lr, r0, lsl #18
    1074:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1078:	0b3b0b3a 	bleq	ec3d68 <STACK_SIZE+0x6c3d68>
    107c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1080:	00001301 	andeq	r1, r0, r1, lsl #6
    1084:	4900052a 	stmdbmi	r0, {r1, r3, r5, r8, sl}
    1088:	2b000013 	blcs	10dc <ABORT_STACK_SIZE+0xcdc>
    108c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1090:	0b3a0e03 	bleq	e848a4 <STACK_SIZE+0x6848a4>
    1094:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1098:	0000193c 	andeq	r1, r0, ip, lsr r9
    109c:	01110100 	tsteq	r1, r0, lsl #2
    10a0:	0b130e25 	bleq	4c493c <IRQ_STACK_SIZE+0x4bc93c>
    10a4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    10a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    10ac:	00001710 	andeq	r1, r0, r0, lsl r7
    10b0:	0b002402 	bleq	a0c0 <IRQ_STACK_SIZE+0x20c0>
    10b4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    10b8:	0300000e 	movweq	r0, #14
    10bc:	0b0b0024 	bleq	2c1154 <IRQ_STACK_SIZE+0x2b9154>
    10c0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    10c4:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    10c8:	03193f01 	tsteq	r9, #1, 30
    10cc:	3b0b3a0e 	blcc	2cf90c <IRQ_STACK_SIZE+0x2c790c>
    10d0:	1119270b 	tstne	r9, fp, lsl #14
    10d4:	40061201 	andmi	r1, r6, r1, lsl #4
    10d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10dc:	00001301 	andeq	r1, r0, r1, lsl #6
    10e0:	03000505 	movweq	r0, #1285	; 0x505
    10e4:	3b0b3a0e 	blcc	2cf924 <IRQ_STACK_SIZE+0x2c7924>
    10e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10ec:	06000017 			; <UNDEFINED> instruction: 0x06000017
    10f0:	08030005 	stmdaeq	r3, {r0, r2}
    10f4:	0b3b0b3a 	bleq	ec3de4 <STACK_SIZE+0x6c3de4>
    10f8:	17021349 	strne	r1, [r2, -r9, asr #6]
    10fc:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    1100:	11010182 	smlabbne	r1, r2, r1, r0
    1104:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1108:	13011331 	movwne	r1, #4913	; 0x1331
    110c:	8a080000 	bhi	201114 <IRQ_STACK_SIZE+0x1f9114>
    1110:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1114:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1118:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    111c:	11010182 	smlabbne	r1, r2, r1, r0
    1120:	01133101 	tsteq	r3, r1, lsl #2
    1124:	0a000013 	beq	1178 <ABORT_STACK_SIZE+0xd78>
    1128:	01018289 	smlabbeq	r1, r9, r2, r8
    112c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1130:	00133119 	andseq	r3, r3, r9, lsl r1
    1134:	012e0b00 	teqeq	lr, r0, lsl #22
    1138:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    113c:	0b3b0b3a 	bleq	ec3e2c <STACK_SIZE+0x6c3e2c>
    1140:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1144:	00001301 	andeq	r1, r0, r1, lsl #6
    1148:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    114c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1150:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1154:	0b3a0e03 	bleq	e84968 <STACK_SIZE+0x684968>
    1158:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    115c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1160:	01110100 	tsteq	r1, r0, lsl #2
    1164:	0b130e25 	bleq	4c4a00 <IRQ_STACK_SIZE+0x4bca00>
    1168:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    116c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1170:	00001710 	andeq	r1, r0, r0, lsl r7
    1174:	0b002402 	bleq	a184 <IRQ_STACK_SIZE+0x2184>
    1178:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    117c:	0300000e 	movweq	r0, #14
    1180:	0b0b0024 	bleq	2c1218 <IRQ_STACK_SIZE+0x2b9218>
    1184:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1188:	0f040000 	svceq	0x00040000
    118c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1190:	000f0500 	andeq	r0, pc, r0, lsl #10
    1194:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1198:	26060000 	strcs	r0, [r6], -r0
    119c:	00134900 	andseq	r4, r3, r0, lsl #18
    11a0:	00160700 	andseq	r0, r6, r0, lsl #14
    11a4:	0b3a0e03 	bleq	e849b8 <STACK_SIZE+0x6849b8>
    11a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11ac:	13080000 	movwne	r0, #32768	; 0x8000
    11b0:	0b0e0301 	bleq	381dbc <IRQ_STACK_SIZE+0x379dbc>
    11b4:	3b0b3a0b 	blcc	2cf9e8 <IRQ_STACK_SIZE+0x2c79e8>
    11b8:	0013010b 	andseq	r0, r3, fp, lsl #2
    11bc:	000d0900 	andeq	r0, sp, r0, lsl #18
    11c0:	13490e03 	movtne	r0, #40451	; 0x9e03
    11c4:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
    11c8:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
    11cc:	03193f01 	tsteq	r9, #1, 30
    11d0:	3b0b3a0e 	blcc	2cfa10 <IRQ_STACK_SIZE+0x2c7a10>
    11d4:	2019270b 	andscs	r2, r9, fp, lsl #14
    11d8:	0013010b 	andseq	r0, r3, fp, lsl #2
    11dc:	00050b00 	andeq	r0, r5, r0, lsl #22
    11e0:	0b3a0e03 	bleq	e849f4 <STACK_SIZE+0x6849f4>
    11e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11e8:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    11ec:	03193f00 	tsteq	r9, #0, 30
    11f0:	3b0b3a0e 	blcc	2cfa30 <IRQ_STACK_SIZE+0x2c7a30>
    11f4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    11f8:	000b2013 	andeq	r2, fp, r3, lsl r0
    11fc:	012e0d00 	teqeq	lr, r0, lsl #26
    1200:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1204:	0b3b0b3a 	bleq	ec3ef4 <STACK_SIZE+0x6c3ef4>
    1208:	01111927 	tsteq	r1, r7, lsr #18
    120c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1210:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1214:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1218:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    121c:	0b3b0b3a 	bleq	ec3f0c <STACK_SIZE+0x6c3f0c>
    1220:	17021349 	strne	r1, [r2, -r9, asr #6]
    1224:	340f0000 	strcc	r0, [pc], #-0	; 122c <ABORT_STACK_SIZE+0xe2c>
    1228:	3a0e0300 	bcc	381e30 <IRQ_STACK_SIZE+0x379e30>
    122c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1230:	00170213 	andseq	r0, r7, r3, lsl r2
    1234:	00341000 	eorseq	r1, r4, r0
    1238:	0b3a0e03 	bleq	e84a4c <STACK_SIZE+0x684a4c>
    123c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1240:	00001802 	andeq	r1, r0, r2, lsl #16
    1244:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
    1248:	12000013 	andne	r0, r0, #19
    124c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1250:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1254:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1258:	00130119 	andseq	r0, r3, r9, lsl r1
    125c:	00051300 	andeq	r1, r5, r0, lsl #6
    1260:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    1264:	05140000 	ldreq	r0, [r4, #-0]
    1268:	3a080300 	bcc	201e70 <IRQ_STACK_SIZE+0x1f9e70>
    126c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1270:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    1274:	13310005 	teqne	r1, #5
    1278:	00001702 	andeq	r1, r0, r2, lsl #14
    127c:	31011d16 	tstcc	r1, r6, lsl sp
    1280:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1284:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1288:	1700000b 	strne	r0, [r0, -fp]
    128c:	08030005 	stmdaeq	r3, {r0, r2}
    1290:	0b3b0b3a 	bleq	ec3f80 <STACK_SIZE+0x6c3f80>
    1294:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1298:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    129c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    12a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12a4:	0b3b0b3a 	bleq	ec3f94 <STACK_SIZE+0x6c3f94>
    12a8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    12ac:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
    12b0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    12b4:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    12b8:	010b590b 	tsteq	fp, fp, lsl #18
    12bc:	1b000013 	blne	1310 <ABORT_STACK_SIZE+0xf10>
    12c0:	01018289 	smlabbeq	r1, r9, r2, r8
    12c4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    12c8:	8a1c0000 	bhi	7012d0 <IRQ_STACK_SIZE+0x6f92d0>
    12cc:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    12d0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    12d4:	011d0000 	tsteq	sp, r0
    12d8:	01134901 	tsteq	r3, r1, lsl #18
    12dc:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    12e0:	13490021 	movtne	r0, #36897	; 0x9021
    12e4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    12e8:	31002e1f 	tstcc	r0, pc, lsl lr
    12ec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    12f0:	97184006 	ldrls	r4, [r8, -r6]
    12f4:	00001942 	andeq	r1, r0, r2, asr #18
    12f8:	3f002e20 	svccc	0x00002e20
    12fc:	3a0e0319 	bcc	381f68 <IRQ_STACK_SIZE+0x379f68>
    1300:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1304:	11134919 	tstne	r3, r9, lsl r9
    1308:	40061201 	andmi	r1, r6, r1, lsl #4
    130c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1310:	05210000 	streq	r0, [r1, #-0]!
    1314:	3a080300 	bcc	201f1c <IRQ_STACK_SIZE+0x1f9f1c>
    1318:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    131c:	00170213 	andseq	r0, r7, r3, lsl r2
    1320:	82892200 	addhi	r2, r9, #0, 4
    1324:	01110101 	tsteq	r1, r1, lsl #2
    1328:	13011331 	movwne	r1, #4913	; 0x1331
    132c:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
    1330:	11010182 	smlabbne	r1, r2, r1, r0
    1334:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1338:	13011331 	movwne	r1, #4913	; 0x1331
    133c:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
    1340:	11010182 	smlabbne	r1, r2, r1, r0
    1344:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1348:	00001331 	andeq	r1, r0, r1, lsr r3
    134c:	03003425 	movweq	r3, #1061	; 0x425
    1350:	3b0b3a0e 	blcc	2cfb90 <IRQ_STACK_SIZE+0x2c7b90>
    1354:	0013490b 	andseq	r4, r3, fp, lsl #18
    1358:	00342600 	eorseq	r2, r4, r0, lsl #12
    135c:	0b3a0803 	bleq	e83370 <STACK_SIZE+0x683370>
    1360:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1364:	34270000 	strtcc	r0, [r7], #-0
    1368:	02133100 	andseq	r3, r3, #0, 2
    136c:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    1370:	13310034 	teqne	r1, #52	; 0x34
    1374:	1d290000 	stcne	0, cr0, [r9, #-0]
    1378:	52133100 	andspl	r3, r3, #0, 2
    137c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1380:	000b590b 	andeq	r5, fp, fp, lsl #18
    1384:	00052a00 	andeq	r2, r5, r0, lsl #20
    1388:	00001331 	andeq	r1, r0, r1, lsr r3
    138c:	31011d2b 	tstcc	r1, fp, lsr #26
    1390:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1394:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1398:	0013010b 	andseq	r0, r3, fp, lsl #2
    139c:	00052c00 	andeq	r2, r5, r0, lsl #24
    13a0:	0b1c1331 	bleq	70606c <IRQ_STACK_SIZE+0x6fe06c>
    13a4:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    13a8:	03193f01 	tsteq	r9, #1, 30
    13ac:	3b0b3a0e 	blcc	2cfbec <IRQ_STACK_SIZE+0x2c7bec>
    13b0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    13b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13b8:	97184006 	ldrls	r4, [r8, -r6]
    13bc:	13011942 	movwne	r1, #6466	; 0x1942
    13c0:	342e0000 	strtcc	r0, [lr], #-0
    13c4:	3a080300 	bcc	201fcc <IRQ_STACK_SIZE+0x1f9fcc>
    13c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13cc:	00170213 	andseq	r0, r7, r3, lsl r2
    13d0:	010b2f00 	tsteq	fp, r0, lsl #30
    13d4:	00001755 	andeq	r1, r0, r5, asr r7
    13d8:	03003430 	movweq	r3, #1072	; 0x430
    13dc:	3b0b3a0e 	blcc	2cfc1c <IRQ_STACK_SIZE+0x2c7c1c>
    13e0:	3f13490b 	svccc	0x0013490b
    13e4:	00193c19 	andseq	r3, r9, r9, lsl ip
    13e8:	012e3100 	teqeq	lr, r0, lsl #2
    13ec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    13f0:	0b3b0b3a 	bleq	ec40e0 <STACK_SIZE+0x6c40e0>
    13f4:	13491927 	movtne	r1, #39207	; 0x9927
    13f8:	1301193c 	movwne	r1, #6460	; 0x193c
    13fc:	05320000 	ldreq	r0, [r2, #-0]!
    1400:	00134900 	andseq	r4, r3, r0, lsl #18
    1404:	012e3300 	teqeq	lr, r0, lsl #6
    1408:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    140c:	0b3b0b3a 	bleq	ec40fc <STACK_SIZE+0x6c40fc>
    1410:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1414:	00001301 	andeq	r1, r0, r1, lsl #6
    1418:	3f012e34 	svccc	0x00012e34
    141c:	3a0e0319 	bcc	382088 <IRQ_STACK_SIZE+0x37a088>
    1420:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1424:	3c134919 	ldccc	9, cr4, [r3], {25}
    1428:	00000019 	andeq	r0, r0, r9, lsl r0
    142c:	10001101 	andne	r1, r0, r1, lsl #2
    1430:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1434:	1b080301 	blne	202040 <IRQ_STACK_SIZE+0x1fa040>
    1438:	13082508 	movwne	r2, #34056	; 0x8508
    143c:	00000005 	andeq	r0, r0, r5
    1440:	10001101 	andne	r1, r0, r1, lsl #2
    1444:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1448:	1b080301 	blne	202054 <IRQ_STACK_SIZE+0x1fa054>
    144c:	13082508 	movwne	r2, #34056	; 0x8508
    1450:	00000005 	andeq	r0, r0, r5
    1454:	10001101 	andne	r1, r0, r1, lsl #2
    1458:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    145c:	1b080301 	blne	202068 <IRQ_STACK_SIZE+0x1fa068>
    1460:	13082508 	movwne	r2, #34056	; 0x8508
    1464:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000270 	andeq	r0, r0, r0, ror r2
       4:	00000284 	andeq	r0, r0, r4, lsl #5
       8:	84500001 	ldrbhi	r0, [r0], #-1
       c:	a8000002 	stmdage	r0, {r1}
      10:	01000002 	tsteq	r0, r2
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	02700000 	rsbseq	r0, r0, #0
      20:	02880000 	addeq	r0, r8, #0
      24:	00010000 	andeq	r0, r1, r0
      28:	00028851 	andeq	r8, r2, r1, asr r8
      2c:	00029300 	andeq	r9, r2, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	00000293 	muleq	r0, r3, r2
      38:	000002a8 	andeq	r0, r0, r8, lsr #5
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	02a80000 	adceq	r0, r8, #0
      4c:	02b80000 	adcseq	r0, r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	0002b850 	andeq	fp, r2, r0, asr r8
      58:	0002cf00 	andeq	ip, r2, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	000002cf 	andeq	r0, r0, pc, asr #5
      64:	0000031c 	andeq	r0, r0, ip, lsl r3
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	02a80000 	adceq	r0, r8, #0
      78:	02c80000 	sbceq	r0, r8, #0
      7c:	00010000 	andeq	r0, r1, r0
      80:	0002c851 	andeq	ip, r2, r1, asr r8
      84:	0002cf00 	andeq	ip, r2, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	000002cf 	andeq	r0, r0, pc, asr #5
      90:	0000031c 	andeq	r0, r0, ip, lsl r3
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	02fc0000 	rscseq	r0, ip, #0
      a4:	03040000 	movweq	r0, #16384	; 0x4000
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	00000304 	andeq	r0, r0, r4, lsl #6
      bc:	00000310 	andeq	r0, r0, r0, lsl r3
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	000002fc 	strdeq	r0, [r0], -ip
      dc:	00000310 	andeq	r0, r0, r0, lsl r3
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	0002fc00 	andeq	pc, r2, r0, lsl #24
      f4:	00031000 	andeq	r1, r3, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	02fc0000 	rscseq	r0, ip, #0
     10c:	03100000 	tsteq	r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	ec000000 	stc	0, cr0, [r0], {-0}
     124:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
     128:	01000002 	tsteq	r0, r2
     12c:	02f05000 	rscseq	r5, r0, #0
     130:	02fc0000 	rscseq	r0, ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	0002fc53 	andeq	pc, r2, r3, asr ip	; <UNPREDICTABLE>
     13c:	00031000 	andeq	r1, r3, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	031c0000 	tsteq	ip, #0
     154:	03280000 	teqeq	r8, #0
     158:	00010000 	andeq	r0, r1, r0
     15c:	00032850 	andeq	r2, r3, r0, asr r8
     160:	00033f00 	andeq	r3, r3, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	0000033f 	andeq	r0, r0, pc, lsr r3
     16c:	0000037c 	andeq	r0, r0, ip, ror r3
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	031c0000 	tsteq	ip, #0
     180:	03340000 	teqeq	r4, #0
     184:	00010000 	andeq	r0, r1, r0
     188:	00033451 	andeq	r3, r3, r1, asr r4
     18c:	00033f00 	andeq	r3, r3, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	0000033f 	andeq	r0, r0, pc, lsr r3
     198:	0000037c 	andeq	r0, r0, ip, ror r3
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	03640000 	cmneq	r4, #0
     1ac:	03700000 	cmneq	r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	00000364 	andeq	r0, r0, r4, ror #6
     1cc:	00000370 	andeq	r0, r0, r0, ror r3
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	00035c00 	andeq	r5, r3, r0, lsl #24
     1e4:	00036000 	andeq	r6, r3, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	00000360 	andeq	r0, r0, r0, ror #6
     1f0:	00000364 	andeq	r0, r0, r4, ror #6
     1f4:	64520001 	ldrbvs	r0, [r2], #-1
     1f8:	70000003 	andvc	r0, r0, r3
     1fc:	07000003 	streq	r0, [r0, -r3]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     210:	0000037c 	andeq	r0, r0, ip, ror r3
     214:	00000390 	muleq	r0, r0, r3
     218:	90500001 	subsls	r0, r0, r1
     21c:	b8000003 	stmdalt	r0, {r0, r1}
     220:	01000003 	tsteq	r0, r3
     224:	03b85400 			; <UNDEFINED> instruction: 0x03b85400
     228:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
	...
     23c:	0000037c 	andeq	r0, r0, ip, ror r3
     240:	00000394 	muleq	r0, r4, r3
     244:	94510001 	ldrbls	r0, [r1], #-1
     248:	9f000003 	svcls	0x00000003
     24c:	01000003 	tsteq	r0, r3
     250:	039f5200 	orrseq	r5, pc, #0, 4
     254:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
     258:	00040000 	andeq	r0, r4, r0
     25c:	9f5101f3 	svcls	0x005101f3
	...
     26c:	00000014 	andeq	r0, r0, r4, lsl r0
     270:	9f300002 	svcls	0x00300002
     274:	00000014 	andeq	r0, r0, r4, lsl r0
     278:	00000018 	andeq	r0, r0, r8, lsl r0
     27c:	18500001 	ldmdane	r0, {r0}^
     280:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     284:	01000000 	mrseq	r0, (UNDEF: 0)
     288:	00005400 	andeq	r5, r0, r0, lsl #8
     28c:	00000000 	andeq	r0, r0, r0
     290:	00280000 	eoreq	r0, r8, r0
     294:	005c0000 	subseq	r0, ip, r0
     298:	00020000 	andeq	r0, r2, r0
     29c:	005c9f30 	subseq	r9, ip, r0, lsr pc
     2a0:	005f0000 	subseq	r0, pc, r0
     2a4:	00010000 	andeq	r0, r1, r0
     2a8:	00005f50 	andeq	r5, r0, r0, asr pc
     2ac:	00009000 	andeq	r9, r0, r0
     2b0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     2bc:	00000038 	andeq	r0, r0, r8, lsr r0
     2c0:	0000003c 	andeq	r0, r0, ip, lsr r0
     2c4:	01700009 	cmneq	r0, r9
     2c8:	1b141432 	blne	505398 <IRQ_STACK_SIZE+0x4fd398>
     2cc:	3c9f1c1e 	ldccc	12, cr1, [pc], {30}
     2d0:	44000000 	strmi	r0, [r0], #-0
     2d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     2d8:	32007000 	andcc	r7, r0, #0
     2dc:	1e1b1414 	cfmvrdlne	r1, mvd11
     2e0:	00009f1c 	andeq	r9, r0, ip, lsl pc
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	002c0000 	eoreq	r0, ip, r0
     2ec:	003c0000 	eorseq	r0, ip, r0
     2f0:	00010000 	andeq	r0, r1, r0
     2f4:	00003c50 	andeq	r3, r0, r0, asr ip
     2f8:	00006000 	andeq	r6, r0, r0
     2fc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     300:	00000060 	andeq	r0, r0, r0, rrx
     304:	000000a0 	andeq	r0, r0, r0, lsr #1
     308:	01f30004 	mvnseq	r0, r4
     30c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     318:	001c0000 	andseq	r0, ip, r0
     31c:	00020000 	andeq	r0, r2, r0
     320:	001c9f30 	andseq	r9, ip, r0, lsr pc
     324:	005c0000 	subseq	r0, ip, r0
     328:	00010000 	andeq	r0, r1, r0
     32c:	00005c53 	andeq	r5, r0, r3, asr ip
     330:	0000cc00 	andeq	ip, r0, r0, lsl #24
     334:	73000300 	movwvc	r0, #768	; 0x300
     338:	00cc9f78 	sbceq	r9, ip, r8, ror pc
     33c:	00e00000 	rsceq	r0, r0, r0
     340:	00010000 	andeq	r0, r1, r0
     344:	0000e053 	andeq	lr, r0, r3, asr r0
     348:	0000ec00 	andeq	lr, r0, r0, lsl #24
     34c:	73000300 	movwvc	r0, #768	; 0x300
     350:	00ec9f7f 	rsceq	r9, ip, pc, ror pc
     354:	00fc0000 	rscseq	r0, ip, r0
     358:	00010000 	andeq	r0, r1, r0
     35c:	00000053 	andeq	r0, r0, r3, asr r0
	...
     368:	00001c00 	andeq	r1, r0, r0, lsl #24
     36c:	41000400 	tstmi	r0, r0, lsl #8
     370:	1c9f244a 	cfldrsne	mvf2, [pc], {74}	; 0x4a
     374:	bc000000 	stclt	0, cr0, [r0], {-0}
     378:	03000000 	movweq	r0, #0
     37c:	9f647200 	svcls	0x00647200
     380:	000000bc 	strheq	r0, [r0], -ip
     384:	000000cc 	andeq	r0, r0, ip, asr #1
     388:	64710003 	ldrbtvs	r0, [r1], #-3
     38c:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     390:	00010000 	andeq	r0, r1, r0
     394:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     3a0:	00000100 	andeq	r0, r0, r0, lsl #2
     3a4:	00000108 	andeq	r0, r0, r8, lsl #2
     3a8:	08530001 	ldmdaeq	r3, {r0}^
     3ac:	90000001 	andls	r0, r0, r1
     3b0:	03000001 	movweq	r0, #1
     3b4:	9f787300 	svcls	0x00787300
     3b8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     3bc:	000001c8 	andeq	r0, r0, r8, asr #3
     3c0:	c8530001 	ldmdagt	r3, {r0}^
     3c4:	dc000001 	stcle	0, cr0, [r0], {1}
     3c8:	03000001 	movweq	r0, #1
     3cc:	9f7f7300 	svcls	0x007f7300
     3d0:	000001dc 	ldrdeq	r0, [r0], -ip
     3d4:	000001e8 	andeq	r0, r0, r8, ror #3
     3d8:	00530001 	subseq	r0, r3, r1
	...
     3e4:	90000001 	andls	r0, r0, r1
     3e8:	03000001 	movweq	r0, #1
     3ec:	9f647200 	svcls	0x00647200
     3f0:	00000190 	muleq	r0, r0, r1
     3f4:	00000198 	muleq	r0, r8, r1
     3f8:	68720003 	ldmdavs	r2!, {r0, r1}^
     3fc:	0001989f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
     400:	0001a000 	andeq	sl, r1, r0
     404:	72000300 	andvc	r0, r0, #0, 6
     408:	01a09f6c 	roreq	r9, ip, #30
     40c:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     410:	00030000 	andeq	r0, r3, r0
     414:	a49f7072 	ldrge	r7, [pc], #114	; 41c <ABORT_STACK_SIZE+0x1c>
     418:	a8000001 	stmdage	r0, {r0}
     41c:	03000001 	movweq	r0, #1
     420:	9f707100 	svcls	0x00707100
     424:	000001c0 	andeq	r0, r0, r0, asr #3
     428:	000001ec 	andeq	r0, r0, ip, ror #3
     42c:	00510001 	subseq	r0, r1, r1
     430:	00000000 	andeq	r0, r0, r0
     434:	ec000000 	stc	0, cr0, [r0], {-0}
     438:	28000001 	stmdacs	r0, {r0}
     43c:	01000002 	tsteq	r0, r2
     440:	02285300 	eoreq	r5, r8, #0, 6
     444:	02b40000 	adcseq	r0, r4, #0
     448:	00030000 	andeq	r0, r3, r0
     44c:	b89f7873 	ldmlt	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
     450:	cc000002 	stcgt	0, cr0, [r0], {2}
     454:	01000002 	tsteq	r0, r2
     458:	02cc5300 	sbceq	r5, ip, #0, 6
     45c:	02e00000 	rsceq	r0, r0, #0
     460:	00030000 	andeq	r0, r3, r0
     464:	e09f7f73 	adds	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     468:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
     46c:	01000002 	tsteq	r0, r2
     470:	00005300 	andeq	r5, r0, r0, lsl #6
     474:	00000000 	andeq	r0, r0, r0
     478:	01ec0000 	mvneq	r0, r0
     47c:	02a80000 	adceq	r0, r8, #0
     480:	00030000 	andeq	r0, r3, r0
     484:	a89f6472 	ldmge	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     488:	b4000002 	strlt	r0, [r0], #-2
     48c:	03000002 	movweq	r0, #2
     490:	9f647100 	svcls	0x00647100
     494:	000002c4 	andeq	r0, r0, r4, asr #5
     498:	000002f8 	strdeq	r0, [r0], -r8
     49c:	00510001 	subseq	r0, r1, r1
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	01000003 	tsteq	r0, r3
     4b0:	03005100 	movweq	r5, #256	; 0x100
     4b4:	03100000 	tsteq	r0, #0
     4b8:	00030000 	andeq	r0, r3, r0
     4bc:	109f7f71 	addsne	r7, pc, r1, ror pc	; <UNPREDICTABLE>
     4c0:	20000003 	andcs	r0, r0, r3
     4c4:	01000003 	tsteq	r0, r3
     4c8:	00005100 	andeq	r5, r0, r0, lsl #2
     4cc:	00000000 	andeq	r0, r0, r0
     4d0:	02f80000 	rscseq	r0, r8, #0
     4d4:	032c0000 	teqeq	ip, #0
     4d8:	00010000 	andeq	r0, r1, r0
     4dc:	00000052 	andeq	r0, r0, r2, asr r0
     4e0:	00000000 	andeq	r0, r0, r0
     4e4:	00031800 	andeq	r1, r3, r0, lsl #16
     4e8:	00033000 	andeq	r3, r3, r0
     4ec:	30000200 	andcc	r0, r0, r0, lsl #4
     4f0:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     4f4:	00084400 	andeq	r4, r8, r0, lsl #8
     4f8:	31000200 	mrscc	r0, R8_usr
     4fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     500:	00000000 	andeq	r0, r0, r0
     504:	00033000 	andeq	r3, r3, r0
     508:	00033800 	andeq	r3, r3, r0, lsl #16
     50c:	30000200 	andcc	r0, r0, r0, lsl #4
     510:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     514:	00034000 	andeq	r4, r3, r0
     518:	53000100 	movwpl	r0, #256	; 0x100
     51c:	00000340 	andeq	r0, r0, r0, asr #6
     520:	000003cc 	andeq	r0, r0, ip, asr #7
     524:	78730003 	ldmdavc	r3!, {r0, r1}^
     528:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     52c:	00040400 	andeq	r0, r4, r0, lsl #8
     530:	53000100 	movwpl	r0, #256	; 0x100
     534:	00000404 	andeq	r0, r0, r4, lsl #8
     538:	00000418 	andeq	r0, r0, r8, lsl r4
     53c:	7f730003 	svcvc	0x00730003
     540:	0004189f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     544:	00042400 	andeq	r2, r4, r0, lsl #8
     548:	53000100 	movwpl	r0, #256	; 0x100
	...
     554:	00000330 	andeq	r0, r0, r0, lsr r3
     558:	00000338 	andeq	r0, r0, r8, lsr r3
     55c:	040c0006 	streq	r0, [ip], #-6
     560:	9f440011 	svcls	0x00440011
     564:	00000338 	andeq	r0, r0, r8, lsr r3
     568:	000003cc 	andeq	r0, r0, ip, asr #7
     56c:	64720003 	ldrbtvs	r0, [r2], #-3
     570:	0003cc9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     574:	0003d400 	andeq	sp, r3, r0, lsl #8
     578:	72000300 	andvc	r0, r0, #0, 6
     57c:	03d49f68 	bicseq	r9, r4, #104, 30	; 0x1a0
     580:	03d80000 	bicseq	r0, r8, #0
     584:	00030000 	andeq	r0, r3, r0
     588:	d89f6c72 	ldmle	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
     58c:	e0000003 	and	r0, r0, r3
     590:	03000003 	movweq	r0, #3
     594:	9f707200 	svcls	0x00707200
     598:	000003e0 	andeq	r0, r0, r0, ror #7
     59c:	000003e4 	andeq	r0, r0, r4, ror #7
     5a0:	74720003 	ldrbtvc	r0, [r2], #-3
     5a4:	0003e49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
     5a8:	0003e800 	andeq	lr, r3, r0, lsl #16
     5ac:	71000300 	mrsvc	r0, LR_irq
     5b0:	03fc9f74 	mvnseq	r9, #116, 30	; 0x1d0
     5b4:	04600000 	strbteq	r0, [r0], #-0
     5b8:	00010000 	andeq	r0, r1, r0
     5bc:	00000051 	andeq	r0, r0, r1, asr r0
     5c0:	00000000 	andeq	r0, r0, r0
     5c4:	00061800 	andeq	r1, r6, r0, lsl #16
     5c8:	00061c00 	andeq	r1, r6, r0, lsl #24
     5cc:	30000200 	andcc	r0, r0, r0, lsl #4
     5d0:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     5d4:	00062000 	andeq	r2, r6, r0
     5d8:	31000200 	mrscc	r0, R8_usr
     5dc:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     5e0:	00062400 	andeq	r2, r6, r0, lsl #8
     5e4:	32000200 	andcc	r0, r0, #0, 4
     5e8:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     5ec:	00062800 	andeq	r2, r6, r0, lsl #16
     5f0:	33000200 	movwcc	r0, #512	; 0x200
     5f4:	0006289f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     5f8:	00084400 	andeq	r4, r8, r0, lsl #8
     5fc:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     600:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     604:	00000000 	andeq	r0, r0, r0
     608:	00061800 	andeq	r1, r6, r0, lsl #16
     60c:	00061c00 	andeq	r1, r6, r0, lsl #24
     610:	0c000600 	stceq	6, cr0, [r0], {-0}
     614:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
     618:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     61c:	00062000 	andeq	r2, r6, r0
     620:	0c000600 	stceq	6, cr0, [r0], {-0}
     624:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
     628:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     62c:	00062400 	andeq	r2, r6, r0, lsl #8
     630:	0c000600 	stceq	6, cr0, [r0], {-0}
     634:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
     638:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     63c:	00084400 	andeq	r4, r8, r0, lsl #8
     640:	0c000600 	stceq	6, cr0, [r0], {-0}
     644:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
     648:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     64c:	00000000 	andeq	r0, r0, r0
     650:	00042000 	andeq	r2, r4, r0
     654:	00046c00 	andeq	r6, r4, r0, lsl #24
     658:	30000200 	andcc	r0, r0, r0, lsl #4
     65c:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     660:	0004a400 	andeq	sl, r4, r0, lsl #8
     664:	31000200 	mrscc	r0, R8_usr
     668:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     66c:	0004e800 	andeq	lr, r4, r0, lsl #16
     670:	32000200 	andcc	r0, r0, #0, 4
     674:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     678:	00084400 	andeq	r4, r8, r0, lsl #8
     67c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     680:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     684:	00000000 	andeq	r0, r0, r0
     688:	00042000 	andeq	r2, r4, r0
     68c:	00046c00 	andeq	r6, r4, r0, lsl #24
     690:	0c000600 	stceq	6, cr0, [r0], {-0}
     694:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
     698:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     69c:	0004a400 	andeq	sl, r4, r0, lsl #8
     6a0:	0c000600 	stceq	6, cr0, [r0], {-0}
     6a4:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
     6a8:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     6ac:	0004e800 	andeq	lr, r4, r0, lsl #16
     6b0:	0c000600 	stceq	6, cr0, [r0], {-0}
     6b4:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
     6b8:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     6bc:	00084400 	andeq	r4, r8, r0, lsl #8
     6c0:	0c000600 	stceq	6, cr0, [r0], {-0}
     6c4:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
     6c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6cc:	00000000 	andeq	r0, r0, r0
     6d0:	0004e800 	andeq	lr, r4, r0, lsl #16
     6d4:	0004ec00 	andeq	lr, r4, r0, lsl #24
     6d8:	30000200 	andcc	r0, r0, r0, lsl #4
     6dc:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     6e0:	00084400 	andeq	r4, r8, r0, lsl #8
     6e4:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     6e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6ec:	00000000 	andeq	r0, r0, r0
     6f0:	0004e800 	andeq	lr, r4, r0, lsl #16
     6f4:	0004ec00 	andeq	lr, r4, r0, lsl #24
     6f8:	0c000600 	stceq	6, cr0, [r0], {-0}
     6fc:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
     700:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     704:	00084400 	andeq	r4, r8, r0, lsl #8
     708:	0c000600 	stceq	6, cr0, [r0], {-0}
     70c:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
     710:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     714:	00000000 	andeq	r0, r0, r0
     718:	0004ec00 	andeq	lr, r4, r0, lsl #24
     71c:	0004f400 	andeq	pc, r4, r0, lsl #8
     720:	30000200 	andcc	r0, r0, r0, lsl #4
     724:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     728:	0004fc00 	andeq	pc, r4, r0, lsl #24
     72c:	32000200 	andcc	r0, r0, #0, 4
     730:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     734:	00084400 	andeq	r4, r8, r0, lsl #8
     738:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     73c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     740:	00000000 	andeq	r0, r0, r0
     744:	0004ec00 	andeq	lr, r4, r0, lsl #24
     748:	0004f400 	andeq	pc, r4, r0, lsl #8
     74c:	0c000600 	stceq	6, cr0, [r0], {-0}
     750:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
     754:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     758:	0004fc00 	andeq	pc, r4, r0, lsl #24
     75c:	0c000600 	stceq	6, cr0, [r0], {-0}
     760:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
     764:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     768:	00084400 	andeq	r4, r8, r0, lsl #8
     76c:	0c000600 	stceq	6, cr0, [r0], {-0}
     770:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
     774:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     778:	00000000 	andeq	r0, r0, r0
     77c:	0004fc00 	andeq	pc, r4, r0, lsl #24
     780:	00054400 	andeq	r4, r5, r0, lsl #8
     784:	31000200 	mrscc	r0, R8_usr
     788:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     78c:	00054c00 	andeq	r4, r5, r0, lsl #24
     790:	32000200 	andcc	r0, r0, #0, 4
     794:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     798:	00055400 	andeq	r5, r5, r0, lsl #8
     79c:	33000200 	movwcc	r0, #512	; 0x200
     7a0:	0005549f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     7a4:	00084400 	andeq	r4, r8, r0, lsl #8
     7a8:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     7ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7b0:	00000000 	andeq	r0, r0, r0
     7b4:	0004fc00 	andeq	pc, r4, r0, lsl #24
     7b8:	00054400 	andeq	r4, r5, r0, lsl #8
     7bc:	0c000600 	stceq	6, cr0, [r0], {-0}
     7c0:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
     7c4:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     7c8:	00054c00 	andeq	r4, r5, r0, lsl #24
     7cc:	0c000600 	stceq	6, cr0, [r0], {-0}
     7d0:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
     7d4:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     7d8:	00084400 	andeq	r4, r8, r0, lsl #8
     7dc:	0c000600 	stceq	6, cr0, [r0], {-0}
     7e0:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
     7e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7e8:	00000000 	andeq	r0, r0, r0
     7ec:	00055400 	andeq	r5, r5, r0, lsl #8
     7f0:	00055c00 	andeq	r5, r5, r0, lsl #24
     7f4:	30000200 	andcc	r0, r0, r0, lsl #4
     7f8:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     7fc:	00056400 	andeq	r6, r5, r0, lsl #8
     800:	31000200 	mrscc	r0, R8_usr
     804:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     808:	00057400 	andeq	r7, r5, r0, lsl #8
     80c:	33000200 	movwcc	r0, #512	; 0x200
     810:	0005749f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     814:	00084400 	andeq	r4, r8, r0, lsl #8
     818:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     81c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     820:	00000000 	andeq	r0, r0, r0
     824:	00055400 	andeq	r5, r5, r0, lsl #8
     828:	00055c00 	andeq	r5, r5, r0, lsl #24
     82c:	0c000600 	stceq	6, cr0, [r0], {-0}
     830:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
     834:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     838:	00056400 	andeq	r6, r5, r0, lsl #8
     83c:	0c000600 	stceq	6, cr0, [r0], {-0}
     840:	44001308 	strmi	r1, [r0], #-776	; 0xfffffcf8
     844:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     848:	00084400 	andeq	r4, r8, r0, lsl #8
     84c:	0c000600 	stceq	6, cr0, [r0], {-0}
     850:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
     854:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     858:	00000000 	andeq	r0, r0, r0
     85c:	00057400 	andeq	r7, r5, r0, lsl #8
     860:	00057c00 	andeq	r7, r5, r0, lsl #24
     864:	30000200 	andcc	r0, r0, r0, lsl #4
     868:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     86c:	00058400 	andeq	r8, r5, r0, lsl #8
     870:	31000200 	mrscc	r0, R8_usr
     874:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     878:	00058c00 	andeq	r8, r5, r0, lsl #24
     87c:	32000200 	andcc	r0, r0, #0, 4
     880:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     884:	0005c400 	andeq	ip, r5, r0, lsl #8
     888:	33000200 	movwcc	r0, #512	; 0x200
     88c:	0005c49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     890:	00084400 	andeq	r4, r8, r0, lsl #8
     894:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     89c:	00000000 	andeq	r0, r0, r0
     8a0:	00057400 	andeq	r7, r5, r0, lsl #8
     8a4:	00057c00 	andeq	r7, r5, r0, lsl #24
     8a8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8ac:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
     8b0:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8b4:	00058400 	andeq	r8, r5, r0, lsl #8
     8b8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8bc:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
     8c0:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     8c4:	00058c00 	andeq	r8, r5, r0, lsl #24
     8c8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8cc:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
     8d0:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8d4:	00084400 	andeq	r4, r8, r0, lsl #8
     8d8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8dc:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
     8e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8e4:	00000000 	andeq	r0, r0, r0
     8e8:	0005c400 	andeq	ip, r5, r0, lsl #8
     8ec:	0005fc00 	andeq	pc, r5, r0, lsl #24
     8f0:	31000200 	mrscc	r0, R8_usr
     8f4:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8f8:	00060400 	andeq	r0, r6, r0, lsl #8
     8fc:	32000200 	andcc	r0, r0, #0, 4
     900:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     904:	00060800 	andeq	r0, r6, r0, lsl #16
     908:	33000200 	movwcc	r0, #512	; 0x200
     90c:	0006089f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     910:	00084400 	andeq	r4, r8, r0, lsl #8
     914:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     918:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     91c:	00000000 	andeq	r0, r0, r0
     920:	0005c400 	andeq	ip, r5, r0, lsl #8
     924:	0005fc00 	andeq	pc, r5, r0, lsl #24
     928:	0c000600 	stceq	6, cr0, [r0], {-0}
     92c:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
     930:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     934:	00060400 	andeq	r0, r6, r0, lsl #8
     938:	0c000600 	stceq	6, cr0, [r0], {-0}
     93c:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
     940:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     944:	00084400 	andeq	r4, r8, r0, lsl #8
     948:	0c000600 	stceq	6, cr0, [r0], {-0}
     94c:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
     950:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     954:	00000000 	andeq	r0, r0, r0
     958:	00060800 	andeq	r0, r6, r0, lsl #16
     95c:	00060c00 	andeq	r0, r6, r0, lsl #24
     960:	30000200 	andcc	r0, r0, r0, lsl #4
     964:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     968:	00061000 	andeq	r1, r6, r0
     96c:	31000200 	mrscc	r0, R8_usr
     970:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     974:	00061400 	andeq	r1, r6, r0, lsl #8
     978:	32000200 	andcc	r0, r0, #0, 4
     97c:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     980:	00061800 	andeq	r1, r6, r0, lsl #16
     984:	33000200 	movwcc	r0, #512	; 0x200
     988:	0006189f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     98c:	00084400 	andeq	r4, r8, r0, lsl #8
     990:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     994:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     998:	00000000 	andeq	r0, r0, r0
     99c:	00060800 	andeq	r0, r6, r0, lsl #16
     9a0:	00060c00 	andeq	r0, r6, r0, lsl #24
     9a4:	0c000600 	stceq	6, cr0, [r0], {-0}
     9a8:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
     9ac:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     9b0:	00061000 	andeq	r1, r6, r0
     9b4:	0c000600 	stceq	6, cr0, [r0], {-0}
     9b8:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
     9bc:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     9c0:	00061400 	andeq	r1, r6, r0, lsl #8
     9c4:	0c000600 	stceq	6, cr0, [r0], {-0}
     9c8:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
     9cc:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     9d0:	00084400 	andeq	r4, r8, r0, lsl #8
     9d4:	0c000600 	stceq	6, cr0, [r0], {-0}
     9d8:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
     9dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9e0:	00000000 	andeq	r0, r0, r0
     9e4:	00062800 	andeq	r2, r6, r0, lsl #16
     9e8:	00062c00 	andeq	r2, r6, r0, lsl #24
     9ec:	30000200 	andcc	r0, r0, r0, lsl #4
     9f0:	00062c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     9f4:	00063400 	andeq	r3, r6, r0, lsl #8
     9f8:	56000100 	strpl	r0, [r0], -r0, lsl #2
     9fc:	00000634 	andeq	r0, r0, r4, lsr r6
     a00:	000006c0 	andeq	r0, r0, r0, asr #13
     a04:	78760003 	ldmdavc	r6!, {r0, r1}^
     a08:	0006e49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     a0c:	0006f800 	andeq	pc, r6, r0, lsl #16
     a10:	56000100 	strpl	r0, [r0], -r0, lsl #2
     a14:	000006f8 	strdeq	r0, [r0], -r8
     a18:	0000070c 	andeq	r0, r0, ip, lsl #14
     a1c:	7f760003 	svcvc	0x00760003
     a20:	00070c9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
     a24:	00072400 	andeq	r2, r7, r0, lsl #8
     a28:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     a34:	00000628 	andeq	r0, r0, r8, lsr #12
     a38:	0000062c 	andeq	r0, r0, ip, lsr #12
     a3c:	600c0006 	andvs	r0, ip, r6
     a40:	9f440013 	svcls	0x00440013
     a44:	0000062c 	andeq	r0, r0, ip, lsr #12
     a48:	000006c0 	andeq	r0, r0, r0, asr #13
     a4c:	64730003 	ldrbtvs	r0, [r3], #-3
     a50:	0006c09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     a54:	0006c800 	andeq	ip, r6, r0, lsl #16
     a58:	73000300 	movwvc	r0, #768	; 0x300
     a5c:	06c89f68 	strbeq	r9, [r8], r8, ror #30
     a60:	06cc0000 	strbeq	r0, [ip], r0
     a64:	00030000 	andeq	r0, r3, r0
     a68:	cc9f6c73 	ldcgt	12, cr6, [pc], {115}	; 0x73
     a6c:	d4000006 	strle	r0, [r0], #-6
     a70:	03000006 	movweq	r0, #6
     a74:	9f707300 	svcls	0x00707300
     a78:	000006d4 	ldrdeq	r0, [r0], -r4
     a7c:	000006d8 	ldrdeq	r0, [r0], -r8
     a80:	74730003 	ldrbtvc	r0, [r3], #-3
     a84:	0006d89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     a88:	0006dc00 	andeq	sp, r6, r0, lsl #24
     a8c:	72000300 	andvc	r0, r0, #0, 6
     a90:	06f09f74 			; <UNDEFINED> instruction: 0x06f09f74
     a94:	07180000 	ldreq	r0, [r8, -r0]
     a98:	00010000 	andeq	r0, r1, r0
     a9c:	00000052 	andeq	r0, r0, r2, asr r0
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	00072400 	andeq	r2, r7, r0, lsl #8
     aa8:	00076400 	andeq	r6, r7, r0, lsl #8
     aac:	53000100 	movwpl	r0, #256	; 0x100
     ab0:	00000764 	andeq	r0, r0, r4, ror #14
     ab4:	000007f4 	strdeq	r0, [r0], -r4
     ab8:	78730003 	ldmdavc	r3!, {r0, r1}^
     abc:	0007f49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     ac0:	00080c00 	andeq	r0, r8, r0, lsl #24
     ac4:	53000100 	movwpl	r0, #256	; 0x100
     ac8:	0000080c 	andeq	r0, r0, ip, lsl #16
     acc:	00000820 	andeq	r0, r0, r0, lsr #16
     ad0:	7f730003 	svcvc	0x00730003
     ad4:	0008209f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     ad8:	00082f00 	andeq	r2, r8, r0, lsl #30
     adc:	53000100 	movwpl	r0, #256	; 0x100
	...
     ae8:	00000724 	andeq	r0, r0, r4, lsr #14
     aec:	000007e4 	andeq	r0, r0, r4, ror #15
     af0:	64720003 	ldrbtvs	r0, [r2], #-3
     af4:	0007e49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     af8:	0007f400 	andeq	pc, r7, r0, lsl #8
     afc:	71000300 	mrsvc	r0, LR_irq
     b00:	08049f64 	stmdaeq	r4, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
     b04:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
     b08:	00010000 	andeq	r0, r1, r0
     b0c:	00000051 	andeq	r0, r0, r1, asr r0
     b10:	00000000 	andeq	r0, r0, r0
     b14:	00084400 	andeq	r4, r8, r0, lsl #8
     b18:	00087300 	andeq	r7, r8, r0, lsl #6
     b1c:	50000100 	andpl	r0, r0, r0, lsl #2
     b20:	00000873 	andeq	r0, r0, r3, ror r8
     b24:	0000088c 	andeq	r0, r0, ip, lsl #17
     b28:	8c540001 	mrrchi	0, 0, r0, r4, cr1
     b2c:	8f000008 	svchi	0x00000008
     b30:	01000008 	tsteq	r0, r8
     b34:	088f5000 	stmeq	pc, {ip, lr}	; <UNPREDICTABLE>
     b38:	08a40000 	stmiaeq	r4!, {}	; <UNPREDICTABLE>
     b3c:	00010000 	andeq	r0, r1, r0
     b40:	0008a454 	andeq	sl, r8, r4, asr r4
     b44:	0008ac00 	andeq	sl, r8, r0, lsl #24
     b48:	f3000400 	vshl.u8	d0, d0, d0
     b4c:	ac9f5001 	ldcge	0, cr5, [pc], {1}
     b50:	af000008 	svcge	0x00000008
     b54:	01000008 	tsteq	r0, r8
     b58:	08af5000 	stmiaeq	pc!, {ip, lr}	; <UNPREDICTABLE>
     b5c:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     b60:	00010000 	andeq	r0, r1, r0
     b64:	0008b454 	andeq	fp, r8, r4, asr r4
     b68:	0008b700 	andeq	fp, r8, r0, lsl #14
     b6c:	50000100 	andpl	r0, r0, r0, lsl #2
     b70:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     b74:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     b78:	bc540001 	mrrclt	0, 0, r0, r4, cr1
     b7c:	c0000008 	andgt	r0, r0, r8
     b80:	01000008 	tsteq	r0, r8
     b84:	08c05000 	stmiaeq	r0, {ip, lr}^
     b88:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     b8c:	00010000 	andeq	r0, r1, r0
     b90:	00000054 	andeq	r0, r0, r4, asr r0
     b94:	00000000 	andeq	r0, r0, r0
     b98:	00084400 	andeq	r4, r8, r0, lsl #8
     b9c:	00087300 	andeq	r7, r8, r0, lsl #6
     ba0:	51000100 	mrspl	r0, (UNDEF: 16)
     ba4:	00000873 	andeq	r0, r0, r3, ror r8
     ba8:	0000088c 	andeq	r0, r0, ip, lsl #17
     bac:	01f30004 	mvnseq	r0, r4
     bb0:	088c9f51 	stmeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     bb4:	088f0000 	stmeq	pc, {}	; <UNPREDICTABLE>
     bb8:	00010000 	andeq	r0, r1, r0
     bbc:	00088f51 	andeq	r8, r8, r1, asr pc
     bc0:	0008ac00 	andeq	sl, r8, r0, lsl #24
     bc4:	f3000400 	vshl.u8	d0, d0, d0
     bc8:	ac9f5101 	ldfges	f5, [pc], {1}
     bcc:	af000008 	svcge	0x00000008
     bd0:	01000008 	tsteq	r0, r8
     bd4:	08af5100 	stmiaeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     bd8:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     bdc:	00040000 	andeq	r0, r4, r0
     be0:	9f5101f3 	svcls	0x005101f3
     be4:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     be8:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     bec:	b7510001 	ldrblt	r0, [r1, -r1]
     bf0:	bc000008 	stclt	0, cr0, [r0], {8}
     bf4:	04000008 	streq	r0, [r0], #-8
     bf8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     bfc:	0008bc9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     c00:	0008c400 	andeq	ip, r8, r0, lsl #8
     c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     c10:	00000844 	andeq	r0, r0, r4, asr #16
     c14:	00000874 	andeq	r0, r0, r4, ror r8
     c18:	9f300002 	svcls	0x00300002
     c1c:	00000874 	andeq	r0, r0, r4, ror r8
     c20:	0000087c 	andeq	r0, r0, ip, ror r8
     c24:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c28:	90000008 	andls	r0, r0, r8
     c2c:	02000008 	andeq	r0, r0, #8
     c30:	909f3000 	addsls	r3, pc, r0
     c34:	98000008 	stmdals	r0, {r3}
     c38:	01000008 	tsteq	r0, r8
     c3c:	08ac5000 	stmiaeq	ip!, {ip, lr}
     c40:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     c44:	00020000 	andeq	r0, r2, r0
     c48:	08b09f30 	ldmeq	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}
     c4c:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     c50:	00010000 	andeq	r0, r1, r0
     c54:	0008b450 	andeq	fp, r8, r0, asr r4
     c58:	0008b800 	andeq	fp, r8, r0, lsl #16
     c5c:	30000200 	andcc	r0, r0, r0, lsl #4
     c60:	0008b89f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     c64:	0008bc00 	andeq	fp, r8, r0, lsl #24
     c68:	50000100 	andpl	r0, r0, r0, lsl #2
     c6c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     c70:	000008c4 	andeq	r0, r0, r4, asr #17
     c74:	9f300002 	svcls	0x00300002
	...
     c80:	000008c4 	andeq	r0, r0, r4, asr #17
     c84:	000008f3 	strdeq	r0, [r0], -r3
     c88:	f3500001 	vhadd.u16	d16, d0, d1
     c8c:	08000008 	stmdaeq	r0, {r3}
     c90:	01000009 	tsteq	r0, r9
     c94:	09085400 	stmdbeq	r8, {sl, ip, lr}
     c98:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     c9c:	00040000 	andeq	r0, r4, r0
     ca0:	9f5001f3 	svcls	0x005001f3
     ca4:	0000092c 	andeq	r0, r0, ip, lsr #18
     ca8:	0000092f 	andeq	r0, r0, pc, lsr #18
     cac:	2f500001 	svccs	0x00500001
     cb0:	34000009 	strcc	r0, [r0], #-9
     cb4:	01000009 	tsteq	r0, r9
     cb8:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     cbc:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     cc0:	00010000 	andeq	r0, r1, r0
     cc4:	00093750 	andeq	r3, r9, r0, asr r7
     cc8:	00093c00 	andeq	r3, r9, r0, lsl #24
     ccc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     cd0:	0000093c 	andeq	r0, r0, ip, lsr r9
     cd4:	0000093f 	andeq	r0, r0, pc, lsr r9
     cd8:	3f500001 	svccc	0x00500001
     cdc:	44000009 	strmi	r0, [r0], #-9
     ce0:	01000009 	tsteq	r0, r9
     ce4:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     ce8:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     cec:	00010000 	andeq	r0, r1, r0
     cf0:	00094850 	andeq	r4, r9, r0, asr r8
     cf4:	00094c00 	andeq	r4, r9, r0, lsl #24
     cf8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     d04:	000008c4 	andeq	r0, r0, r4, asr #17
     d08:	000008f3 	strdeq	r0, [r0], -r3
     d0c:	f3510001 	vhadd.u16	d16, d1, d1
     d10:	2c000008 	stccs	0, cr0, [r0], {8}
     d14:	04000009 	streq	r0, [r0], #-9
     d18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d1c:	00092c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     d20:	00092f00 	andeq	r2, r9, r0, lsl #30
     d24:	51000100 	mrspl	r0, (UNDEF: 16)
     d28:	0000092f 	andeq	r0, r0, pc, lsr #18
     d2c:	00000934 	andeq	r0, r0, r4, lsr r9
     d30:	01f30004 	mvnseq	r0, r4
     d34:	09349f51 	ldmdbeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     d38:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     d3c:	00010000 	andeq	r0, r1, r0
     d40:	00093751 	andeq	r3, r9, r1, asr r7
     d44:	00093c00 	andeq	r3, r9, r0, lsl #24
     d48:	f3000400 	vshl.u8	d0, d0, d0
     d4c:	3c9f5101 	ldfccs	f5, [pc], {1}
     d50:	3f000009 	svccc	0x00000009
     d54:	01000009 	tsteq	r0, r9
     d58:	093f5100 	ldmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     d5c:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     d60:	00040000 	andeq	r0, r4, r0
     d64:	9f5101f3 	svcls	0x005101f3
     d68:	00000944 	andeq	r0, r0, r4, asr #18
     d6c:	0000094c 	andeq	r0, r0, ip, asr #18
     d70:	00510001 	subseq	r0, r1, r1
     d74:	00000000 	andeq	r0, r0, r0
     d78:	d4000000 	strle	r0, [r0], #-0
     d7c:	f3000008 	vhadd.u8	d0, d0, d8
     d80:	01000008 	tsteq	r0, r8
     d84:	08f35100 	ldmeq	r3!, {r8, ip, lr}^
     d88:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     d8c:	00040000 	andeq	r0, r4, r0
     d90:	9f5101f3 	svcls	0x005101f3
     d94:	0000092c 	andeq	r0, r0, ip, lsr #18
     d98:	0000092f 	andeq	r0, r0, pc, lsr #18
     d9c:	2f510001 	svccs	0x00510001
     da0:	34000009 	strcc	r0, [r0], #-9
     da4:	04000009 	streq	r0, [r0], #-9
     da8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     dac:	0009349f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     db0:	00093700 	andeq	r3, r9, r0, lsl #14
     db4:	51000100 	mrspl	r0, (UNDEF: 16)
     db8:	00000937 	andeq	r0, r0, r7, lsr r9
     dbc:	0000093c 	andeq	r0, r0, ip, lsr r9
     dc0:	01f30004 	mvnseq	r0, r4
     dc4:	093c9f51 	ldmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     dc8:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     dcc:	00010000 	andeq	r0, r1, r0
     dd0:	00093f51 	andeq	r3, r9, r1, asr pc
     dd4:	00094400 	andeq	r4, r9, r0, lsl #8
     dd8:	f3000400 	vshl.u8	d0, d0, d0
     ddc:	449f5101 	ldrmi	r5, [pc], #257	; de4 <ABORT_STACK_SIZE+0x9e4>
     de0:	4c000009 	stcmi	0, cr0, [r0], {9}
     de4:	01000009 	tsteq	r0, r9
     de8:	00005100 	andeq	r5, r0, r0, lsl #2
     dec:	00000000 	andeq	r0, r0, r0
     df0:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
     df4:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     df8:	00010000 	andeq	r0, r1, r0
     dfc:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     e00:	00090800 	andeq	r0, r9, r0, lsl #16
     e04:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e08:	00000908 	andeq	r0, r0, r8, lsl #18
     e0c:	0000092c 	andeq	r0, r0, ip, lsr #18
     e10:	01f30004 	mvnseq	r0, r4
     e14:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     e18:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     e1c:	00010000 	andeq	r0, r1, r0
     e20:	00092f50 	andeq	r2, r9, r0, asr pc
     e24:	00093400 	andeq	r3, r9, r0, lsl #8
     e28:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e2c:	00000934 	andeq	r0, r0, r4, lsr r9
     e30:	00000937 	andeq	r0, r0, r7, lsr r9
     e34:	37500001 	ldrbcc	r0, [r0, -r1]
     e38:	3c000009 	stccc	0, cr0, [r0], {9}
     e3c:	01000009 	tsteq	r0, r9
     e40:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     e44:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     e48:	00010000 	andeq	r0, r1, r0
     e4c:	00093f50 	andeq	r3, r9, r0, asr pc
     e50:	00094400 	andeq	r4, r9, r0, lsl #8
     e54:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e58:	00000944 	andeq	r0, r0, r4, asr #18
     e5c:	00000948 	andeq	r0, r0, r8, asr #18
     e60:	48500001 	ldmdami	r0, {r0}^
     e64:	4c000009 	stcmi	0, cr0, [r0], {9}
     e68:	01000009 	tsteq	r0, r9
     e6c:	00005400 	andeq	r5, r0, r0, lsl #8
     e70:	00000000 	andeq	r0, r0, r0
     e74:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
     e78:	08f40000 	ldmeq	r4!, {}^	; <UNPREDICTABLE>
     e7c:	00020000 	andeq	r0, r2, r0
     e80:	08f49f30 	ldmeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     e84:	08fc0000 	ldmeq	ip!, {}^	; <UNPREDICTABLE>
     e88:	00010000 	andeq	r0, r1, r0
     e8c:	00092c50 	andeq	r2, r9, r0, asr ip
     e90:	00093000 	andeq	r3, r9, r0
     e94:	30000200 	andcc	r0, r0, r0, lsl #4
     e98:	0009309f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     e9c:	00093400 	andeq	r3, r9, r0, lsl #8
     ea0:	50000100 	andpl	r0, r0, r0, lsl #2
     ea4:	00000934 	andeq	r0, r0, r4, lsr r9
     ea8:	00000938 	andeq	r0, r0, r8, lsr r9
     eac:	9f300002 	svcls	0x00300002
     eb0:	00000938 	andeq	r0, r0, r8, lsr r9
     eb4:	0000093c 	andeq	r0, r0, ip, lsr r9
     eb8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     ebc:	40000009 	andmi	r0, r0, r9
     ec0:	02000009 	andeq	r0, r0, #9
     ec4:	409f3000 	addsmi	r3, pc, r0
     ec8:	44000009 	strmi	r0, [r0], #-9
     ecc:	01000009 	tsteq	r0, r9
     ed0:	09445000 	stmdbeq	r4, {ip, lr}^
     ed4:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     ed8:	00020000 	andeq	r0, r2, r0
     edc:	00009f30 	andeq	r9, r0, r0, lsr pc
     ee0:	00000000 	andeq	r0, r0, r0
     ee4:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     ee8:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
     eec:	00010000 	andeq	r0, r1, r0
     ef0:	00097b50 	andeq	r7, r9, r0, asr fp
     ef4:	00099000 	andeq	r9, r9, r0
     ef8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     efc:	00000990 	muleq	r0, r0, r9
     f00:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     f04:	01f30004 	mvnseq	r0, r4
     f08:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
     f0c:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
     f10:	00010000 	andeq	r0, r1, r0
     f14:	0009b750 	andeq	fp, r9, r0, asr r7
     f18:	0009bc00 	andeq	fp, r9, r0, lsl #24
     f1c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f20:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     f24:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     f28:	bf500001 	svclt	0x00500001
     f2c:	c4000009 	strgt	r0, [r0], #-9
     f30:	01000009 	tsteq	r0, r9
     f34:	09c45400 	stmibeq	r4, {sl, ip, lr}^
     f38:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
     f3c:	00010000 	andeq	r0, r1, r0
     f40:	0009c750 	andeq	ip, r9, r0, asr r7
     f44:	0009cc00 	andeq	ip, r9, r0, lsl #24
     f48:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f4c:	000009cc 	andeq	r0, r0, ip, asr #19
     f50:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f54:	d0500001 	subsle	r0, r0, r1
     f58:	d4000009 	strle	r0, [r0], #-9
     f5c:	01000009 	tsteq	r0, r9
     f60:	00005400 	andeq	r5, r0, r0, lsl #8
     f64:	00000000 	andeq	r0, r0, r0
     f68:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     f6c:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
     f70:	00010000 	andeq	r0, r1, r0
     f74:	00097b51 	andeq	r7, r9, r1, asr fp
     f78:	0009b400 	andeq	fp, r9, r0, lsl #8
     f7c:	f3000400 	vshl.u8	d0, d0, d0
     f80:	b49f5101 	ldrlt	r5, [pc], #257	; f88 <ABORT_STACK_SIZE+0xb88>
     f84:	b7000009 	strlt	r0, [r0, -r9]
     f88:	01000009 	tsteq	r0, r9
     f8c:	09b75100 	ldmibeq	r7!, {r8, ip, lr}
     f90:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
     f94:	00040000 	andeq	r0, r4, r0
     f98:	9f5101f3 	svcls	0x005101f3
     f9c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     fa0:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     fa4:	bf510001 	svclt	0x00510001
     fa8:	c4000009 	strgt	r0, [r0], #-9
     fac:	04000009 	streq	r0, [r0], #-9
     fb0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fb4:	0009c49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     fb8:	0009c700 	andeq	ip, r9, r0, lsl #14
     fbc:	51000100 	mrspl	r0, (UNDEF: 16)
     fc0:	000009c7 	andeq	r0, r0, r7, asr #19
     fc4:	000009cc 	andeq	r0, r0, ip, asr #19
     fc8:	01f30004 	mvnseq	r0, r4
     fcc:	09cc9f51 	stmibeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     fd0:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
     fd4:	00010000 	andeq	r0, r1, r0
     fd8:	00000051 	andeq	r0, r0, r1, asr r0
     fdc:	00000000 	andeq	r0, r0, r0
     fe0:	00095c00 	andeq	r5, r9, r0, lsl #24
     fe4:	00097b00 	andeq	r7, r9, r0, lsl #22
     fe8:	51000100 	mrspl	r0, (UNDEF: 16)
     fec:	0000097b 	andeq	r0, r0, fp, ror r9
     ff0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     ff4:	01f30004 	mvnseq	r0, r4
     ff8:	09b49f51 	ldmibeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     ffc:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
    1000:	00010000 	andeq	r0, r1, r0
    1004:	0009b751 	andeq	fp, r9, r1, asr r7
    1008:	0009bc00 	andeq	fp, r9, r0, lsl #24
    100c:	f3000400 	vshl.u8	d0, d0, d0
    1010:	bc9f5101 	ldflts	f5, [pc], {1}
    1014:	bf000009 	svclt	0x00000009
    1018:	01000009 	tsteq	r0, r9
    101c:	09bf5100 	ldmibeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
    1020:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
    1024:	00040000 	andeq	r0, r4, r0
    1028:	9f5101f3 	svcls	0x005101f3
    102c:	000009c4 	andeq	r0, r0, r4, asr #19
    1030:	000009c7 	andeq	r0, r0, r7, asr #19
    1034:	c7510001 	ldrbgt	r0, [r1, -r1]
    1038:	cc000009 	stcgt	0, cr0, [r0], {9}
    103c:	04000009 	streq	r0, [r0], #-9
    1040:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1044:	0009cc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    1048:	0009d400 	andeq	sp, r9, r0, lsl #8
    104c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1058:	0000095c 	andeq	r0, r0, ip, asr r9
    105c:	0000097b 	andeq	r0, r0, fp, ror r9
    1060:	7b500001 	blvc	140106c <STACK_SIZE+0xc0106c>
    1064:	90000009 	andls	r0, r0, r9
    1068:	01000009 	tsteq	r0, r9
    106c:	09905400 	ldmibeq	r0, {sl, ip, lr}
    1070:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
    1074:	00040000 	andeq	r0, r4, r0
    1078:	9f5001f3 	svcls	0x005001f3
    107c:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    1080:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    1084:	b7500001 	ldrblt	r0, [r0, -r1]
    1088:	bc000009 	stclt	0, cr0, [r0], {9}
    108c:	01000009 	tsteq	r0, r9
    1090:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
    1094:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
    1098:	00010000 	andeq	r0, r1, r0
    109c:	0009bf50 	andeq	fp, r9, r0, asr pc
    10a0:	0009c400 	andeq	ip, r9, r0, lsl #8
    10a4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10a8:	000009c4 	andeq	r0, r0, r4, asr #19
    10ac:	000009c7 	andeq	r0, r0, r7, asr #19
    10b0:	c7500001 	ldrbgt	r0, [r0, -r1]
    10b4:	cc000009 	stcgt	0, cr0, [r0], {9}
    10b8:	01000009 	tsteq	r0, r9
    10bc:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
    10c0:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    10c4:	00010000 	andeq	r0, r1, r0
    10c8:	0009d050 	andeq	sp, r9, r0, asr r0
    10cc:	0009d400 	andeq	sp, r9, r0, lsl #8
    10d0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    10dc:	0000095c 	andeq	r0, r0, ip, asr r9
    10e0:	0000097c 	andeq	r0, r0, ip, ror r9
    10e4:	9f300002 	svcls	0x00300002
    10e8:	0000097c 	andeq	r0, r0, ip, ror r9
    10ec:	00000984 	andeq	r0, r0, r4, lsl #19
    10f0:	b4500001 	ldrblt	r0, [r0], #-1
    10f4:	b8000009 	stmdalt	r0, {r0, r3}
    10f8:	02000009 	andeq	r0, r0, #9
    10fc:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    1100:	bc000009 	stclt	0, cr0, [r0], {9}
    1104:	01000009 	tsteq	r0, r9
    1108:	09bc5000 	ldmibeq	ip!, {ip, lr}
    110c:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    1110:	00020000 	andeq	r0, r2, r0
    1114:	09c09f30 	stmibeq	r0, {r4, r5, r8, r9, sl, fp, ip, pc}^
    1118:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
    111c:	00010000 	andeq	r0, r1, r0
    1120:	0009c450 	andeq	ip, r9, r0, asr r4
    1124:	0009c800 	andeq	ip, r9, r0, lsl #16
    1128:	30000200 	andcc	r0, r0, r0, lsl #4
    112c:	0009c89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    1130:	0009cc00 	andeq	ip, r9, r0, lsl #24
    1134:	50000100 	andpl	r0, r0, r0, lsl #2
    1138:	000009cc 	andeq	r0, r0, ip, asr #19
    113c:	000009d4 	ldrdeq	r0, [r0], -r4
    1140:	9f300002 	svcls	0x00300002
	...
    114c:	000009d4 	ldrdeq	r0, [r0], -r4
    1150:	00000a03 	andeq	r0, r0, r3, lsl #20
    1154:	03500001 	cmpeq	r0, #1
    1158:	1800000a 	stmdane	r0, {r1, r3}
    115c:	0100000a 	tsteq	r0, sl
    1160:	0a185400 	beq	616168 <IRQ_STACK_SIZE+0x60e168>
    1164:	0a3c0000 	beq	f0116c <STACK_SIZE+0x70116c>
    1168:	00040000 	andeq	r0, r4, r0
    116c:	9f5001f3 	svcls	0x005001f3
    1170:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1174:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1178:	3f500001 	svccc	0x00500001
    117c:	4400000a 	strmi	r0, [r0], #-10
    1180:	0100000a 	tsteq	r0, sl
    1184:	0a445400 	beq	111618c <STACK_SIZE+0x91618c>
    1188:	0a470000 	beq	11c1190 <STACK_SIZE+0x9c1190>
    118c:	00010000 	andeq	r0, r1, r0
    1190:	000a4750 	andeq	r4, sl, r0, asr r7
    1194:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1198:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    119c:	00000a4c 	andeq	r0, r0, ip, asr #20
    11a0:	00000a4f 	andeq	r0, r0, pc, asr #20
    11a4:	4f500001 	svcmi	0x00500001
    11a8:	5400000a 	strpl	r0, [r0], #-10
    11ac:	0100000a 	tsteq	r0, sl
    11b0:	0a545400 	beq	15161b8 <STACK_SIZE+0xd161b8>
    11b4:	0a580000 	beq	16011bc <STACK_SIZE+0xe011bc>
    11b8:	00010000 	andeq	r0, r1, r0
    11bc:	000a5850 	andeq	r5, sl, r0, asr r8
    11c0:	000a5c00 	andeq	r5, sl, r0, lsl #24
    11c4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    11d0:	000009d4 	ldrdeq	r0, [r0], -r4
    11d4:	00000a03 	andeq	r0, r0, r3, lsl #20
    11d8:	03510001 	cmpeq	r1, #1
    11dc:	3c00000a 	stccc	0, cr0, [r0], {10}
    11e0:	0400000a 	streq	r0, [r0], #-10
    11e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11e8:	000a3c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    11ec:	000a3f00 	andeq	r3, sl, r0, lsl #30
    11f0:	51000100 	mrspl	r0, (UNDEF: 16)
    11f4:	00000a3f 	andeq	r0, r0, pc, lsr sl
    11f8:	00000a44 	andeq	r0, r0, r4, asr #20
    11fc:	01f30004 	mvnseq	r0, r4
    1200:	0a449f51 	beq	1128f4c <STACK_SIZE+0x928f4c>
    1204:	0a470000 	beq	11c120c <STACK_SIZE+0x9c120c>
    1208:	00010000 	andeq	r0, r1, r0
    120c:	000a4751 	andeq	r4, sl, r1, asr r7
    1210:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	4c9f5101 	ldfmis	f5, [pc], {1}
    121c:	4f00000a 	svcmi	0x0000000a
    1220:	0100000a 	tsteq	r0, sl
    1224:	0a4f5100 	beq	13d562c <STACK_SIZE+0xbd562c>
    1228:	0a540000 	beq	1501230 <STACK_SIZE+0xd01230>
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5101f3 	svcls	0x005101f3
    1234:	00000a54 	andeq	r0, r0, r4, asr sl
    1238:	00000a5c 	andeq	r0, r0, ip, asr sl
    123c:	00510001 	subseq	r0, r1, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	e4000000 	str	r0, [r0], #-0
    1248:	03000009 	movweq	r0, #9
    124c:	0100000a 	tsteq	r0, sl
    1250:	0a035100 	beq	d5658 <IRQ_STACK_SIZE+0xcd658>
    1254:	0a3c0000 	beq	f0125c <STACK_SIZE+0x70125c>
    1258:	00040000 	andeq	r0, r4, r0
    125c:	9f5101f3 	svcls	0x005101f3
    1260:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1264:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1268:	3f510001 	svccc	0x00510001
    126c:	4400000a 	strmi	r0, [r0], #-10
    1270:	0400000a 	streq	r0, [r0], #-10
    1274:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1278:	000a449f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    127c:	000a4700 	andeq	r4, sl, r0, lsl #14
    1280:	51000100 	mrspl	r0, (UNDEF: 16)
    1284:	00000a47 	andeq	r0, r0, r7, asr #20
    1288:	00000a4c 	andeq	r0, r0, ip, asr #20
    128c:	01f30004 	mvnseq	r0, r4
    1290:	0a4c9f51 	beq	1328fdc <STACK_SIZE+0xb28fdc>
    1294:	0a4f0000 	beq	13c129c <STACK_SIZE+0xbc129c>
    1298:	00010000 	andeq	r0, r1, r0
    129c:	000a4f51 	andeq	r4, sl, r1, asr pc
    12a0:	000a5400 	andeq	r5, sl, r0, lsl #8
    12a4:	f3000400 	vshl.u8	d0, d0, d0
    12a8:	549f5101 	ldrpl	r5, [pc], #257	; 12b0 <ABORT_STACK_SIZE+0xeb0>
    12ac:	5c00000a 	stcpl	0, cr0, [r0], {10}
    12b0:	0100000a 	tsteq	r0, sl
    12b4:	00005100 	andeq	r5, r0, r0, lsl #2
    12b8:	00000000 	andeq	r0, r0, r0
    12bc:	09e40000 	stmibeq	r4!, {}^	; <UNPREDICTABLE>
    12c0:	0a030000 	beq	c12c8 <IRQ_STACK_SIZE+0xb92c8>
    12c4:	00010000 	andeq	r0, r1, r0
    12c8:	000a0350 	andeq	r0, sl, r0, asr r3
    12cc:	000a1800 	andeq	r1, sl, r0, lsl #16
    12d0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    12d4:	00000a18 	andeq	r0, r0, r8, lsl sl
    12d8:	00000a3c 	andeq	r0, r0, ip, lsr sl
    12dc:	01f30004 	mvnseq	r0, r4
    12e0:	0a3c9f50 	beq	f29028 <STACK_SIZE+0x729028>
    12e4:	0a3f0000 	beq	fc12ec <STACK_SIZE+0x7c12ec>
    12e8:	00010000 	andeq	r0, r1, r0
    12ec:	000a3f50 	andeq	r3, sl, r0, asr pc
    12f0:	000a4400 	andeq	r4, sl, r0, lsl #8
    12f4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    12f8:	00000a44 	andeq	r0, r0, r4, asr #20
    12fc:	00000a47 	andeq	r0, r0, r7, asr #20
    1300:	47500001 	ldrbmi	r0, [r0, -r1]
    1304:	4c00000a 	stcmi	0, cr0, [r0], {10}
    1308:	0100000a 	tsteq	r0, sl
    130c:	0a4c5400 	beq	1316314 <STACK_SIZE+0xb16314>
    1310:	0a4f0000 	beq	13c1318 <STACK_SIZE+0xbc1318>
    1314:	00010000 	andeq	r0, r1, r0
    1318:	000a4f50 	andeq	r4, sl, r0, asr pc
    131c:	000a5400 	andeq	r5, sl, r0, lsl #8
    1320:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1324:	00000a54 	andeq	r0, r0, r4, asr sl
    1328:	00000a58 	andeq	r0, r0, r8, asr sl
    132c:	58500001 	ldmdapl	r0, {r0}^
    1330:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1334:	0100000a 	tsteq	r0, sl
    1338:	00005400 	andeq	r5, r0, r0, lsl #8
    133c:	00000000 	andeq	r0, r0, r0
    1340:	09e40000 	stmibeq	r4!, {}^	; <UNPREDICTABLE>
    1344:	0a040000 	beq	10134c <IRQ_STACK_SIZE+0xf934c>
    1348:	00020000 	andeq	r0, r2, r0
    134c:	0a049f30 	beq	129014 <IRQ_STACK_SIZE+0x121014>
    1350:	0a0c0000 	beq	301358 <IRQ_STACK_SIZE+0x2f9358>
    1354:	00010000 	andeq	r0, r1, r0
    1358:	000a3c50 	andeq	r3, sl, r0, asr ip
    135c:	000a4000 	andeq	r4, sl, r0
    1360:	30000200 	andcc	r0, r0, r0, lsl #4
    1364:	000a409f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    1368:	000a4400 	andeq	r4, sl, r0, lsl #8
    136c:	50000100 	andpl	r0, r0, r0, lsl #2
    1370:	00000a44 	andeq	r0, r0, r4, asr #20
    1374:	00000a48 	andeq	r0, r0, r8, asr #20
    1378:	9f300002 	svcls	0x00300002
    137c:	00000a48 	andeq	r0, r0, r8, asr #20
    1380:	00000a4c 	andeq	r0, r0, ip, asr #20
    1384:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1388:	5000000a 	andpl	r0, r0, sl
    138c:	0200000a 	andeq	r0, r0, #10
    1390:	509f3000 	addspl	r3, pc, r0
    1394:	5400000a 	strpl	r0, [r0], #-10
    1398:	0100000a 	tsteq	r0, sl
    139c:	0a545000 	beq	15153a4 <STACK_SIZE+0xd153a4>
    13a0:	0a5c0000 	beq	17013a8 <STACK_SIZE+0xf013a8>
    13a4:	00020000 	andeq	r0, r2, r0
    13a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	0b140000 	bleq	5013b8 <IRQ_STACK_SIZE+0x4f93b8>
    13b4:	0b1c0000 	bleq	7013bc <IRQ_STACK_SIZE+0x6f93bc>
    13b8:	00010000 	andeq	r0, r1, r0
    13bc:	000b1c50 	andeq	r1, fp, r0, asr ip
    13c0:	000b3000 	andeq	r3, fp, r0
    13c4:	f3000400 	vshl.u8	d0, d0, d0
    13c8:	009f5001 	addseq	r5, pc, r1
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	30000000 	andcc	r0, r0, r0
    13d4:	4000000b 	andmi	r0, r0, fp
    13d8:	0100000b 	tsteq	r0, fp
    13dc:	0b405000 	bleq	10153e4 <STACK_SIZE+0x8153e4>
    13e0:	0b640000 	bleq	19013e8 <STACK_SIZE+0x11013e8>
    13e4:	00040000 	andeq	r0, r4, r0
    13e8:	9f5001f3 	svcls	0x005001f3
	...
    13f4:	00000b94 	muleq	r0, r4, fp
    13f8:	00000b9c 	muleq	r0, ip, fp
    13fc:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1400:	b000000b 	andlt	r0, r0, fp
    1404:	0400000b 	streq	r0, [r0], #-11
    1408:	5001f300 	andpl	pc, r1, r0, lsl #6
    140c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1410:	00000000 	andeq	r0, r0, r0
    1414:	000bb000 	andeq	fp, fp, r0
    1418:	000bb400 	andeq	fp, fp, r0, lsl #8
    141c:	50000100 	andpl	r0, r0, r0, lsl #2
    1420:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1424:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1428:	01f30004 	mvnseq	r0, r4
    142c:	00009f50 	andeq	r9, r0, r0, asr pc
    1430:	00000000 	andeq	r0, r0, r0
    1434:	0bb00000 	bleq	fec0143c <PCB_BASE_APP1+0xba10123c>
    1438:	0bc00000 	bleq	ff001440 <PCB_BASE_APP1+0xba501240>
    143c:	00010000 	andeq	r0, r1, r0
    1440:	000bc051 	andeq	ip, fp, r1, asr r0
    1444:	000bd000 	andeq	sp, fp, r0
    1448:	f3000400 	vshl.u8	d0, d0, d0
    144c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1450:	00000000 	andeq	r0, r0, r0
    1454:	d0000000 	andle	r0, r0, r0
    1458:	e000000b 	and	r0, r0, fp
    145c:	0100000b 	tsteq	r0, fp
    1460:	0be05000 	bleq	ff815468 <PCB_BASE_APP1+0xbad15268>
    1464:	0c040000 	stceq	0, cr0, [r4], {-0}
    1468:	00040000 	andeq	r0, r4, r0
    146c:	9f5001f3 	svcls	0x005001f3
	...
    1478:	00000c34 	andeq	r0, r0, r4, lsr ip
    147c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1480:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1484:	5000000c 	andpl	r0, r0, ip
    1488:	0400000c 	streq	r0, [r0], #-12
    148c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1490:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1494:	00000000 	andeq	r0, r0, r0
    1498:	000c5000 	andeq	r5, ip, r0
    149c:	000c5400 	andeq	r5, ip, r0, lsl #8
    14a0:	50000100 	andpl	r0, r0, r0, lsl #2
    14a4:	00000c54 	andeq	r0, r0, r4, asr ip
    14a8:	00000c70 	andeq	r0, r0, r0, ror ip
    14ac:	01f30004 	mvnseq	r0, r4
    14b0:	00009f50 	andeq	r9, r0, r0, asr pc
    14b4:	00000000 	andeq	r0, r0, r0
    14b8:	0c500000 	mraeq	r0, r0, acc0
    14bc:	0c600000 	stcleq	0, cr0, [r0], #-0
    14c0:	00010000 	andeq	r0, r1, r0
    14c4:	000c6051 	andeq	r6, ip, r1, asr r0
    14c8:	000c7000 	andeq	r7, ip, r0
    14cc:	f3000400 	vshl.u8	d0, d0, d0
    14d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    14d4:	00000000 	andeq	r0, r0, r0
    14d8:	70000000 	andvc	r0, r0, r0
    14dc:	8000000c 	andhi	r0, r0, ip
    14e0:	0100000c 	tsteq	r0, ip
    14e4:	0c805000 	stceq	0, cr5, [r0], {0}
    14e8:	0ca40000 	stceq	0, cr0, [r4]
    14ec:	00040000 	andeq	r0, r4, r0
    14f0:	9f5001f3 	svcls	0x005001f3
	...
    14fc:	00000ca4 	andeq	r0, r0, r4, lsr #25
    1500:	00000ca8 	andeq	r0, r0, r8, lsr #25
    1504:	a8500001 	ldmdage	r0, {r0}^
    1508:	c000000c 	andgt	r0, r0, ip
    150c:	0400000c 	streq	r0, [r0], #-12
    1510:	5001f300 	andpl	pc, r1, r0, lsl #6
    1514:	000cc09f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    1518:	000ce800 	andeq	lr, ip, r0, lsl #16
    151c:	f3000900 	vmls.i8	d0, d0, d0
    1520:	80115001 	andshi	r5, r1, r1
    1524:	9f1a4080 	svcls	0x001a4080
	...
    1530:	00000ca4 	andeq	r0, r0, r4, lsr #25
    1534:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    1538:	b0510001 	subslt	r0, r1, r1
    153c:	e800000c 	stmda	r0, {r2, r3}
    1540:	0400000c 	streq	r0, [r0], #-12
    1544:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1548:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    154c:	00000000 	andeq	r0, r0, r0
    1550:	000ca400 	andeq	sl, ip, r0, lsl #8
    1554:	000cac00 	andeq	sl, ip, r0, lsl #24
    1558:	52000100 	andpl	r0, r0, #0, 2
    155c:	00000cac 	andeq	r0, r0, ip, lsr #25
    1560:	00000cc0 	andeq	r0, r0, r0, asr #25
    1564:	01f30004 	mvnseq	r0, r4
    1568:	0cc09f52 	stcleq	15, cr9, [r0], {82}	; 0x52
    156c:	0ce40000 	stcleq	0, cr0, [r4]
    1570:	00010000 	andeq	r0, r1, r0
    1574:	000ce454 	andeq	lr, ip, r4, asr r4
    1578:	000ce800 	andeq	lr, ip, r0, lsl #16
    157c:	f3000800 	vsub.i8	d0, d0, d0
    1580:	25445201 	strbcs	r5, [r4, #-513]	; 0xfffffdff
    1584:	009f2444 	addseq	r2, pc, r4, asr #8
    1588:	00000000 	andeq	r0, r0, r0
    158c:	c4000000 	strgt	r0, [r0], #-0
    1590:	c800000c 	stmdagt	r0, {r2, r3}
    1594:	0200000c 	andeq	r0, r0, #12
    1598:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    159c:	d000000c 	andle	r0, r0, ip
    15a0:	0100000c 	tsteq	r0, ip
    15a4:	0cd05200 	lfmeq	f5, 2, [r0], {0}
    15a8:	0cdc0000 	ldcleq	0, cr0, [ip], {0}
    15ac:	00030000 	andeq	r0, r3, r0
    15b0:	dc9f7f72 	ldcle	15, cr7, [pc], {114}	; 0x72
    15b4:	e800000c 	stmda	r0, {r2, r3}
    15b8:	0100000c 	tsteq	r0, ip
    15bc:	00005200 	andeq	r5, r0, r0, lsl #4
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	0d000000 	stceq	0, cr0, [r0, #-0]
    15c8:	0d8c0000 	stceq	0, cr0, [ip]
    15cc:	00010000 	andeq	r0, r1, r0
    15d0:	00000056 	andeq	r0, r0, r6, asr r0
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	000d0000 	andeq	r0, sp, r0
    15dc:	000d0800 	andeq	r0, sp, r0, lsl #16
    15e0:	30000200 	andcc	r0, r0, r0, lsl #4
    15e4:	000d089f 	muleq	sp, pc, r8	; <UNPREDICTABLE>
    15e8:	000d1000 	andeq	r1, sp, r0
    15ec:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    15f0:	00000d10 	andeq	r0, r0, r0, lsl sp
    15f4:	00000d14 	andeq	r0, r0, r4, lsl sp
    15f8:	7f740003 	svcvc	0x00740003
    15fc:	000d149f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    1600:	000d8c00 	andeq	r8, sp, r0, lsl #24
    1604:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1610:	00000dac 	andeq	r0, r0, ip, lsr #27
    1614:	00000e34 	andeq	r0, r0, r4, lsr lr
    1618:	00560001 	subseq	r0, r6, r1
    161c:	00000000 	andeq	r0, r0, r0
    1620:	ac000000 	stcge	0, cr0, [r0], {-0}
    1624:	b400000d 	strlt	r0, [r0], #-13
    1628:	0200000d 	andeq	r0, r0, #13
    162c:	b49f3000 	ldrlt	r3, [pc], #0	; 1634 <ABORT_STACK_SIZE+0x1234>
    1630:	bc00000d 	stclt	0, cr0, [r0], {13}
    1634:	0100000d 	tsteq	r0, sp
    1638:	0dbc5400 	cfldrseq	mvf5, [ip]
    163c:	0dc00000 	stcleq	0, cr0, [r0]
    1640:	00030000 	andeq	r0, r3, r0
    1644:	c09f7f74 	addsgt	r7, pc, r4, ror pc	; <UNPREDICTABLE>
    1648:	0400000d 	streq	r0, [r0], #-13
    164c:	0100000e 	tsteq	r0, lr
    1650:	00005400 	andeq	r5, r0, r0, lsl #8
    1654:	00000000 	andeq	r0, r0, r0
    1658:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    165c:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    1660:	00020000 	andeq	r0, r2, r0
    1664:	0e349f30 	mrceq	15, 1, r9, cr4, cr0, {1}
    1668:	0e740000 	cdpeq	0, 7, cr0, cr4, cr0, {0}
    166c:	00010000 	andeq	r0, r1, r0
    1670:	000e7453 	andeq	r7, lr, r3, asr r4
    1674:	000ee400 	andeq	lr, lr, r0, lsl #8
    1678:	73000300 	movwvc	r0, #768	; 0x300
    167c:	0ee49f78 	mcreq	15, 7, r9, cr4, cr8, {3}
    1680:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    1684:	00010000 	andeq	r0, r1, r0
    1688:	000ef853 	andeq	pc, lr, r3, asr r8	; <UNPREDICTABLE>
    168c:	000f0800 	andeq	r0, pc, r0, lsl #16
    1690:	73000300 	movwvc	r0, #768	; 0x300
    1694:	0f089f7f 	svceq	0x00089f7f
    1698:	0f140000 	svceq	0x00140000
    169c:	00010000 	andeq	r0, r1, r0
    16a0:	00000053 	andeq	r0, r0, r3, asr r0
    16a4:	00000000 	andeq	r0, r0, r0
    16a8:	000e2800 	andeq	r2, lr, r0, lsl #16
    16ac:	000e3400 	andeq	r3, lr, r0, lsl #8
    16b0:	41000400 	tstmi	r0, r0, lsl #8
    16b4:	349f244a 	ldrcc	r2, [pc], #1098	; 16bc <ABORT_STACK_SIZE+0x12bc>
    16b8:	d400000e 	strle	r0, [r0], #-14
    16bc:	0300000e 	movweq	r0, #14
    16c0:	9f647200 	svcls	0x00647200
    16c4:	00000ed4 	ldrdeq	r0, [r0], -r4
    16c8:	00000ee4 	andeq	r0, r0, r4, ror #29
    16cc:	64710003 	ldrbtvs	r0, [r1], #-3
    16d0:	000ef09f 	muleq	lr, pc, r0	; <UNPREDICTABLE>
    16d4:	000f1800 	andeq	r1, pc, r0, lsl #16
    16d8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    16e4:	00000f18 	andeq	r0, r0, r8, lsl pc
    16e8:	00000f20 	andeq	r0, r0, r0, lsr #30
    16ec:	20530001 	subscs	r0, r3, r1
    16f0:	a800000f 	stmdage	r0, {r0, r1, r2, r3}
    16f4:	0300000f 	movweq	r0, #15
    16f8:	9f787300 	svcls	0x00787300
    16fc:	00000fcc 	andeq	r0, r0, ip, asr #31
    1700:	00000fe0 	andeq	r0, r0, r0, ror #31
    1704:	e0530001 	subs	r0, r3, r1
    1708:	f400000f 	vst4.8	{d0-d3}, [r0]
    170c:	0300000f 	movweq	r0, #15
    1710:	9f7f7300 	svcls	0x007f7300
    1714:	00000ff4 	strdeq	r0, [r0], -r4
    1718:	00001000 	andeq	r1, r0, r0
    171c:	00530001 	subseq	r0, r3, r1
    1720:	00000000 	andeq	r0, r0, r0
    1724:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1728:	a800000f 	stmdage	r0, {r0, r1, r2, r3}
    172c:	0300000f 	movweq	r0, #15
    1730:	9f647200 	svcls	0x00647200
    1734:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1738:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    173c:	68720003 	ldmdavs	r2!, {r0, r1}^
    1740:	000fb09f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1744:	000fb800 	andeq	fp, pc, r0, lsl #16
    1748:	72000300 	andvc	r0, r0, #0, 6
    174c:	0fb89f6c 	svceq	0x00b89f6c
    1750:	0fbc0000 	svceq	0x00bc0000
    1754:	00030000 	andeq	r0, r3, r0
    1758:	bc9f7072 	ldclt	0, cr7, [pc], {114}	; 0x72
    175c:	c000000f 	andgt	r0, r0, pc
    1760:	0300000f 	movweq	r0, #15
    1764:	9f707100 	svcls	0x00707100
    1768:	00000fd8 	ldrdeq	r0, [r0], -r8
    176c:	00001004 	andeq	r1, r0, r4
    1770:	00510001 	subseq	r0, r1, r1
    1774:	00000000 	andeq	r0, r0, r0
    1778:	04000000 	streq	r0, [r0], #-0
    177c:	40000010 	andmi	r0, r0, r0, lsl r0
    1780:	01000010 	tsteq	r0, r0, lsl r0
    1784:	10405300 	subne	r5, r0, r0, lsl #6
    1788:	10cc0000 	sbcne	r0, ip, r0
    178c:	00030000 	andeq	r0, r3, r0
    1790:	d09f7873 	addsle	r7, pc, r3, ror r8	; <UNPREDICTABLE>
    1794:	e4000010 	str	r0, [r0], #-16
    1798:	01000010 	tsteq	r0, r0, lsl r0
    179c:	10e45300 	rscne	r5, r4, r0, lsl #6
    17a0:	10f80000 	rscsne	r0, r8, r0
    17a4:	00030000 	andeq	r0, r3, r0
    17a8:	f89f7f73 			; <UNDEFINED> instruction: 0xf89f7f73
    17ac:	10000010 	andne	r0, r0, r0, lsl r0
    17b0:	01000011 	tsteq	r0, r1, lsl r0
    17b4:	00005300 	andeq	r5, r0, r0, lsl #6
    17b8:	00000000 	andeq	r0, r0, r0
    17bc:	10040000 	andne	r0, r4, r0
    17c0:	10c00000 	sbcne	r0, r0, r0
    17c4:	00030000 	andeq	r0, r3, r0
    17c8:	c09f6472 	addsgt	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    17cc:	cc000010 	stcgt	0, cr0, [r0], {16}
    17d0:	03000010 	movweq	r0, #16
    17d4:	9f647100 	svcls	0x00647100
    17d8:	000010dc 	ldrdeq	r1, [r0], -ip
    17dc:	00001110 	andeq	r1, r0, r0, lsl r1
    17e0:	00510001 	subseq	r0, r1, r1
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	10000000 	andne	r0, r0, r0
    17ec:	18000011 	stmdane	r0, {r0, r4}
    17f0:	01000011 	tsteq	r0, r1, lsl r0
    17f4:	11185100 	tstne	r8, r0, lsl #2
    17f8:	11280000 	teqne	r8, r0
    17fc:	00030000 	andeq	r0, r3, r0
    1800:	289f7f71 	ldmcs	pc, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1804:	38000011 	stmdacc	r0, {r0, r4}
    1808:	01000011 	tsteq	r0, r1, lsl r0
    180c:	00005100 	andeq	r5, r0, r0, lsl #2
    1810:	00000000 	andeq	r0, r0, r0
    1814:	11100000 	tstne	r0, r0
    1818:	11440000 	mrsne	r0, (UNDEF: 68)
    181c:	00010000 	andeq	r0, r1, r0
    1820:	00000052 	andeq	r0, r0, r2, asr r0
    1824:	00000000 	andeq	r0, r0, r0
    1828:	00113000 	andseq	r3, r1, r0
    182c:	00114800 	andseq	r4, r1, r0, lsl #16
    1830:	30000200 	andcc	r0, r0, r0, lsl #4
    1834:	0011489f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    1838:	00166c00 	andseq	r6, r6, r0, lsl #24
    183c:	31000200 	mrscc	r0, R8_usr
    1840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1844:	00000000 	andeq	r0, r0, r0
    1848:	00114800 	andseq	r4, r1, r0, lsl #16
    184c:	00115000 	andseq	r5, r1, r0
    1850:	30000200 	andcc	r0, r0, r0, lsl #4
    1854:	0011509f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    1858:	00115800 	andseq	r5, r1, r0, lsl #16
    185c:	53000100 	movwpl	r0, #256	; 0x100
    1860:	00001158 	andeq	r1, r0, r8, asr r1
    1864:	000011e4 	andeq	r1, r0, r4, ror #3
    1868:	78730003 	ldmdavc	r3!, {r0, r1}^
    186c:	0012089f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    1870:	00121c00 	andseq	r1, r2, r0, lsl #24
    1874:	53000100 	movwpl	r0, #256	; 0x100
    1878:	0000121c 	andeq	r1, r0, ip, lsl r2
    187c:	00001230 	andeq	r1, r0, r0, lsr r2
    1880:	7f730003 	svcvc	0x00730003
    1884:	0012309f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    1888:	00123c00 	andseq	r3, r2, r0, lsl #24
    188c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1898:	00001148 	andeq	r1, r0, r8, asr #2
    189c:	00001150 	andeq	r1, r0, r0, asr r1
    18a0:	040c0006 	streq	r0, [ip], #-6
    18a4:	9f440011 	svcls	0x00440011
    18a8:	00001150 	andeq	r1, r0, r0, asr r1
    18ac:	000011e4 	andeq	r1, r0, r4, ror #3
    18b0:	64720003 	ldrbtvs	r0, [r2], #-3
    18b4:	0011e49f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    18b8:	0011ec00 	andseq	lr, r1, r0, lsl #24
    18bc:	72000300 	andvc	r0, r0, #0, 6
    18c0:	11ec9f68 	mvnne	r9, r8, ror #30
    18c4:	11f00000 	mvnsne	r0, r0
    18c8:	00030000 	andeq	r0, r3, r0
    18cc:	f09f6c72 			; <UNDEFINED> instruction: 0xf09f6c72
    18d0:	f8000011 			; <UNDEFINED> instruction: 0xf8000011
    18d4:	03000011 	movweq	r0, #17
    18d8:	9f707200 	svcls	0x00707200
    18dc:	000011f8 	strdeq	r1, [r0], -r8
    18e0:	000011fc 	strdeq	r1, [r0], -ip
    18e4:	74720003 	ldrbtvc	r0, [r2], #-3
    18e8:	0011fc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    18ec:	00120000 	andseq	r0, r2, r0
    18f0:	71000300 	mrsvc	r0, LR_irq
    18f4:	12149f74 	andsne	r9, r4, #116, 30	; 0x1d0
    18f8:	12780000 	rsbsne	r0, r8, #0
    18fc:	00010000 	andeq	r0, r1, r0
    1900:	00000051 	andeq	r0, r0, r1, asr r0
    1904:	00000000 	andeq	r0, r0, r0
    1908:	00143000 	andseq	r3, r4, r0
    190c:	00143400 	andseq	r3, r4, r0, lsl #8
    1910:	30000200 	andcc	r0, r0, r0, lsl #4
    1914:	0014349f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1918:	00143800 	andseq	r3, r4, r0, lsl #16
    191c:	31000200 	mrscc	r0, R8_usr
    1920:	0014389f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1924:	00143c00 	andseq	r3, r4, r0, lsl #24
    1928:	32000200 	andcc	r0, r0, #0, 4
    192c:	00143c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1930:	00144000 	andseq	r4, r4, r0
    1934:	33000200 	movwcc	r0, #512	; 0x200
    1938:	0014409f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    193c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1940:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1944:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1948:	00000000 	andeq	r0, r0, r0
    194c:	00143000 	andseq	r3, r4, r0
    1950:	00143400 	andseq	r3, r4, r0, lsl #8
    1954:	0c000600 	stceq	6, cr0, [r0], {-0}
    1958:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
    195c:	0014349f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1960:	00143800 	andseq	r3, r4, r0, lsl #16
    1964:	0c000600 	stceq	6, cr0, [r0], {-0}
    1968:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
    196c:	0014389f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1970:	00143c00 	andseq	r3, r4, r0, lsl #24
    1974:	0c000600 	stceq	6, cr0, [r0], {-0}
    1978:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
    197c:	00143c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1980:	00166c00 	andseq	r6, r6, r0, lsl #24
    1984:	0c000600 	stceq	6, cr0, [r0], {-0}
    1988:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
    198c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1990:	00000000 	andeq	r0, r0, r0
    1994:	00123800 	andseq	r3, r2, r0, lsl #16
    1998:	00128400 	andseq	r8, r2, r0, lsl #8
    199c:	30000200 	andcc	r0, r0, r0, lsl #4
    19a0:	0012849f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    19a4:	0012e400 	andseq	lr, r2, r0, lsl #8
    19a8:	31000200 	mrscc	r0, R8_usr
    19ac:	0012e49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    19b0:	0012ec00 	andseq	lr, r2, r0, lsl #24
    19b4:	32000200 	andcc	r0, r0, #0, 4
    19b8:	0012ec9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    19bc:	0012f400 	andseq	pc, r2, r0, lsl #8
    19c0:	33000200 	movwcc	r0, #512	; 0x200
    19c4:	0012f49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    19c8:	00166c00 	andseq	r6, r6, r0, lsl #24
    19cc:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    19d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	00123800 	andseq	r3, r2, r0, lsl #16
    19dc:	00128400 	andseq	r8, r2, r0, lsl #8
    19e0:	0c000600 	stceq	6, cr0, [r0], {-0}
    19e4:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
    19e8:	0012849f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    19ec:	0012e400 	andseq	lr, r2, r0, lsl #8
    19f0:	0c000600 	stceq	6, cr0, [r0], {-0}
    19f4:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
    19f8:	0012e49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    19fc:	0012ec00 	andseq	lr, r2, r0, lsl #24
    1a00:	0c000600 	stceq	6, cr0, [r0], {-0}
    1a04:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
    1a08:	0012ec9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1a0c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1a10:	0c000600 	stceq	6, cr0, [r0], {-0}
    1a14:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
    1a18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	0012f400 	andseq	pc, r2, r0, lsl #8
    1a24:	0012fc00 	andseq	pc, r2, r0, lsl #24
    1a28:	30000200 	andcc	r0, r0, r0, lsl #4
    1a2c:	0012fc9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1a30:	00130400 	andseq	r0, r3, r0, lsl #8
    1a34:	33000200 	movwcc	r0, #512	; 0x200
    1a38:	0013049f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1a3c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1a40:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1a44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a48:	00000000 	andeq	r0, r0, r0
    1a4c:	0012f400 	andseq	pc, r2, r0, lsl #8
    1a50:	0012fc00 	andseq	pc, r2, r0, lsl #24
    1a54:	0c000600 	stceq	6, cr0, [r0], {-0}
    1a58:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
    1a5c:	0012fc9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1a60:	00166c00 	andseq	r6, r6, r0, lsl #24
    1a64:	0c000600 	stceq	6, cr0, [r0], {-0}
    1a68:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
    1a6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00130400 	andseq	r0, r3, r0, lsl #8
    1a78:	00130c00 	andseq	r0, r3, r0, lsl #24
    1a7c:	30000200 	andcc	r0, r0, r0, lsl #4
    1a80:	00130c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1a84:	00131400 	andseq	r1, r3, r0, lsl #8
    1a88:	31000200 	mrscc	r0, R8_usr
    1a8c:	0013149f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1a90:	00131c00 	andseq	r1, r3, r0, lsl #24
    1a94:	32000200 	andcc	r0, r0, #0, 4
    1a98:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1a9c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1aa0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1aa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	00130400 	andseq	r0, r3, r0, lsl #8
    1ab0:	00130c00 	andseq	r0, r3, r0, lsl #24
    1ab4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ab8:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
    1abc:	00130c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1ac0:	00131400 	andseq	r1, r3, r0, lsl #8
    1ac4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ac8:	440012e8 	strmi	r1, [r0], #-744	; 0xfffffd18
    1acc:	0013149f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1ad0:	00131c00 	andseq	r1, r3, r0, lsl #24
    1ad4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ad8:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
    1adc:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1ae0:	00166c00 	andseq	r6, r6, r0, lsl #24
    1ae4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ae8:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
    1aec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	00131c00 	andseq	r1, r3, r0, lsl #24
    1af8:	00135c00 	andseq	r5, r3, r0, lsl #24
    1afc:	31000200 	mrscc	r0, R8_usr
    1b00:	00135c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b04:	00136400 	andseq	r6, r3, r0, lsl #8
    1b08:	32000200 	andcc	r0, r0, #0, 4
    1b0c:	0013649f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1b10:	00136c00 	andseq	r6, r3, r0, lsl #24
    1b14:	33000200 	movwcc	r0, #512	; 0x200
    1b18:	00136c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b1c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1b20:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1b24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	00131c00 	andseq	r1, r3, r0, lsl #24
    1b30:	00135c00 	andseq	r5, r3, r0, lsl #24
    1b34:	0c000600 	stceq	6, cr0, [r0], {-0}
    1b38:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
    1b3c:	00135c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b40:	00136400 	andseq	r6, r3, r0, lsl #8
    1b44:	0c000600 	stceq	6, cr0, [r0], {-0}
    1b48:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
    1b4c:	0013649f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1b50:	00166c00 	andseq	r6, r6, r0, lsl #24
    1b54:	0c000600 	stceq	6, cr0, [r0], {-0}
    1b58:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
    1b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	00136c00 	andseq	r6, r3, r0, lsl #24
    1b68:	00137400 	andseq	r7, r3, r0, lsl #8
    1b6c:	30000200 	andcc	r0, r0, r0, lsl #4
    1b70:	0013749f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1b74:	00137c00 	andseq	r7, r3, r0, lsl #24
    1b78:	32000200 	andcc	r0, r0, #0, 4
    1b7c:	00137c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b80:	00138c00 	andseq	r8, r3, r0, lsl #24
    1b84:	33000200 	movwcc	r0, #512	; 0x200
    1b88:	00138c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b8c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1b90:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1b94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b98:	00000000 	andeq	r0, r0, r0
    1b9c:	00136c00 	andseq	r6, r3, r0, lsl #24
    1ba0:	00137400 	andseq	r7, r3, r0, lsl #8
    1ba4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ba8:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
    1bac:	0013749f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1bb0:	00137c00 	andseq	r7, r3, r0, lsl #24
    1bb4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1bb8:	4400130c 	strmi	r1, [r0], #-780	; 0xfffffcf4
    1bbc:	00137c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1bc0:	00166c00 	andseq	r6, r6, r0, lsl #24
    1bc4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1bc8:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	00138c00 	andseq	r8, r3, r0, lsl #24
    1bd8:	00139400 	andseq	r9, r3, r0, lsl #8
    1bdc:	30000200 	andcc	r0, r0, r0, lsl #4
    1be0:	0013949f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1be4:	00139c00 	andseq	r9, r3, r0, lsl #24
    1be8:	31000200 	mrscc	r0, R8_usr
    1bec:	00139c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1bf0:	0013a400 	andseq	sl, r3, r0, lsl #8
    1bf4:	32000200 	andcc	r0, r0, #0, 4
    1bf8:	0013a49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1bfc:	0013c400 	andseq	ip, r3, r0, lsl #8
    1c00:	33000200 	movwcc	r0, #512	; 0x200
    1c04:	0013c49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1c08:	00166c00 	andseq	r6, r6, r0, lsl #24
    1c0c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1c10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c14:	00000000 	andeq	r0, r0, r0
    1c18:	00138c00 	andseq	r8, r3, r0, lsl #24
    1c1c:	00139400 	andseq	r9, r3, r0, lsl #8
    1c20:	0c000600 	stceq	6, cr0, [r0], {-0}
    1c24:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
    1c28:	0013949f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1c2c:	00139c00 	andseq	r9, r3, r0, lsl #24
    1c30:	0c000600 	stceq	6, cr0, [r0], {-0}
    1c34:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
    1c38:	00139c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1c3c:	0013a400 	andseq	sl, r3, r0, lsl #8
    1c40:	0c000600 	stceq	6, cr0, [r0], {-0}
    1c44:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
    1c48:	0013a49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1c4c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1c50:	0c000600 	stceq	6, cr0, [r0], {-0}
    1c54:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
    1c58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c5c:	00000000 	andeq	r0, r0, r0
    1c60:	0013c400 	andseq	ip, r3, r0, lsl #8
    1c64:	0013cc00 	andseq	ip, r3, r0, lsl #24
    1c68:	31000200 	mrscc	r0, R8_usr
    1c6c:	0013cc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1c70:	0013d400 	andseq	sp, r3, r0, lsl #8
    1c74:	32000200 	andcc	r0, r0, #0, 4
    1c78:	0013d49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1c7c:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1c80:	33000200 	movwcc	r0, #512	; 0x200
    1c84:	0013dc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1c88:	00166c00 	andseq	r6, r6, r0, lsl #24
    1c8c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1c90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c94:	00000000 	andeq	r0, r0, r0
    1c98:	0013c400 	andseq	ip, r3, r0, lsl #8
    1c9c:	0013cc00 	andseq	ip, r3, r0, lsl #24
    1ca0:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ca4:	44001328 	strmi	r1, [r0], #-808	; 0xfffffcd8
    1ca8:	0013cc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1cac:	0013d400 	andseq	sp, r3, r0, lsl #8
    1cb0:	0c000600 	stceq	6, cr0, [r0], {-0}
    1cb4:	4400132c 	strmi	r1, [r0], #-812	; 0xfffffcd4
    1cb8:	0013d49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1cbc:	00166c00 	andseq	r6, r6, r0, lsl #24
    1cc0:	0c000600 	stceq	6, cr0, [r0], {-0}
    1cc4:	44001330 	strmi	r1, [r0], #-816	; 0xfffffcd0
    1cc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ccc:	00000000 	andeq	r0, r0, r0
    1cd0:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1cd4:	0013e400 	andseq	lr, r3, r0, lsl #8
    1cd8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cdc:	0013e49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1ce0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    1ce4:	31000200 	mrscc	r0, R8_usr
    1ce8:	0013ec9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1cec:	00141800 	andseq	r1, r4, r0, lsl #16
    1cf0:	32000200 	andcc	r0, r0, #0, 4
    1cf4:	0014189f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1cf8:	00141c00 	andseq	r1, r4, r0, lsl #24
    1cfc:	33000200 	movwcc	r0, #512	; 0x200
    1d00:	00141c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1d04:	00166c00 	andseq	r6, r6, r0, lsl #24
    1d08:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1d0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1d18:	0013e400 	andseq	lr, r3, r0, lsl #8
    1d1c:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d20:	44001334 	strmi	r1, [r0], #-820	; 0xfffffccc
    1d24:	0013e49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1d28:	0013ec00 	andseq	lr, r3, r0, lsl #24
    1d2c:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d30:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
    1d34:	0013ec9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1d38:	00141800 	andseq	r1, r4, r0, lsl #16
    1d3c:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d40:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
    1d44:	0014189f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1d48:	00166c00 	andseq	r6, r6, r0, lsl #24
    1d4c:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d50:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
    1d54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	00141c00 	andseq	r1, r4, r0, lsl #24
    1d60:	00142400 	andseq	r2, r4, r0, lsl #8
    1d64:	30000200 	andcc	r0, r0, r0, lsl #4
    1d68:	0014249f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1d6c:	00142800 	andseq	r2, r4, r0, lsl #16
    1d70:	31000200 	mrscc	r0, R8_usr
    1d74:	0014289f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1d78:	00142c00 	andseq	r2, r4, r0, lsl #24
    1d7c:	32000200 	andcc	r0, r0, #0, 4
    1d80:	00142c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1d84:	00143000 	andseq	r3, r4, r0
    1d88:	33000200 	movwcc	r0, #512	; 0x200
    1d8c:	0014309f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    1d90:	00166c00 	andseq	r6, r6, r0, lsl #24
    1d94:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1d98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d9c:	00000000 	andeq	r0, r0, r0
    1da0:	00141c00 	andseq	r1, r4, r0, lsl #24
    1da4:	00142400 	andseq	r2, r4, r0, lsl #8
    1da8:	0c000600 	stceq	6, cr0, [r0], {-0}
    1dac:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
    1db0:	0014249f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1db4:	00142800 	andseq	r2, r4, r0, lsl #16
    1db8:	0c000600 	stceq	6, cr0, [r0], {-0}
    1dbc:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
    1dc0:	0014289f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1dc4:	00142c00 	andseq	r2, r4, r0, lsl #24
    1dc8:	0c000600 	stceq	6, cr0, [r0], {-0}
    1dcc:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
    1dd0:	00142c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1dd4:	00166c00 	andseq	r6, r6, r0, lsl #24
    1dd8:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ddc:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
    1de0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1de4:	00000000 	andeq	r0, r0, r0
    1de8:	00144000 	andseq	r4, r4, r0
    1dec:	00144400 	andseq	r4, r4, r0, lsl #8
    1df0:	30000200 	andcc	r0, r0, r0, lsl #4
    1df4:	0014449f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1df8:	00144c00 	andseq	r4, r4, r0, lsl #24
    1dfc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1e00:	0000144c 	andeq	r1, r0, ip, asr #8
    1e04:	000014d8 	ldrdeq	r1, [r0], -r8
    1e08:	78760003 	ldmdavc	r6!, {r0, r1}^
    1e0c:	0014fc9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1e10:	00151000 	andseq	r1, r5, r0
    1e14:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1e18:	00001510 	andeq	r1, r0, r0, lsl r5
    1e1c:	00001524 	andeq	r1, r0, r4, lsr #10
    1e20:	7f760003 	svcvc	0x00760003
    1e24:	0015249f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    1e28:	00153c00 	andseq	r3, r5, r0, lsl #24
    1e2c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1e38:	00001440 	andeq	r1, r0, r0, asr #8
    1e3c:	00001444 	andeq	r1, r0, r4, asr #8
    1e40:	600c0006 	andvs	r0, ip, r6
    1e44:	9f440013 	svcls	0x00440013
    1e48:	00001444 	andeq	r1, r0, r4, asr #8
    1e4c:	000014d8 	ldrdeq	r1, [r0], -r8
    1e50:	64730003 	ldrbtvs	r0, [r3], #-3
    1e54:	0014d89f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1e58:	0014e000 	andseq	lr, r4, r0
    1e5c:	73000300 	movwvc	r0, #768	; 0x300
    1e60:	14e09f68 	strbtne	r9, [r0], #3944	; 0xf68
    1e64:	14e40000 	strbtne	r0, [r4], #0
    1e68:	00030000 	andeq	r0, r3, r0
    1e6c:	e49f6c73 	ldr	r6, [pc], #3187	; 1e74 <ABORT_STACK_SIZE+0x1a74>
    1e70:	ec000014 	stc	0, cr0, [r0], {20}
    1e74:	03000014 	movweq	r0, #20
    1e78:	9f707300 	svcls	0x00707300
    1e7c:	000014ec 	andeq	r1, r0, ip, ror #9
    1e80:	000014f0 	strdeq	r1, [r0], -r0
    1e84:	74730003 	ldrbtvc	r0, [r3], #-3
    1e88:	0014f09f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    1e8c:	0014f400 	andseq	pc, r4, r0, lsl #8
    1e90:	72000300 	andvc	r0, r0, #0, 6
    1e94:	15089f74 	strne	r9, [r8, #-3956]	; 0xfffff08c
    1e98:	15300000 	ldrne	r0, [r0, #-0]!
    1e9c:	00010000 	andeq	r0, r1, r0
    1ea0:	00000052 	andeq	r0, r0, r2, asr r0
    1ea4:	00000000 	andeq	r0, r0, r0
    1ea8:	00153c00 	andseq	r3, r5, r0, lsl #24
    1eac:	00157c00 	andseq	r7, r5, r0, lsl #24
    1eb0:	53000100 	movwpl	r0, #256	; 0x100
    1eb4:	0000157c 	andeq	r1, r0, ip, ror r5
    1eb8:	0000160c 	andeq	r1, r0, ip, lsl #12
    1ebc:	78730003 	ldmdavc	r3!, {r0, r1}^
    1ec0:	00160c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1ec4:	00162400 	andseq	r2, r6, r0, lsl #8
    1ec8:	53000100 	movwpl	r0, #256	; 0x100
    1ecc:	00001624 	andeq	r1, r0, r4, lsr #12
    1ed0:	00001638 	andeq	r1, r0, r8, lsr r6
    1ed4:	7f730003 	svcvc	0x00730003
    1ed8:	0016389f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1edc:	00164700 	andseq	r4, r6, r0, lsl #14
    1ee0:	53000100 	movwpl	r0, #256	; 0x100
	...
    1eec:	0000153c 	andeq	r1, r0, ip, lsr r5
    1ef0:	000015fc 	strdeq	r1, [r0], -ip
    1ef4:	64720003 	ldrbtvs	r0, [r2], #-3
    1ef8:	0015fc9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    1efc:	00160c00 	andseq	r0, r6, r0, lsl #24
    1f00:	71000300 	mrsvc	r0, LR_irq
    1f04:	161c9f64 	ldrne	r9, [ip], -r4, ror #30
    1f08:	16470000 	strbne	r0, [r7], -r0
    1f0c:	00010000 	andeq	r0, r1, r0
    1f10:	00000051 	andeq	r0, r0, r1, asr r0
    1f14:	00000000 	andeq	r0, r0, r0
    1f18:	00168800 	andseq	r8, r6, r0, lsl #16
    1f1c:	00174800 	andseq	r4, r7, r0, lsl #16
    1f20:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1f2c:	00001688 	andeq	r1, r0, r8, lsl #13
    1f30:	00001690 	muleq	r0, r0, r6
    1f34:	9f300002 	svcls	0x00300002
    1f38:	00001690 	muleq	r0, r0, r6
    1f3c:	00001698 	muleq	r0, r8, r6
    1f40:	98540001 	ldmdals	r4, {r0}^
    1f44:	9c000016 	stcls	0, cr0, [r0], {22}
    1f48:	03000016 	movweq	r0, #22
    1f4c:	9f7f7400 	svcls	0x007f7400
    1f50:	0000169c 	muleq	r0, ip, r6
    1f54:	00001748 	andeq	r1, r0, r8, asr #14
    1f58:	00540001 	subseq	r0, r4, r1
    1f5c:	00000000 	andeq	r0, r0, r0
    1f60:	64000000 	strvs	r0, [r0], #-0
    1f64:	40000017 	andmi	r0, r0, r7, lsl r0
    1f68:	01000018 	tsteq	r0, r8, lsl r0
    1f6c:	00005600 	andeq	r5, r0, r0, lsl #12
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	17640000 	strbne	r0, [r4, -r0]!
    1f78:	176c0000 	strbne	r0, [ip, -r0]!
    1f7c:	00020000 	andeq	r0, r2, r0
    1f80:	176c9f30 			; <UNDEFINED> instruction: 0x176c9f30
    1f84:	17740000 	ldrbne	r0, [r4, -r0]!
    1f88:	00010000 	andeq	r0, r1, r0
    1f8c:	00177454 	andseq	r7, r7, r4, asr r4
    1f90:	00177800 	andseq	r7, r7, r0, lsl #16
    1f94:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1f98:	17789f7f 			; <UNDEFINED> instruction: 0x17789f7f
    1f9c:	17bc0000 	ldrne	r0, [ip, r0]!
    1fa0:	00010000 	andeq	r0, r1, r0
    1fa4:	00000054 	andeq	r0, r0, r4, asr r0
	...
    1fb0:	00001000 	andeq	r1, r0, r0
    1fb4:	50000100 	andpl	r0, r0, r0, lsl #2
    1fb8:	00000010 	andeq	r0, r0, r0, lsl r0
    1fbc:	00000018 	andeq	r0, r0, r8, lsl r0
    1fc0:	01f30004 	mvnseq	r0, r4
    1fc4:	00009f50 	andeq	r9, r0, r0, asr pc
    1fc8:	00000000 	andeq	r0, r0, r0
    1fcc:	002c0000 	eoreq	r0, ip, r0
    1fd0:	00380000 	eorseq	r0, r8, r0
    1fd4:	00010000 	andeq	r0, r1, r0
    1fd8:	00003850 	andeq	r3, r0, r0, asr r8
    1fdc:	00004400 	andeq	r4, r0, r0, lsl #8
    1fe0:	f3000400 	vshl.u8	d0, d0, d0
    1fe4:	009f5001 	addseq	r5, pc, r1
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	44000000 	strmi	r0, [r0], #-0
    1ff0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1ff4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ff8:	005c5100 	subseq	r5, ip, r0, lsl #2
    1ffc:	00740000 	rsbseq	r0, r4, r0
    2000:	00040000 	andeq	r0, r4, r0
    2004:	9f5101f3 	svcls	0x005101f3
    2008:	00000074 	andeq	r0, r0, r4, ror r0
    200c:	00000084 	andeq	r0, r0, r4, lsl #1
    2010:	84510001 	ldrbhi	r0, [r1], #-1
    2014:	90000000 	andls	r0, r0, r0
    2018:	04000000 	streq	r0, [r0], #-0
    201c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2020:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2024:	00000000 	andeq	r0, r0, r0
    2028:	00009000 	andeq	r9, r0, r0
    202c:	0000a800 	andeq	sl, r0, r0, lsl #16
    2030:	51000100 	mrspl	r0, (UNDEF: 16)
    2034:	000000a8 	andeq	r0, r0, r8, lsr #1
    2038:	000000c0 	andeq	r0, r0, r0, asr #1
    203c:	01f30004 	mvnseq	r0, r4
    2040:	00c09f51 	sbceq	r9, r0, r1, asr pc
    2044:	00d00000 	sbcseq	r0, r0, r0
    2048:	00010000 	andeq	r0, r1, r0
    204c:	0000d051 	andeq	sp, r0, r1, asr r0
    2050:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2054:	f3000400 	vshl.u8	d0, d0, d0
    2058:	009f5101 	addseq	r5, pc, r1, lsl #2
    205c:	00000000 	andeq	r0, r0, r0
    2060:	dc000000 	stcle	0, cr0, [r0], {-0}
    2064:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    2068:	01000000 	mrseq	r0, (UNDEF: 0)
    206c:	00f45000 	rscseq	r5, r4, r0
    2070:	011c0000 	tsteq	ip, r0
    2074:	00040000 	andeq	r0, r4, r0
    2078:	9f5001f3 	svcls	0x005001f3
    207c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2080:	00000144 	andeq	r0, r0, r4, asr #2
    2084:	44500001 	ldrbmi	r0, [r0], #-1
    2088:	60000001 	andvs	r0, r0, r1
    208c:	04000001 	streq	r0, [r0], #-1
    2090:	5001f300 	andpl	pc, r1, r0, lsl #6
    2094:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000dc00 	andeq	sp, r0, r0, lsl #24
    20a0:	0000fc00 	andeq	pc, r0, r0, lsl #24
    20a4:	51000100 	mrspl	r0, (UNDEF: 16)
    20a8:	000000fc 	strdeq	r0, [r0], -ip
    20ac:	0000011c 	andeq	r0, r0, ip, lsl r1
    20b0:	01f30004 	mvnseq	r0, r4
    20b4:	011c9f51 	tsteq	ip, r1, asr pc
    20b8:	013c0000 	teqeq	ip, r0
    20bc:	00010000 	andeq	r0, r1, r0
    20c0:	00013c51 	andeq	r3, r1, r1, asr ip
    20c4:	00016000 	andeq	r6, r1, r0
    20c8:	f3000400 	vshl.u8	d0, d0, d0
    20cc:	009f5101 	addseq	r5, pc, r1, lsl #2
    20d0:	00000000 	andeq	r0, r0, r0
    20d4:	dc000000 	stcle	0, cr0, [r0], {-0}
    20d8:	10000000 	andne	r0, r0, r0
    20dc:	01000001 	tsteq	r0, r1
    20e0:	01105200 	tsteq	r0, r0, lsl #4
    20e4:	011c0000 	tsteq	ip, r0
    20e8:	00040000 	andeq	r0, r4, r0
    20ec:	9f5201f3 	svcls	0x005201f3
    20f0:	0000011c 	andeq	r0, r0, ip, lsl r1
    20f4:	00000154 	andeq	r0, r0, r4, asr r1
    20f8:	54520001 	ldrbpl	r0, [r2], #-1
    20fc:	60000001 	andvs	r0, r0, r1
    2100:	04000001 	streq	r0, [r0], #-1
    2104:	5201f300 	andpl	pc, r1, #0, 6
    2108:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    210c:	00000000 	andeq	r0, r0, r0
    2110:	00016000 	andeq	r6, r1, r0
    2114:	00017800 	andeq	r7, r1, r0, lsl #16
    2118:	50000100 	andpl	r0, r0, r0, lsl #2
    211c:	00000178 	andeq	r0, r0, r8, ror r1
    2120:	000001a4 	andeq	r0, r0, r4, lsr #3
    2124:	01f30004 	mvnseq	r0, r4
    2128:	01a49f50 			; <UNDEFINED> instruction: 0x01a49f50
    212c:	01d00000 	bicseq	r0, r0, r0
    2130:	00010000 	andeq	r0, r1, r0
    2134:	0001d050 	andeq	sp, r1, r0, asr r0
    2138:	0001ec00 	andeq	lr, r1, r0, lsl #24
    213c:	f3000400 	vshl.u8	d0, d0, d0
    2140:	009f5001 	addseq	r5, pc, r1
    2144:	00000000 	andeq	r0, r0, r0
    2148:	60000000 	andvs	r0, r0, r0
    214c:	80000001 	andhi	r0, r0, r1
    2150:	01000001 	tsteq	r0, r1
    2154:	01805100 	orreq	r5, r0, r0, lsl #2
    2158:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    215c:	00040000 	andeq	r0, r4, r0
    2160:	9f5101f3 	svcls	0x005101f3
    2164:	000001a4 	andeq	r0, r0, r4, lsr #3
    2168:	000001c4 	andeq	r0, r0, r4, asr #3
    216c:	c4510001 	ldrbgt	r0, [r1], #-1
    2170:	ec000001 	stc	0, cr0, [r0], {1}
    2174:	04000001 	streq	r0, [r0], #-1
    2178:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    217c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2180:	00000000 	andeq	r0, r0, r0
    2184:	00016000 	andeq	r6, r1, r0
    2188:	00018c00 	andeq	r8, r1, r0, lsl #24
    218c:	52000100 	andpl	r0, r0, #0, 2
    2190:	0000018c 	andeq	r0, r0, ip, lsl #3
    2194:	000001a4 	andeq	r0, r0, r4, lsr #3
    2198:	01f30004 	mvnseq	r0, r4
    219c:	01a49f52 			; <UNDEFINED> instruction: 0x01a49f52
    21a0:	01c80000 	biceq	r0, r8, r0
    21a4:	00010000 	andeq	r0, r1, r0
    21a8:	0001c852 	andeq	ip, r1, r2, asr r8
    21ac:	0001ec00 	andeq	lr, r1, r0, lsl #24
    21b0:	f3000400 	vshl.u8	d0, d0, d0
    21b4:	009f5201 	addseq	r5, pc, r1, lsl #4
    21b8:	00000000 	andeq	r0, r0, r0
    21bc:	ec000000 	stc	0, cr0, [r0], {-0}
    21c0:	04000001 	streq	r0, [r0], #-1
    21c4:	01000002 	tsteq	r0, r2
    21c8:	02045000 	andeq	r5, r4, #0
    21cc:	02180000 	andseq	r0, r8, #0
    21d0:	00040000 	andeq	r0, r4, r0
    21d4:	9f5001f3 	svcls	0x005001f3
    21d8:	00000218 	andeq	r0, r0, r8, lsl r2
    21dc:	00000234 	andeq	r0, r0, r4, lsr r2
    21e0:	00500001 	subseq	r0, r0, r1
    21e4:	00000000 	andeq	r0, r0, r0
    21e8:	ec000000 	stc	0, cr0, [r0], {-0}
    21ec:	0c000001 	stceq	0, cr0, [r0], {1}
    21f0:	01000002 	tsteq	r0, r2
    21f4:	020c5100 	andeq	r5, ip, #0, 2
    21f8:	02180000 	andseq	r0, r8, #0
    21fc:	00040000 	andeq	r0, r4, r0
    2200:	9f5101f3 	svcls	0x005101f3
    2204:	00000218 	andeq	r0, r0, r8, lsl r2
    2208:	00000228 	andeq	r0, r0, r8, lsr #4
    220c:	28510001 	ldmdacs	r1, {r0}^
    2210:	34000002 	strcc	r0, [r0], #-2
    2214:	04000002 	streq	r0, [r0], #-2
    2218:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    221c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2220:	00000000 	andeq	r0, r0, r0
    2224:	00023400 	andeq	r3, r2, r0, lsl #8
    2228:	00024000 	andeq	r4, r2, r0
    222c:	50000100 	andpl	r0, r0, r0, lsl #2
    2230:	00000240 	andeq	r0, r0, r0, asr #4
    2234:	00000250 	andeq	r0, r0, r0, asr r2
    2238:	01f30004 	mvnseq	r0, r4
    223c:	00009f50 	andeq	r9, r0, r0, asr pc
    2240:	00000000 	andeq	r0, r0, r0
    2244:	02500000 	subseq	r0, r0, #0
    2248:	025c0000 	subseq	r0, ip, #0
    224c:	00010000 	andeq	r0, r1, r0
    2250:	00025c50 	andeq	r5, r2, r0, asr ip
    2254:	00026800 	andeq	r6, r2, r0, lsl #16
    2258:	f3000400 	vshl.u8	d0, d0, d0
    225c:	009f5001 	addseq	r5, pc, r1
    2260:	00000000 	andeq	r0, r0, r0
    2264:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2268:	78000002 	stmdavc	r0, {r1}
    226c:	01000002 	tsteq	r0, r2
    2270:	02785000 	rsbseq	r5, r8, #0
    2274:	02800000 	addeq	r0, r0, #0
    2278:	00040000 	andeq	r0, r4, r0
    227c:	9f5001f3 	svcls	0x005001f3
	...
    2288:	00000268 	andeq	r0, r0, r8, ror #4
    228c:	0000026c 	andeq	r0, r0, ip, ror #4
    2290:	6c520001 	mrrcvs	0, 0, r0, r2, cr1
    2294:	80000002 	andhi	r0, r0, r2
    2298:	04000002 	streq	r0, [r0], #-2
    229c:	5201f300 	andpl	pc, r1, #0, 6
    22a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22ac:	00002800 	andeq	r2, r0, r0, lsl #16
    22b0:	50000100 	andpl	r0, r0, r0, lsl #2
    22b4:	00000028 	andeq	r0, r0, r8, lsr #32
    22b8:	000007c4 	andeq	r0, r0, r4, asr #15
    22bc:	01f30004 	mvnseq	r0, r4
    22c0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    22cc:	00080000 	andeq	r0, r8, r0
    22d0:	00010000 	andeq	r0, r1, r0
    22d4:	00000851 	andeq	r0, r0, r1, asr r8
    22d8:	0007c400 	andeq	ip, r7, r0, lsl #8
    22dc:	f3000400 	vshl.u8	d0, d0, d0
    22e0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    22ec:	30000000 	andcc	r0, r0, r0
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	00305200 	eorseq	r5, r0, r0, lsl #4
    22f8:	07c40000 	strbeq	r0, [r4, r0]
    22fc:	00040000 	andeq	r0, r4, r0
    2300:	9f5201f3 	svcls	0x005201f3
	...
    2310:	00000014 	andeq	r0, r0, r4, lsl r0
    2314:	14530001 	ldrbne	r0, [r3], #-1
    2318:	c4000000 	strgt	r0, [r0], #-0
    231c:	04000007 	streq	r0, [r0], #-7
    2320:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2324:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2330:	00000400 	andeq	r0, r0, r0, lsl #8
    2334:	91000200 	mrsls	r0, R8_usr
    2338:	00000400 	andeq	r0, r0, r0, lsl #8
    233c:	00003f00 	andeq	r3, r0, r0, lsl #30
    2340:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    2344:	00003f00 	andeq	r3, r0, r0, lsl #30
    2348:	0007c400 	andeq	ip, r7, r0, lsl #8
    234c:	91000200 	mrsls	r0, R8_usr
	...
    2358:	00004000 	andeq	r4, r0, r0
    235c:	00008800 	andeq	r8, r0, r0, lsl #16
    2360:	30000200 	andcc	r0, r0, r0, lsl #4
    2364:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2368:	0004fc00 	andeq	pc, r4, r0, lsl #24
    236c:	91000300 	mrsls	r0, LR_irq
    2370:	04fc7d8c 	ldrbteq	r7, [ip], #3468	; 0xd8c
    2374:	05040000 	streq	r0, [r4, #-0]
    2378:	00010000 	andeq	r0, r1, r0
    237c:	0005045c 	andeq	r0, r5, ip, asr r4
    2380:	0006fc00 	andeq	pc, r6, r0, lsl #24
    2384:	91000300 	mrsls	r0, LR_irq
    2388:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    238c:	07000000 	streq	r0, [r0, -r0]
    2390:	00010000 	andeq	r0, r1, r0
    2394:	00070054 	andeq	r0, r7, r4, asr r0
    2398:	0007c400 	andeq	ip, r7, r0, lsl #8
    239c:	91000300 	mrsls	r0, LR_irq
    23a0:	00007d8c 	andeq	r7, r0, ip, lsl #27
    23a4:	00000000 	andeq	r0, r0, r0
    23a8:	00400000 	subeq	r0, r0, r0
    23ac:	005c0000 	subseq	r0, ip, r0
    23b0:	00010000 	andeq	r0, r1, r0
    23b4:	00005c54 	andeq	r5, r0, r4, asr ip
    23b8:	00008800 	andeq	r8, r0, r0, lsl #16
    23bc:	91000300 	mrsls	r0, LR_irq
    23c0:	00887d9c 	umulleq	r7, r8, ip, sp
    23c4:	00a00000 	adceq	r0, r0, r0
    23c8:	00010000 	andeq	r0, r1, r0
    23cc:	0000a051 	andeq	sl, r0, r1, asr r0
    23d0:	0000b800 	andeq	fp, r0, r0, lsl #16
    23d4:	58000100 	stmdapl	r0, {r8}
    23d8:	000000b8 	strheq	r0, [r0], -r8
    23dc:	000000c4 	andeq	r0, r0, r4, asr #1
    23e0:	c4510001 	ldrbgt	r0, [r1], #-1
    23e4:	fc000000 	stc2	0, cr0, [r0], {-0}
    23e8:	03000004 	movweq	r0, #4
    23ec:	7ce09100 	stfvcp	f1, [r0]
    23f0:	000004fc 	strdeq	r0, [r0], -ip
    23f4:	0000050c 	andeq	r0, r0, ip, lsl #10
    23f8:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    23fc:	34000005 	strcc	r0, [r0], #-5
    2400:	01000005 	tsteq	r0, r5
    2404:	05345800 	ldreq	r5, [r4, #-2048]!	; 0xfffff800
    2408:	07000000 	streq	r0, [r0, -r0]
    240c:	00030000 	andeq	r0, r3, r0
    2410:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    2414:	c4000007 	strgt	r0, [r0], #-7
    2418:	03000007 	movweq	r0, #7
    241c:	7ce09100 	stfvcp	f1, [r0]
	...
    2428:	000000a0 	andeq	r0, r0, r0, lsr #1
    242c:	000000a4 	andeq	r0, r0, r4, lsr #1
    2430:	a4550001 	ldrbge	r0, [r5], #-1
    2434:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2438:	05000000 	streq	r0, [r0, #-0]
    243c:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    2440:	00b89f24 	adcseq	r9, r8, r4, lsr #30
    2444:	00cc0000 	sbceq	r0, ip, r0
    2448:	00080000 	andeq	r0, r8, r0
    244c:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    2450:	9f210072 	svcls	0x00210072
    2454:	000000cc 	andeq	r0, r0, ip, asr #1
    2458:	000000d8 	ldrdeq	r0, [r0], -r8
    245c:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    2460:	2c000005 	stccs	0, cr0, [r0], {5}
    2464:	01000005 	tsteq	r0, r5
    2468:	00005500 	andeq	r5, r0, r0, lsl #10
    246c:	00000000 	andeq	r0, r0, r0
    2470:	00b80000 	adcseq	r0, r8, r0
    2474:	05040000 	streq	r0, [r4, #-0]
    2478:	00020000 	andeq	r0, r2, r0
    247c:	07009f30 	smladxeq	r0, r0, pc, r9	; <UNPREDICTABLE>
    2480:	07c40000 	strbeq	r0, [r4, r0]
    2484:	00020000 	andeq	r0, r2, r0
    2488:	00009f30 	andeq	r9, r0, r0, lsr pc
    248c:	00000000 	andeq	r0, r0, r0
    2490:	00b80000 	adcseq	r0, r8, r0
    2494:	05040000 	streq	r0, [r4, #-0]
    2498:	00040000 	andeq	r0, r4, r0
    249c:	9fffff0a 	svcls	0x00ffff0a
    24a0:	00000700 	andeq	r0, r0, r0, lsl #14
    24a4:	000007c4 	andeq	r0, r0, r4, asr #15
    24a8:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    24ac:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	00b80000 	adcseq	r0, r8, r0
    24b8:	05040000 	streq	r0, [r4, #-0]
    24bc:	00020000 	andeq	r0, r2, r0
    24c0:	07009f33 	smladxeq	r0, r3, pc, r9	; <UNPREDICTABLE>
    24c4:	07c40000 	strbeq	r0, [r4, r0]
    24c8:	00020000 	andeq	r0, r2, r0
    24cc:	00009f33 	andeq	r9, r0, r3, lsr pc
    24d0:	00000000 	andeq	r0, r0, r0
    24d4:	00b80000 	adcseq	r0, r8, r0
    24d8:	00cc0000 	sbceq	r0, ip, r0
    24dc:	00080000 	andeq	r0, r8, r0
    24e0:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    24e4:	9f210072 	svcls	0x00210072
    24e8:	000000cc 	andeq	r0, r0, ip, asr #1
    24ec:	000000d8 	ldrdeq	r0, [r0], -r8
    24f0:	f8520001 			; <UNDEFINED> instruction: 0xf8520001
    24f4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    24f8:	01000001 	tsteq	r0, r1
    24fc:	00005300 	andeq	r5, r0, r0, lsl #6
    2500:	00000000 	andeq	r0, r0, r0
    2504:	00b80000 	adcseq	r0, r8, r0
    2508:	04fc0000 	ldrbteq	r0, [ip], #0
    250c:	00030000 	andeq	r0, r3, r0
    2510:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    2514:	c4000007 	strgt	r0, [r0], #-7
    2518:	03000007 	movweq	r0, #7
    251c:	7d8c9100 	stfvcd	f1, [ip]
	...
    2528:	000000e8 	andeq	r0, r0, r8, ror #1
    252c:	000000ec 	andeq	r0, r0, ip, ror #1
    2530:	00720010 	rsbseq	r0, r2, r0, lsl r0
    2534:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    2538:	224000e5 	subcs	r0, r0, #229	; 0xe5
    253c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2540:	011c9f1a 	tsteq	ip, sl, lsl pc
    2544:	01780000 	cmneq	r8, r0
    2548:	00010000 	andeq	r0, r1, r0
    254c:	00070053 	andeq	r0, r7, r3, asr r0
    2550:	00077000 	andeq	r7, r7, r0
    2554:	53000100 	movwpl	r0, #256	; 0x100
	...
    2560:	000000e8 	andeq	r0, r0, r8, ror #1
    2564:	000000ec 	andeq	r0, r0, ip, ror #1
    2568:	00720010 	rsbseq	r0, r2, r0, lsl r0
    256c:	c9032431 	stmdbgt	r3, {r0, r4, r5, sl, sp}
    2570:	224000e5 	subcs	r0, r0, #229	; 0xe5
    2574:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2578:	011c9f1a 	tsteq	ip, sl, lsl pc
    257c:	01480000 	mrseq	r0, (UNDEF: 72)
    2580:	00010000 	andeq	r0, r1, r0
    2584:	00070052 	andeq	r0, r7, r2, asr r0
    2588:	00071c00 	andeq	r1, r7, r0, lsl #24
    258c:	52000100 	andpl	r0, r0, #0, 2
	...
    2598:	0000011c 	andeq	r0, r0, ip, lsl r1
    259c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    25a0:	00760006 	rsbseq	r0, r6, r6
    25a4:	9f1aff08 	svcls	0x001aff08
    25a8:	00000700 	andeq	r0, r0, r0, lsl #14
    25ac:	00000728 	andeq	r0, r0, r8, lsr #14
    25b0:	00760006 	rsbseq	r0, r6, r6
    25b4:	9f1aff08 	svcls	0x001aff08
	...
    25c0:	00000128 	andeq	r0, r0, r8, lsr #2
    25c4:	00000140 	andeq	r0, r0, r0, asr #2
    25c8:	00720017 	rsbseq	r0, r2, r7, lsl r0
    25cc:	01583003 	cmpeq	r8, r3
    25d0:	01942240 	orrseq	r2, r4, r0, asr #4
    25d4:	0a1aff08 	beq	6c21fc <IRQ_STACK_SIZE+0x6ba1fc>
    25d8:	731e0280 	tstvc	lr, #128, 4
    25dc:	22243500 	eorcs	r3, r4, #0, 10
    25e0:	0001409f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    25e4:	00014800 	andeq	r4, r1, r0, lsl #16
    25e8:	72000800 	andvc	r0, r0, #0, 16
    25ec:	70243500 	eorvc	r3, r4, r0, lsl #10
    25f0:	009f2200 	addseq	r2, pc, r0, lsl #4
    25f4:	14000007 	strne	r0, [r0], #-7
    25f8:	17000007 	strne	r0, [r0, -r7]
    25fc:	03007200 	movweq	r7, #512	; 0x200
    2600:	40015848 	andmi	r5, r1, r8, asr #16
    2604:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2608:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    260c:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    2610:	9f222435 	svcls	0x00222435
    2614:	00000714 	andeq	r0, r0, r4, lsl r7
    2618:	0000071c 	andeq	r0, r0, ip, lsl r7
    261c:	00720008 	rsbseq	r0, r2, r8
    2620:	00742435 	rsbseq	r2, r4, r5, lsr r4
    2624:	00009f22 	andeq	r9, r0, r2, lsr #30
    2628:	00000000 	andeq	r0, r0, r0
    262c:	01280000 	teqeq	r8, r0
    2630:	01400000 	mrseq	r0, (UNDEF: 64)
    2634:	00020000 	andeq	r0, r2, r0
    2638:	07009f30 	smladxeq	r0, r0, pc, r9	; <UNPREDICTABLE>
    263c:	07140000 	ldreq	r0, [r4, -r0]
    2640:	00020000 	andeq	r0, r2, r0
    2644:	00009f30 	andeq	r9, r0, r0, lsr pc
    2648:	00000000 	andeq	r0, r0, r0
    264c:	02040000 	andeq	r0, r4, #0
    2650:	02480000 	subeq	r0, r8, #0
    2654:	00020000 	andeq	r0, r2, r0
    2658:	02489f30 	subeq	r9, r8, #48, 30	; 0xc0
    265c:	02600000 	rsbeq	r0, r0, #0
    2660:	000b0000 	andeq	r0, fp, r0
    2664:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    2668:	1c7c9101 	ldfnep	f1, [ip], #-4
    266c:	c09f5523 	addsgt	r5, pc, r3, lsr #10
    2670:	04000004 	streq	r0, [r0], #-4
    2674:	0b000005 	bleq	2690 <ABORT_STACK_SIZE+0x2290>
    2678:	7d909100 	ldfvcd	f1, [r0]
    267c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    2680:	9f55231c 	svcls	0x0055231c
	...
    268c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    2690:	00000204 	andeq	r0, r0, r4, lsl #4
    2694:	9f300002 	svcls	0x00300002
	...
    26a0:	00000278 	andeq	r0, r0, r8, ror r2
    26a4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    26a8:	9f300002 	svcls	0x00300002
    26ac:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    26b0:	000002cc 	andeq	r0, r0, ip, asr #5
    26b4:	9f310002 	svcls	0x00310002
    26b8:	000002cc 	andeq	r0, r0, ip, asr #5
    26bc:	000002ec 	andeq	r0, r0, ip, ror #5
    26c0:	9f320002 	svcls	0x00320002
    26c4:	000002ec 	andeq	r0, r0, ip, ror #5
    26c8:	0000030c 	andeq	r0, r0, ip, lsl #6
    26cc:	9f300002 	svcls	0x00300002
    26d0:	0000030c 	andeq	r0, r0, ip, lsl #6
    26d4:	00000328 	andeq	r0, r0, r8, lsr #6
    26d8:	9f310002 	svcls	0x00310002
    26dc:	00000328 	andeq	r0, r0, r8, lsr #6
    26e0:	00000348 	andeq	r0, r0, r8, asr #6
    26e4:	9f320002 	svcls	0x00320002
    26e8:	00000348 	andeq	r0, r0, r8, asr #6
    26ec:	00000370 	andeq	r0, r0, r0, ror r3
    26f0:	9f300002 	svcls	0x00300002
    26f4:	00000370 	andeq	r0, r0, r0, ror r3
    26f8:	00000390 	muleq	r0, r0, r3
    26fc:	9f310002 	svcls	0x00310002
    2700:	00000390 	muleq	r0, r0, r3
    2704:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    2708:	9f320002 	svcls	0x00320002
    270c:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    2710:	000003d4 	ldrdeq	r0, [r0], -r4
    2714:	9f300002 	svcls	0x00300002
    2718:	000003d4 	ldrdeq	r0, [r0], -r4
    271c:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2720:	9f310002 	svcls	0x00310002
    2724:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2728:	0000040c 	andeq	r0, r0, ip, lsl #8
    272c:	9f320002 	svcls	0x00320002
    2730:	0000040c 	andeq	r0, r0, ip, lsl #8
    2734:	00000428 	andeq	r0, r0, r8, lsr #8
    2738:	9f300002 	svcls	0x00300002
    273c:	00000428 	andeq	r0, r0, r8, lsr #8
    2740:	00000444 	andeq	r0, r0, r4, asr #8
    2744:	9f310002 	svcls	0x00310002
    2748:	00000444 	andeq	r0, r0, r4, asr #8
    274c:	00000460 	andeq	r0, r0, r0, ror #8
    2750:	9f320002 	svcls	0x00320002
    2754:	00000460 	andeq	r0, r0, r0, ror #8
    2758:	00000480 	andeq	r0, r0, r0, lsl #9
    275c:	9f300002 	svcls	0x00300002
    2760:	00000480 	andeq	r0, r0, r0, lsl #9
    2764:	000004a0 	andeq	r0, r0, r0, lsr #9
    2768:	9f310002 	svcls	0x00310002
    276c:	000004a0 	andeq	r0, r0, r0, lsr #9
    2770:	000004c0 	andeq	r0, r0, r0, asr #9
    2774:	9f320002 	svcls	0x00320002
    2778:	000004c0 	andeq	r0, r0, r0, asr #9
    277c:	00000504 	andeq	r0, r0, r4, lsl #10
    2780:	9f330002 	svcls	0x00330002
	...
    278c:	00000278 	andeq	r0, r0, r8, ror r2
    2790:	000002ec 	andeq	r0, r0, ip, ror #5
    2794:	9f300002 	svcls	0x00300002
    2798:	000002ec 	andeq	r0, r0, ip, ror #5
    279c:	00000348 	andeq	r0, r0, r8, asr #6
    27a0:	9f310002 	svcls	0x00310002
    27a4:	00000348 	andeq	r0, r0, r8, asr #6
    27a8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    27ac:	9f320002 	svcls	0x00320002
    27b0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    27b4:	0000040c 	andeq	r0, r0, ip, lsl #8
    27b8:	9f300002 	svcls	0x00300002
    27bc:	0000040c 	andeq	r0, r0, ip, lsl #8
    27c0:	00000460 	andeq	r0, r0, r0, ror #8
    27c4:	9f310002 	svcls	0x00310002
    27c8:	00000460 	andeq	r0, r0, r0, ror #8
    27cc:	000004c0 	andeq	r0, r0, r0, asr #9
    27d0:	9f320002 	svcls	0x00320002
    27d4:	000004c0 	andeq	r0, r0, r0, asr #9
    27d8:	00000504 	andeq	r0, r0, r4, lsl #10
    27dc:	9f330002 	svcls	0x00330002
	...
    27e8:	00000278 	andeq	r0, r0, r8, ror r2
    27ec:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    27f0:	bc520001 	mrrclt	0, 0, r0, r2, cr1
    27f4:	04000003 	streq	r0, [r0], #-3
    27f8:	12000005 	andne	r0, r0, #5
    27fc:	7d909100 	ldfvcd	f1, [r0]
    2800:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    2804:	88911aff 	ldmhi	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    2808:	301a067d 	andscc	r0, sl, sp, ror r6
    280c:	009f1f2e 	addseq	r1, pc, lr, lsr #30
    2810:	00000000 	andeq	r0, r0, r0
    2814:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2818:	ec000002 	stc	0, cr0, [r0], {2}
    281c:	01000002 	tsteq	r0, r2
    2820:	02ec5900 	rsceq	r5, ip, #0, 18
    2824:	03480000 	movteq	r0, #32768	; 0x8000
    2828:	00030000 	andeq	r0, r3, r0
    282c:	489f0179 	ldmmi	pc, {r0, r3, r4, r5, r6, r8}	; <UNPREDICTABLE>
    2830:	cc000003 	stcgt	0, cr0, [r0], {3}
    2834:	03000004 	movweq	r0, #4
    2838:	9f027900 	svcls	0x00027900
    283c:	000004cc 	andeq	r0, r0, ip, asr #9
    2840:	00000504 	andeq	r0, r0, r4, lsl #10
    2844:	7f790003 	svcvc	0x00790003
    2848:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    284c:	00000000 	andeq	r0, r0, r0
    2850:	00027800 	andeq	r7, r2, r0, lsl #16
    2854:	0002b000 	andeq	fp, r2, r0
    2858:	76000300 	strvc	r0, [r0], -r0, lsl #6
    285c:	02b09f68 	adcseq	r9, r0, #104, 30	; 0x1a0
    2860:	02cc0000 	sbceq	r0, ip, #0
    2864:	00030000 	andeq	r0, r3, r0
    2868:	cc9f6976 	ldcgt	9, cr6, [pc], {118}	; 0x76
    286c:	ec000002 	stc	0, cr0, [r0], {2}
    2870:	03000002 	movweq	r0, #2
    2874:	9f6a7600 	svcls	0x006a7600
    2878:	000002ec 	andeq	r0, r0, ip, ror #5
    287c:	0000030c 	andeq	r0, r0, ip, lsl #6
    2880:	68760003 	ldmdavs	r6!, {r0, r1}^
    2884:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    2888:	00032800 	andeq	r2, r3, r0, lsl #16
    288c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2890:	03289f69 	teqeq	r8, #420	; 0x1a4
    2894:	03480000 	movteq	r0, #32768	; 0x8000
    2898:	00030000 	andeq	r0, r3, r0
    289c:	489f6a76 	ldmmi	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    28a0:	70000003 	andvc	r0, r0, r3
    28a4:	03000003 	movweq	r0, #3
    28a8:	9f687600 	svcls	0x00687600
    28ac:	00000370 	andeq	r0, r0, r0, ror r3
    28b0:	00000390 	muleq	r0, r0, r3
    28b4:	69760003 	ldmdbvs	r6!, {r0, r1}^
    28b8:	0003909f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    28bc:	00047800 	andeq	r7, r4, r0, lsl #16
    28c0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    28c4:	04789f6a 	ldrbteq	r9, [r8], #-3946	; 0xfffff096
    28c8:	05040000 	streq	r0, [r4, #-0]
    28cc:	00030000 	andeq	r0, r3, r0
    28d0:	009f6776 	addseq	r6, pc, r6, ror r7	; <UNPREDICTABLE>
    28d4:	00000000 	andeq	r0, r0, r0
    28d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    28dc:	04000003 	streq	r0, [r0], #-3
    28e0:	01000005 	tsteq	r0, r5
    28e4:	00005300 	andeq	r5, r0, r0, lsl #6
    28e8:	00000000 	andeq	r0, r0, r0
    28ec:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    28f0:	040c0000 	streq	r0, [ip], #-0
    28f4:	00010000 	andeq	r0, r1, r0
    28f8:	00040c59 	andeq	r0, r4, r9, asr ip
    28fc:	00046000 	andeq	r6, r4, r0
    2900:	79000300 	stmdbvc	r0, {r8, r9}
    2904:	04609f01 	strbteq	r9, [r0], #-3841	; 0xfffff0ff
    2908:	04cc0000 	strbeq	r0, [ip], #0
    290c:	00030000 	andeq	r0, r3, r0
    2910:	cc9f0279 	lfmgt	f0, 4, [pc], {121}	; 0x79
    2914:	04000004 	streq	r0, [r0], #-4
    2918:	03000005 	movweq	r0, #5
    291c:	9f7f7900 	svcls	0x007f7900
	...
    2928:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    292c:	000003d4 	ldrdeq	r0, [r0], -r4
    2930:	d4560001 	ldrble	r0, [r6], #-1
    2934:	f0000003 			; <UNDEFINED> instruction: 0xf0000003
    2938:	03000003 	movweq	r0, #3
    293c:	9f017600 	svcls	0x00017600
    2940:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2944:	0000040c 	andeq	r0, r0, ip, lsl #8
    2948:	02760003 	rsbseq	r0, r6, #3
    294c:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    2950:	00042800 	andeq	r2, r4, r0, lsl #16
    2954:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2958:	00000428 	andeq	r0, r0, r8, lsr #8
    295c:	00000444 	andeq	r0, r0, r4, asr #8
    2960:	01760003 	cmneq	r6, r3
    2964:	0004449f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    2968:	00046000 	andeq	r6, r4, r0
    296c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2970:	04609f02 	strbteq	r9, [r0], #-3842	; 0xfffff0fe
    2974:	04780000 	ldrbteq	r0, [r8], #-0
    2978:	00010000 	andeq	r0, r1, r0
    297c:	00047856 	andeq	r7, r4, r6, asr r8
    2980:	00048000 	andeq	r8, r4, r0
    2984:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2988:	00009f7d 	andeq	r9, r0, sp, ror pc
    298c:	00000000 	andeq	r0, r0, r0
    2990:	050c0000 	streq	r0, [ip, #-0]
    2994:	07000000 	streq	r0, [r0, -r0]
    2998:	00020000 	andeq	r0, r2, r0
    299c:	00009f30 	andeq	r9, r0, r0, lsr pc
    29a0:	00000000 	andeq	r0, r0, r0
    29a4:	050c0000 	streq	r0, [ip, #-0]
    29a8:	07000000 	streq	r0, [r0, -r0]
    29ac:	00040000 	andeq	r0, r4, r0
    29b0:	9fffff0a 	svcls	0x00ffff0a
	...
    29bc:	0000050c 	andeq	r0, r0, ip, lsl #10
    29c0:	00000700 	andeq	r0, r0, r0, lsl #14
    29c4:	9f330002 	svcls	0x00330002
	...
    29d0:	0000050c 	andeq	r0, r0, ip, lsl #10
    29d4:	0000052c 	andeq	r0, r0, ip, lsr #10
    29d8:	00550001 	subseq	r0, r5, r1
    29dc:	00000000 	andeq	r0, r0, r0
    29e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    29e4:	fc000005 	stc2	0, cr0, [r0], {5}
    29e8:	03000006 	movweq	r0, #6
    29ec:	7d8c9100 	stfvcd	f1, [ip]
    29f0:	000006fc 	strdeq	r0, [r0], -ip
    29f4:	00000700 	andeq	r0, r0, r0, lsl #14
    29f8:	e8910007 	ldm	r1, {r0, r1, r2}
    29fc:	1c31067c 	ldcne	6, cr0, [r1], #-496	; 0xfffffe10
    2a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a04:	00000000 	andeq	r0, r0, r0
    2a08:	00053c00 	andeq	r3, r5, r0, lsl #24
    2a0c:	00070000 	andeq	r0, r7, r0
    2a10:	30000200 	andcc	r0, r0, r0, lsl #4
    2a14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a18:	00000000 	andeq	r0, r0, r0
    2a1c:	00058400 	andeq	r8, r5, r0, lsl #8
    2a20:	0005ac00 	andeq	sl, r5, r0, lsl #24
    2a24:	91000b00 	tstls	r0, r0, lsl #22
    2a28:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    2a2c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2a30:	06d89f4b 	ldrbeq	r9, [r8], fp, asr #30
    2a34:	07000000 	streq	r0, [r0, -r0]
    2a38:	000b0000 	andeq	r0, fp, r0
    2a3c:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    2a40:	1c7c9101 	ldfnep	f1, [ip], #-4
    2a44:	009f4b23 	addseq	r4, pc, r3, lsr #22
    2a48:	00000000 	andeq	r0, r0, r0
    2a4c:	84000000 	strhi	r0, [r0], #-0
    2a50:	b0000005 	andlt	r0, r0, r5
    2a54:	02000005 	andeq	r0, r0, #5
    2a58:	b09f3000 	addslt	r3, pc, r0
    2a5c:	b8000005 	stmdalt	r0, {r0, r2}
    2a60:	08000005 	stmdaeq	r0, {r0, r2}
    2a64:	91007600 	tstls	r0, r0, lsl #12
    2a68:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2a6c:	0005b89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    2a70:	0006d400 	andeq	sp, r6, r0, lsl #8
    2a74:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2a78:	1c7c9100 	ldfnep	f1, [ip], #-0
    2a7c:	d49f5423 	ldrle	r5, [pc], #1059	; 2a84 <ABORT_STACK_SIZE+0x2684>
    2a80:	00000006 	andeq	r0, r0, r6
    2a84:	08000007 	stmdaeq	r0, {r0, r1, r2}
    2a88:	91007600 	tstls	r0, r0, lsl #12
    2a8c:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2a90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a94:	00000000 	andeq	r0, r0, r0
    2a98:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2a9c:	00062000 	andeq	r2, r6, r0
    2aa0:	30000200 	andcc	r0, r0, r0, lsl #4
    2aa4:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    2aa8:	00067400 	andeq	r7, r6, r0, lsl #8
    2aac:	31000200 	mrscc	r0, R8_usr
    2ab0:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2ab4:	0006d400 	andeq	sp, r6, r0, lsl #8
    2ab8:	32000200 	andcc	r0, r0, #0, 4
    2abc:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2ac0:	00070000 	andeq	r0, r7, r0
    2ac4:	33000200 	movwcc	r0, #512	; 0x200
    2ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2acc:	00000000 	andeq	r0, r0, r0
    2ad0:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2ad4:	0005e800 	andeq	lr, r5, r0, lsl #16
    2ad8:	30000200 	andcc	r0, r0, r0, lsl #4
    2adc:	0005e89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    2ae0:	00060400 	andeq	r0, r6, r0, lsl #8
    2ae4:	31000200 	mrscc	r0, R8_usr
    2ae8:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2aec:	00062000 	andeq	r2, r6, r0
    2af0:	32000200 	andcc	r0, r0, #0, 4
    2af4:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    2af8:	00063c00 	andeq	r3, r6, r0, lsl #24
    2afc:	30000200 	andcc	r0, r0, r0, lsl #4
    2b00:	00063c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    2b04:	00065800 	andeq	r5, r6, r0, lsl #16
    2b08:	31000200 	mrscc	r0, R8_usr
    2b0c:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    2b10:	00067400 	andeq	r7, r6, r0, lsl #8
    2b14:	32000200 	andcc	r0, r0, #0, 4
    2b18:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b1c:	00069400 	andeq	r9, r6, r0, lsl #8
    2b20:	30000200 	andcc	r0, r0, r0, lsl #4
    2b24:	0006949f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b28:	0006b400 	andeq	fp, r6, r0, lsl #8
    2b2c:	31000200 	mrscc	r0, R8_usr
    2b30:	0006b49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b34:	0006d400 	andeq	sp, r6, r0, lsl #8
    2b38:	32000200 	andcc	r0, r0, #0, 4
    2b3c:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b40:	00070000 	andeq	r0, r7, r0
    2b44:	33000200 	movwcc	r0, #512	; 0x200
    2b48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2b54:	00070000 	andeq	r0, r7, r0
    2b58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b64:	000005dc 	ldrdeq	r0, [r0], -ip
    2b68:	00000620 	andeq	r0, r0, r0, lsr #12
    2b6c:	7f7c0003 	svcvc	0x007c0003
    2b70:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    2b74:	00067400 	andeq	r7, r6, r0, lsl #8
    2b78:	5c000100 	stfpls	f0, [r0], {-0}
    2b7c:	00000674 	andeq	r0, r0, r4, ror r6
    2b80:	000006e0 	andeq	r0, r0, r0, ror #13
    2b84:	017c0003 	cmneq	ip, r3
    2b88:	0006e09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    2b8c:	0006e400 	andeq	lr, r6, r0, lsl #8
    2b90:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    2b94:	06e49f02 	strbteq	r9, [r4], r2, lsl #30
    2b98:	07000000 	streq	r0, [r0, -r0]
    2b9c:	00030000 	andeq	r0, r3, r0
    2ba0:	009f7e7c 	addseq	r7, pc, ip, ror lr	; <UNPREDICTABLE>
    2ba4:	00000000 	andeq	r0, r0, r0
    2ba8:	dc000000 	stcle	0, cr0, [r0], {-0}
    2bac:	e8000005 	stmda	r0, {r0, r2}
    2bb0:	01000005 	tsteq	r0, r5
    2bb4:	05e85000 	strbeq	r5, [r8, #0]!
    2bb8:	06040000 	streq	r0, [r4], -r0
    2bbc:	00030000 	andeq	r0, r3, r0
    2bc0:	049f0170 	ldreq	r0, [pc], #368	; 2bc8 <ABORT_STACK_SIZE+0x27c8>
    2bc4:	20000006 	andcs	r0, r0, r6
    2bc8:	03000006 	movweq	r0, #6
    2bcc:	9f027000 	svcls	0x00027000
    2bd0:	00000620 	andeq	r0, r0, r0, lsr #12
    2bd4:	0000063c 	andeq	r0, r0, ip, lsr r6
    2bd8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2bdc:	58000006 	stmdapl	r0, {r1, r2}
    2be0:	03000006 	movweq	r0, #6
    2be4:	9f017000 	svcls	0x00017000
    2be8:	00000658 	andeq	r0, r0, r8, asr r6
    2bec:	00000674 	andeq	r0, r0, r4, ror r6
    2bf0:	02700003 	rsbseq	r0, r0, #3
    2bf4:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2bf8:	00068c00 	andeq	r8, r6, r0, lsl #24
    2bfc:	50000100 	andpl	r0, r0, r0, lsl #2
    2c00:	0000068c 	andeq	r0, r0, ip, lsl #13
    2c04:	00000694 	muleq	r0, r4, r6
    2c08:	7d700003 	ldclvc	0, cr0, [r0, #-12]!
    2c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c10:	00000000 	andeq	r0, r0, r0
    2c14:	0009f800 	andeq	pc, r9, r0, lsl #16
    2c18:	000af800 	andeq	pc, sl, r0, lsl #16
    2c1c:	50000100 	andpl	r0, r0, r0, lsl #2
    2c20:	00000af8 	strdeq	r0, [r0], -r8
    2c24:	00000b38 	andeq	r0, r0, r8, lsr fp
    2c28:	c07a0006 	rsbsgt	r0, sl, r6
    2c2c:	9f5cbfff 	svcls	0x005cbfff
    2c30:	00000b38 	andeq	r0, r0, r8, lsr fp
    2c34:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2c38:	01f30004 	mvnseq	r0, r4
    2c3c:	0b3c9f50 	bleq	f2a984 <STACK_SIZE+0x72a984>
    2c40:	0b580000 	bleq	1602c48 <STACK_SIZE+0xe02c48>
    2c44:	00010000 	andeq	r0, r1, r0
    2c48:	000b5850 	andeq	r5, fp, r0, asr r8
    2c4c:	000b7400 	andeq	r7, fp, r0, lsl #8
    2c50:	7a000600 	bvc	4458 <SVC_STACK_SIZE+0x458>
    2c54:	5cbfffc0 	ldcpl	15, cr15, [pc], #768	; 2f5c <ABORT_STACK_SIZE+0x2b5c>
    2c58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c5c:	00000000 	andeq	r0, r0, r0
    2c60:	000a6000 	andeq	r6, sl, r0
    2c64:	000b0800 	andeq	r0, fp, r0, lsl #16
    2c68:	59000100 	stmdbpl	r0, {r8}
    2c6c:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2c70:	00000b6c 	andeq	r0, r0, ip, ror #22
    2c74:	00590001 	subseq	r0, r9, r1
    2c78:	00000000 	andeq	r0, r0, r0
    2c7c:	60000000 	andvs	r0, r0, r0
    2c80:	6400000a 	strvs	r0, [r0], #-10
    2c84:	0200000a 	andeq	r0, r0, #10
    2c88:	00549100 	subseq	r9, r4, r0, lsl #2
    2c8c:	00000000 	andeq	r0, r0, r0
    2c90:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2c94:	e000000a 	and	r0, r0, sl
    2c98:	0100000a 	tsteq	r0, sl
    2c9c:	0b3c5c00 	bleq	f19ca4 <STACK_SIZE+0x719ca4>
    2ca0:	0b580000 	bleq	1602ca8 <STACK_SIZE+0xe02ca8>
    2ca4:	00010000 	andeq	r0, r1, r0
    2ca8:	0000005c 	andeq	r0, r0, ip, asr r0
    2cac:	00000000 	andeq	r0, r0, r0
    2cb0:	000b7400 	andeq	r7, fp, r0, lsl #8
    2cb4:	000b9400 	andeq	r9, fp, r0, lsl #8
    2cb8:	51000100 	mrspl	r0, (UNDEF: 16)
    2cbc:	00000b94 	muleq	r0, r4, fp
    2cc0:	00000ba4 	andeq	r0, r0, r4, lsr #23
    2cc4:	01f30004 	mvnseq	r0, r4
    2cc8:	00009f51 	andeq	r9, r0, r1, asr pc
    2ccc:	00000000 	andeq	r0, r0, r0
    2cd0:	0ba40000 	bleq	fe902cd8 <PCB_BASE_APP1+0xb9e02ad8>
    2cd4:	0bc80000 	bleq	ff202cdc <PCB_BASE_APP1+0xba702adc>
    2cd8:	00010000 	andeq	r0, r1, r0
    2cdc:	000bc850 	andeq	ip, fp, r0, asr r8
    2ce0:	000bcc00 	andeq	ip, fp, r0, lsl #24
    2ce4:	f3000400 	vshl.u8	d0, d0, d0
    2ce8:	009f5001 	addseq	r5, pc, r1
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	a4000000 	strge	r0, [r0], #-0
    2cf4:	c000000b 	andgt	r0, r0, fp
    2cf8:	0100000b 	tsteq	r0, fp
    2cfc:	0bc05100 	bleq	ff017104 <PCB_BASE_APP1+0xba516f04>
    2d00:	0bcc0000 	bleq	ff302d08 <PCB_BASE_APP1+0xba802b08>
    2d04:	00040000 	andeq	r0, r4, r0
    2d08:	9f5101f3 	svcls	0x005101f3
	...
    2d14:	00000bcc 	andeq	r0, r0, ip, asr #23
    2d18:	00000be8 	andeq	r0, r0, r8, ror #23
    2d1c:	e8500001 	ldmda	r0, {r0}^
    2d20:	f000000b 			; <UNDEFINED> instruction: 0xf000000b
    2d24:	0400000b 	streq	r0, [r0], #-11
    2d28:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d30:	00000000 	andeq	r0, r0, r0
    2d34:	000c2000 	andeq	r2, ip, r0
    2d38:	000c3000 	andeq	r3, ip, r0
    2d3c:	30000200 	andcc	r0, r0, r0, lsl #4
    2d40:	000c309f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    2d44:	000c6000 	andeq	r6, ip, r0
    2d48:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d54:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d58:	00000c20 	andeq	r0, r0, r0, lsr #24
    2d5c:	9f300002 	svcls	0x00300002
    2d60:	00000c20 	andeq	r0, r0, r0, lsr #24
    2d64:	00000c70 	andeq	r0, r0, r0, ror ip
    2d68:	00560001 	subseq	r0, r6, r1
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	30000000 	andcc	r0, r0, r0
    2d74:	6000000c 	andvs	r0, r0, ip
    2d78:	0200000c 	andeq	r0, r0, #12
    2d7c:	009f3000 	addseq	r3, pc, r0
    2d80:	00000000 	andeq	r0, r0, r0
    2d84:	30000000 	andcc	r0, r0, r0
    2d88:	3c00000c 	stccc	0, cr0, [r0], {12}
    2d8c:	0100000c 	tsteq	r0, ip
    2d90:	0c3c5300 	ldceq	3, cr5, [ip], #-0
    2d94:	0c600000 	stcleq	0, cr0, [r0], #-0
    2d98:	00030000 	andeq	r0, r3, r0
    2d9c:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    2da0:	00000000 	andeq	r0, r0, r0
    2da4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2da8:	a800000c 	stmdage	r0, {r2, r3}
    2dac:	0100000c 	tsteq	r0, ip
    2db0:	0ca85000 	stceq	0, cr5, [r8]
    2db4:	0d000000 	stceq	0, cr0, [r0, #-0]
    2db8:	00040000 	andeq	r0, r4, r0
    2dbc:	9f5001f3 	svcls	0x005001f3
	...
    2dc8:	00000ca8 	andeq	r0, r0, r8, lsr #25
    2dcc:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2dd0:	9f300002 	svcls	0x00300002
    2dd4:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2dd8:	00000ce8 	andeq	r0, r0, r8, ror #25
    2ddc:	00530001 	subseq	r0, r3, r1
    2de0:	00000000 	andeq	r0, r0, r0
    2de4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2de8:	a800000c 	stmdage	r0, {r2, r3}
    2dec:	0200000c 	andeq	r0, r0, #12
    2df0:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    2df4:	f800000c 			; <UNDEFINED> instruction: 0xf800000c
    2df8:	0100000c 	tsteq	r0, ip
    2dfc:	00005600 	andeq	r5, r0, r0, lsl #12
    2e00:	00000000 	andeq	r0, r0, r0
    2e04:	0cb80000 	ldceq	0, cr0, [r8]
    2e08:	0cc40000 	stcleq	0, cr0, [r4], {0}
    2e0c:	00010000 	andeq	r0, r1, r0
    2e10:	000cc453 	andeq	ip, ip, r3, asr r4
    2e14:	000ce800 	andeq	lr, ip, r0, lsl #16
    2e18:	73000300 	movwvc	r0, #768	; 0x300
    2e1c:	00009f7f 	andeq	r9, r0, pc, ror pc
    2e20:	00000000 	andeq	r0, r0, r0
    2e24:	0d140000 	ldceq	0, cr0, [r4, #-0]
    2e28:	0d440000 	stcleq	0, cr0, [r4, #-0]
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	000d4451 	andeq	r4, sp, r1, asr r4
    2e34:	000db800 	andeq	fp, sp, r0, lsl #16
    2e38:	91000200 	mrsls	r0, R8_usr
    2e3c:	00000054 	andeq	r0, r0, r4, asr r0
    2e40:	00000000 	andeq	r0, r0, r0
    2e44:	000d1400 	andeq	r1, sp, r0, lsl #8
    2e48:	000d4400 	andeq	r4, sp, r0, lsl #8
    2e4c:	52000100 	andpl	r0, r0, #0, 2
    2e50:	00000d44 	andeq	r0, r0, r4, asr #26
    2e54:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2e58:	01f30004 	mvnseq	r0, r4
    2e5c:	00009f52 	andeq	r9, r0, r2, asr pc
    2e60:	00000000 	andeq	r0, r0, r0
    2e64:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    2e68:	0db40000 	ldceq	0, cr0, [r4]
    2e6c:	00010000 	andeq	r0, r1, r0
    2e70:	00000057 	andeq	r0, r0, r7, asr r0
    2e74:	00000000 	andeq	r0, r0, r0
    2e78:	000d2c00 	andeq	r2, sp, r0, lsl #24
    2e7c:	000db400 	andeq	fp, sp, r0, lsl #8
    2e80:	5a000100 	bpl	3288 <ABORT_STACK_SIZE+0x2e88>
	...
    2e8c:	00000d44 	andeq	r0, r0, r4, asr #26
    2e90:	00000d60 	andeq	r0, r0, r0, ror #26
    2e94:	9f300002 	svcls	0x00300002
    2e98:	00000d60 	andeq	r0, r0, r0, ror #26
    2e9c:	00000d98 	muleq	r0, r8, sp
    2ea0:	00530001 	subseq	r0, r3, r1
    2ea4:	00000000 	andeq	r0, r0, r0
    2ea8:	2c000000 	stccs	0, cr0, [r0], {-0}
    2eac:	4400000d 	strmi	r0, [r0], #-13
    2eb0:	0200000d 	andeq	r0, r0, #13
    2eb4:	449f3000 	ldrmi	r3, [pc], #0	; 2ebc <ABORT_STACK_SIZE+0x2abc>
    2eb8:	ac00000d 	stcge	0, cr0, [r0], {13}
    2ebc:	0100000d 	tsteq	r0, sp
    2ec0:	00005900 	andeq	r5, r0, r0, lsl #18
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    2ecc:	0d780000 	ldcleq	0, cr0, [r8, #-0]
    2ed0:	00020000 	andeq	r0, r2, r0
    2ed4:	0d780471 	cfldrdeq	mvd0, [r8, #-452]!	; 0xfffffe3c
    2ed8:	0d900000 	ldceq	0, cr0, [r0]
    2edc:	00020000 	andeq	r0, r2, r0
    2ee0:	0d900271 	lfmeq	f0, 4, [r0, #452]	; 0x1c4
    2ee4:	0d980000 	ldceq	0, cr0, [r8]
    2ee8:	00010000 	andeq	r0, r1, r0
    2eec:	00000054 	andeq	r0, r0, r4, asr r0
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	000d6c00 	andeq	r6, sp, r0, lsl #24
    2ef8:	000d8400 	andeq	r8, sp, r0, lsl #8
    2efc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    2f00:	00000d84 	andeq	r0, r0, r4, lsl #27
    2f04:	00000d98 	muleq	r0, r8, sp
    2f08:	00700008 	rsbseq	r0, r0, r8
    2f0c:	31220073 	teqcc	r2, r3, ror r0
    2f10:	00009f1c 	andeq	r9, r0, ip, lsl pc
    2f14:	00000000 	andeq	r0, r0, r0
    2f18:	0db80000 	ldceq	0, cr0, [r8]
    2f1c:	0de40000 	stcleq	0, cr0, [r4]
    2f20:	00010000 	andeq	r0, r1, r0
    2f24:	000de451 	andeq	lr, sp, r1, asr r4
    2f28:	000e4400 	andeq	r4, lr, r0, lsl #8
    2f2c:	f3000400 	vshl.u8	d0, d0, d0
    2f30:	009f5101 	addseq	r5, pc, r1, lsl #2
    2f34:	00000000 	andeq	r0, r0, r0
    2f38:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2f3c:	e400000d 	str	r0, [r0], #-13
    2f40:	0100000d 	tsteq	r0, sp
    2f44:	0de45200 	sfmeq	f5, 2, [r4]
    2f48:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    2f4c:	00040000 	andeq	r0, r4, r0
    2f50:	9f5201f3 	svcls	0x005201f3
	...
    2f5c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2f60:	00000de4 	andeq	r0, r0, r4, ror #27
    2f64:	e4530001 	ldrb	r0, [r3], #-1
    2f68:	4400000d 	strmi	r0, [r0], #-13
    2f6c:	0400000e 	streq	r0, [r0], #-14
    2f70:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f78:	00000000 	andeq	r0, r0, r0
    2f7c:	000de400 	andeq	lr, sp, r0, lsl #8
    2f80:	000df800 	andeq	pc, sp, r0, lsl #16
    2f84:	30000200 	andcc	r0, r0, r0, lsl #4
    2f88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	000dc400 	andeq	ip, sp, r0, lsl #8
    2f94:	000de400 	andeq	lr, sp, r0, lsl #8
    2f98:	30000200 	andcc	r0, r0, r0, lsl #4
    2f9c:	000de49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    2fa0:	000e2800 	andeq	r2, lr, r0, lsl #16
    2fa4:	71000700 	tstvc	r0, r0, lsl #14
    2fa8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2fac:	0e289f1c 	mcreq	15, 1, r9, cr8, cr12, {0}
    2fb0:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    2fb4:	00090000 	andeq	r0, r9, r0
    2fb8:	01f30071 	mvnseq	r0, r1, ror r0
    2fbc:	01231c51 	teqeq	r3, r1, asr ip
    2fc0:	000e2c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    2fc4:	000e3800 	andeq	r3, lr, r0, lsl #16
    2fc8:	71000700 	tstvc	r0, r0, lsl #14
    2fcc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2fd0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    2fd4:	00000000 	andeq	r0, r0, r0
    2fd8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2fdc:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    2fe0:	00020000 	andeq	r0, r2, r0
    2fe4:	0e200074 	mcreq	0, 1, r0, cr0, cr4, {3}
    2fe8:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    2fec:	00010000 	andeq	r0, r1, r0
    2ff0:	00000056 	andeq	r0, r0, r6, asr r0
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	000e0000 	andeq	r0, lr, r0
    2ffc:	000e2800 	andeq	r2, lr, r0, lsl #16
    3000:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    300c:	00000e00 	andeq	r0, r0, r0, lsl #28
    3010:	00000e14 	andeq	r0, r0, r4, lsl lr
    3014:	14520001 	ldrbne	r0, [r2], #-1
    3018:	2800000e 	stmdacs	r0, {r1, r2, r3}
    301c:	0300000e 	movweq	r0, #14
    3020:	9f7f7200 	svcls	0x007f7200
	...
    302c:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3030:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
    3034:	93500006 	cmpls	r0, #6
    3038:	04935104 	ldreq	r5, [r3], #260	; 0x104
    303c:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
    3040:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    3044:	90900005 	addsls	r0, r0, r5
    3048:	00089302 	andeq	r9, r8, r2, lsl #6
    304c:	00000000 	andeq	r0, r0, r0
    3050:	e0000000 	and	r0, r0, r0
    3054:	f800000e 			; <UNDEFINED> instruction: 0xf800000e
    3058:	0100000e 	tsteq	r0, lr
    305c:	0ef85000 	cdpeq	0, 15, cr5, cr8, cr0, {0}
    3060:	10240000 	eorne	r0, r4, r0
    3064:	00010000 	andeq	r0, r1, r0
    3068:	00000058 	andeq	r0, r0, r8, asr r0
    306c:	00000000 	andeq	r0, r0, r0
    3070:	000ee000 	andeq	lr, lr, r0
    3074:	000f2800 	andeq	r2, pc, r0, lsl #16
    3078:	51000100 	mrspl	r0, (UNDEF: 16)
    307c:	00000f28 	andeq	r0, r0, r8, lsr #30
    3080:	00001024 	andeq	r1, r0, r4, lsr #32
    3084:	487b0002 	ldmdami	fp!, {r1}^
	...
    3090:	00000ee0 	andeq	r0, r0, r0, ror #29
    3094:	00000f74 	andeq	r0, r0, r4, ror pc
    3098:	74520001 	ldrbvc	r0, [r2], #-1
    309c:	7f00000f 	svcvc	0x0000000f
    30a0:	0100000f 	tsteq	r0, pc
    30a4:	0f7f5100 	svceq	0x007f5100
    30a8:	10240000 	eorne	r0, r4, r0
    30ac:	00040000 	andeq	r0, r4, r0
    30b0:	9f5201f3 	svcls	0x005201f3
	...
    30bc:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    30c0:	00000fac 	andeq	r0, r0, ip, lsr #31
    30c4:	9f300002 	svcls	0x00300002
    30c8:	00000fac 	andeq	r0, r0, ip, lsr #31
    30cc:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    30d0:	bc520001 	mrrclt	0, 0, r0, r2, cr1
    30d4:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    30d8:	0300000f 	movweq	r0, #15
    30dc:	9f7f7200 	svcls	0x007f7200
    30e0:	00000ff8 	strdeq	r0, [r0], -r8
    30e4:	0000100c 	andeq	r1, r0, ip
    30e8:	00520001 	subseq	r0, r2, r1
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	80000000 	andhi	r0, r0, r0
    30f4:	8400000f 	strhi	r0, [r0], #-15
    30f8:	0300000f 	movweq	r0, #15
    30fc:	9f7f7a00 	svcls	0x007f7a00
    3100:	00000f84 	andeq	r0, r0, r4, lsl #31
    3104:	00001014 	andeq	r1, r0, r4, lsl r0
    3108:	145a0001 	ldrbne	r0, [sl], #-1
    310c:	18000010 	stmdane	r0, {r4}
    3110:	03000010 	movweq	r0, #16
    3114:	9f017a00 	svcls	0x00017a00
	...
    3120:	00000fac 	andeq	r0, r0, ip, lsr #31
    3124:	00000fcc 	andeq	r0, r0, ip, asr #31
    3128:	01730024 	cmneq	r3, r4, lsr #32
    312c:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    3130:	1aff081a 	bne	fffc51a0 <PCB_BASE_APP1+0xbb4c4fa0>
    3134:	00732433 	rsbseq	r2, r3, r3, lsr r4
    3138:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    313c:	221aff08 	andscs	pc, sl, #8, 30
    3140:	01940273 	orrseq	r0, r4, r3, ror r2
    3144:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    3148:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    314c:	0fcc9f22 	svceq	0x00cc9f22
    3150:	0ffc0000 	svceq	0x00fc0000
    3154:	00240000 	eoreq	r0, r4, r0
    3158:	01947e73 	orrseq	r7, r4, r3, ror lr
    315c:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    3160:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    3164:	01947d73 	orrseq	r7, r4, r3, ror sp
    3168:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    316c:	7f73221a 	svcvc	0x0073221a
    3170:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    3174:	1aff081a 	bne	fffc51e4 <PCB_BASE_APP1+0xbb4c4fe4>
    3178:	9f222438 	svcls	0x00222438
	...
    3184:	00000efc 	strdeq	r0, [r0], -ip
    3188:	00000f60 	andeq	r0, r0, r0, ror #30
    318c:	0a720003 	beq	1c831a0 <STACK_SIZE+0x14831a0>
    3190:	000f609f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    3194:	000f7400 	andeq	r7, pc, r0, lsl #8
    3198:	72000300 	andvc	r0, r0, #0, 6
    319c:	0f749f16 	svceq	0x00749f16
    31a0:	0f7f0000 	svceq	0x007f0000
    31a4:	00030000 	andeq	r0, r3, r0
    31a8:	7f9f1671 	svcvc	0x009f1671
    31ac:	2400000f 	strcs	r0, [r0], #-15
    31b0:	06000010 			; <UNDEFINED> instruction: 0x06000010
    31b4:	5201f300 	andpl	pc, r1, #0, 6
    31b8:	009f1623 	addseq	r1, pc, r3, lsr #12
    31bc:	00000000 	andeq	r0, r0, r0
    31c0:	60000000 	andvs	r0, r0, r0
    31c4:	ac00000f 	stcge	0, cr0, [r0], {15}
    31c8:	0100000f 	tsteq	r0, pc
    31cc:	0fac5900 	svceq	0x00ac5900
    31d0:	0fcc0000 	svceq	0x00cc0000
    31d4:	00010000 	andeq	r0, r1, r0
    31d8:	000fcc53 	andeq	ip, pc, r3, asr ip	; <UNPREDICTABLE>
    31dc:	000ff800 	andeq	pc, pc, r0, lsl #16
    31e0:	73000300 	movwvc	r0, #768	; 0x300
    31e4:	0ff89f7d 	svceq	0x00f89f7d
    31e8:	100c0000 	andne	r0, ip, r0
    31ec:	00010000 	andeq	r0, r1, r0
    31f0:	00101853 	andseq	r1, r0, r3, asr r8
    31f4:	00102400 	andseq	r2, r0, r0, lsl #8
    31f8:	59000100 	stmdbpl	r0, {r8}
	...
    3204:	00000f60 	andeq	r0, r0, r0, ror #30
    3208:	00000f84 	andeq	r0, r0, r4, lsl #31
    320c:	845a0001 	ldrbhi	r0, [sl], #-1
    3210:	9000000f 	andls	r0, r0, pc
    3214:	0300000f 	movweq	r0, #15
    3218:	9f017a00 	svcls	0x00017a00
	...
    3224:	00000f7c 	andeq	r0, r0, ip, ror pc
    3228:	00000f7f 	andeq	r0, r0, pc, ror pc
    322c:	7f5c0001 	svcvc	0x005c0001
    3230:	2400000f 	strcs	r0, [r0], #-15
    3234:	02000010 	andeq	r0, r0, #16
    3238:	00507b00 	subseq	r7, r0, r0, lsl #22
    323c:	00000000 	andeq	r0, r0, r0
    3240:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    3244:	0c00000f 	stceq	0, cr0, [r0], {15}
    3248:	01000010 	tsteq	r0, r0, lsl r0
    324c:	00005100 	andeq	r5, r0, r0, lsl #2
    3250:	00000000 	andeq	r0, r0, r0
    3254:	10240000 	eorne	r0, r4, r0
    3258:	10580000 	subsne	r0, r8, r0
    325c:	00010000 	andeq	r0, r1, r0
    3260:	00105850 	andseq	r5, r0, r0, asr r8
    3264:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3268:	91000300 	mrsls	r0, LR_irq
    326c:	00007fac 	andeq	r7, r0, ip, lsr #31
    3270:	00000000 	andeq	r0, r0, r0
    3274:	10240000 	eorne	r0, r4, r0
    3278:	104c0000 	subne	r0, ip, r0
    327c:	00010000 	andeq	r0, r1, r0
    3280:	00104c51 	andseq	r4, r0, r1, asr ip
    3284:	00118400 	andseq	r8, r1, r0, lsl #8
    3288:	59000100 	stmdbpl	r0, {r8}
    328c:	00001184 	andeq	r1, r0, r4, lsl #3
    3290:	0000131c 	andeq	r1, r0, ip, lsl r3
    3294:	01f30004 	mvnseq	r0, r4
    3298:	131c9f51 	tstne	ip, #324	; 0x144
    329c:	13ec0000 	mvnne	r0, #0
    32a0:	00010000 	andeq	r0, r1, r0
    32a4:	00000059 	andeq	r0, r0, r9, asr r0
    32a8:	00000000 	andeq	r0, r0, r0
    32ac:	00102400 	andseq	r2, r0, r0, lsl #8
    32b0:	00107000 	andseq	r7, r0, r0
    32b4:	52000100 	andpl	r0, r0, #0, 2
    32b8:	00001070 	andeq	r1, r0, r0, ror r0
    32bc:	000013ec 	andeq	r1, r0, ip, ror #7
    32c0:	94910003 	ldrls	r0, [r1], #3
    32c4:	0000007f 	andeq	r0, r0, pc, ror r0
    32c8:	00000000 	andeq	r0, r0, r0
    32cc:	00102400 	andseq	r2, r0, r0, lsl #8
    32d0:	00108c00 	andseq	r8, r0, r0, lsl #24
    32d4:	53000100 	movwpl	r0, #256	; 0x100
    32d8:	0000108c 	andeq	r1, r0, ip, lsl #1
    32dc:	000013ec 	andeq	r1, r0, ip, ror #7
    32e0:	98910003 	ldmls	r1, {r0, r1}
    32e4:	0000007f 	andeq	r0, r0, pc, ror r0
    32e8:	00000000 	andeq	r0, r0, r0
    32ec:	00102400 	andseq	r2, r0, r0, lsl #8
    32f0:	00109000 	andseq	r9, r0, r0
    32f4:	91000200 	mrsls	r0, R8_usr
    32f8:	00109000 	andseq	r9, r0, r0
    32fc:	0010a000 	andseq	sl, r0, r0
    3300:	53000100 	movwpl	r0, #256	; 0x100
    3304:	000010a0 	andeq	r1, r0, r0, lsr #1
    3308:	000010d4 	ldrdeq	r1, [r0], -r4
    330c:	08740012 	ldmdaeq	r4!, {r1, r4}^
    3310:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3314:	7424381a 	strtvc	r3, [r4], #-2074	; 0xfffff7e6
    3318:	08019409 	stmdaeq	r1, {r0, r3, sl, ip, pc}
    331c:	9f221aff 	svcls	0x00221aff
    3320:	000010d4 	ldrdeq	r1, [r0], -r4
    3324:	00001184 	andeq	r1, r0, r4, lsl #3
    3328:	7891004e 	ldmvc	r1, {r1, r2, r3, r6}
    332c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3330:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3334:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3338:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    333c:	bf0a221a 	svclt	0x000a221a
    3340:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3344:	00e5c803 	rsceq	ip, r5, r3, lsl #16
    3348:	01942240 	orrseq	r2, r4, r0, asr #4
    334c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3350:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3354:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3358:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    335c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3360:	1aff0801 	bne	fffc536c <PCB_BASE_APP1+0xbb4c516c>
    3364:	3bbf0a22 	blcc	fefc5bf4 <PCB_BASE_APP1+0xba4c59f4>
    3368:	0324311c 	teqeq	r4, #28, 2
    336c:	4000e5c9 	andmi	lr, r0, r9, asr #11
    3370:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3374:	9f221aff 	svcls	0x00221aff
    3378:	0000131c 	andeq	r1, r0, ip, lsl r3
    337c:	00001334 	andeq	r1, r0, r4, lsr r3
    3380:	08740012 	ldmdaeq	r4!, {r1, r4}^
    3384:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3388:	7424381a 	strtvc	r3, [r4], #-2074	; 0xfffff7e6
    338c:	08019409 	stmdaeq	r1, {r0, r3, sl, ip, pc}
    3390:	9f221aff 	svcls	0x00221aff
    3394:	00001334 	andeq	r1, r0, r4, lsr r3
    3398:	000013ec 	andeq	r1, r0, ip, ror #7
    339c:	7891004e 	ldmvc	r1, {r1, r2, r3, r6}
    33a0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    33a4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    33a8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    33ac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    33b0:	bf0a221a 	svclt	0x000a221a
    33b4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    33b8:	00e5c803 	rsceq	ip, r5, r3, lsl #16
    33bc:	01942240 	orrseq	r2, r4, r0, asr #4
    33c0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    33c4:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    33c8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    33cc:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    33d0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    33d4:	1aff0801 	bne	fffc53e0 <PCB_BASE_APP1+0xbb4c51e0>
    33d8:	3bbf0a22 	blcc	fefc5c68 <PCB_BASE_APP1+0xba4c5a68>
    33dc:	0324311c 	teqeq	r4, #28, 2
    33e0:	4000e5c9 	andmi	lr, r0, r9, asr #11
    33e4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    33e8:	9f221aff 	svcls	0x00221aff
	...
    33f4:	00001080 	andeq	r1, r0, r0, lsl #1
    33f8:	00001088 	andeq	r1, r0, r8, lsl #1
    33fc:	00720010 	rsbseq	r0, r2, r0, lsl r0
    3400:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3404:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3408:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    340c:	10889f1a 	addne	r9, r8, sl, lsl pc
    3410:	10a40000 	adcne	r0, r4, r0
    3414:	00260000 	eoreq	r0, r6, r0
    3418:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    341c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3420:	1e007825 	cdpne	8, 0, cr7, cr0, cr5, {1}
    3424:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3428:	221aff08 	andscs	pc, sl, #8, 30
    342c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3430:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3434:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3438:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    343c:	10a49f1a 	adcne	r9, r4, sl, lsl pc
    3440:	10b00000 	adcsne	r0, r0, r0
    3444:	00260000 	eoreq	r0, r6, r0
    3448:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    344c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3450:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3454:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3458:	221aff08 	andscs	pc, sl, #8, 30
    345c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3460:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3464:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3468:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    346c:	10b09f1a 	adcsne	r9, r0, sl, lsl pc
    3470:	11180000 	tstne	r8, r0
    3474:	00010000 	andeq	r0, r1, r0
    3478:	00111853 	andseq	r1, r1, r3, asr r8
    347c:	00115800 	andseq	r5, r1, r0, lsl #16
    3480:	91005f00 	tstls	r0, r0, lsl #30
    3484:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3488:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    348c:	911e5e08 	tstls	lr, r8, lsl #28
    3490:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3494:	0a221aff 	beq	88a098 <STACK_SIZE+0x8a098>
    3498:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    349c:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    34a0:	94224000 	strtls	r4, [r2], #-0
    34a4:	1aff0801 	bne	fffc54b0 <PCB_BASE_APP1+0xbb4c52b0>
    34a8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    34ac:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    34b0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    34b4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    34b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34bc:	bf0a221a 	svclt	0x000a221a
    34c0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    34c4:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    34c8:	01942240 	orrseq	r2, r4, r0, asr #4
    34cc:	221aff08 	andscs	pc, sl, #8, 30
    34d0:	0924f509 	stmdbeq	r4!, {r0, r3, r8, sl, ip, sp, lr, pc}
    34d4:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    34d8:	0aa02322 	beq	fe80c168 <PCB_BASE_APP1+0xb9d0bf68>
    34dc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34e0:	11589f1a 	cmpne	r8, sl, lsl pc
    34e4:	11840000 	orrne	r0, r4, r0
    34e8:	005f0000 	subseq	r0, pc, r0
    34ec:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    34f0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    34f4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    34f8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    34fc:	221aff08 	andscs	pc, sl, #8, 30
    3500:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3504:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3508:	224000e5 	subcs	r0, r0, #229	; 0xe5
    350c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3510:	9124381a 	teqls	r4, sl, lsl r8
    3514:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3518:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    351c:	911e5e08 	tstls	lr, r8, lsl #28
    3520:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3524:	0a221aff 	beq	88a128 <STACK_SIZE+0x8a128>
    3528:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    352c:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    3530:	94224000 	strtls	r4, [r2], #-0
    3534:	1aff0801 	bne	fffc5540 <PCB_BASE_APP1+0xbb4c5340>
    3538:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    353c:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    3540:	40012ad0 	ldrdmi	r2, [r1], -r0
    3544:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3548:	1c9f1aff 	vldmiane	pc, {s2-s256}
    354c:	98000013 	stmdals	r0, {r0, r1, r4}
    3550:	01000013 	tsteq	r0, r3, lsl r0
    3554:	13985300 	orrsne	r5, r8, #0, 6
    3558:	13ec0000 	mvnne	r0, #0
    355c:	005f0000 	subseq	r0, pc, r0
    3560:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3564:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3568:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    356c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3570:	221aff08 	andscs	pc, sl, #8, 30
    3574:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3578:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    357c:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3580:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3584:	9124381a 	teqls	r4, sl, lsl r8
    3588:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    358c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3590:	911e5e08 	tstls	lr, r8, lsl #28
    3594:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3598:	0a221aff 	beq	88a19c <STACK_SIZE+0x8a19c>
    359c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    35a0:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    35a4:	94224000 	strtls	r4, [r2], #-0
    35a8:	1aff0801 	bne	fffc55b4 <PCB_BASE_APP1+0xbb4c53b4>
    35ac:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    35b0:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    35b4:	40012ad0 	ldrdmi	r2, [r1], -r0
    35b8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35bc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    35c0:	00000000 	andeq	r0, r0, r0
    35c4:	80000000 	andhi	r0, r0, r0
    35c8:	88000010 	stmdahi	r0, {r4}
    35cc:	10000010 	andne	r0, r0, r0, lsl r0
    35d0:	31007200 	mrscc	r7, R8_usr
    35d4:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    35d8:	94224000 	strtls	r4, [r2], #-0
    35dc:	1aff0801 	bne	fffc55e8 <PCB_BASE_APP1+0xbb4c53e8>
    35e0:	0010889f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    35e4:	0010a400 	andseq	sl, r0, r0, lsl #8
    35e8:	91002600 	tstls	r0, r0, lsl #12
    35ec:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    35f0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    35f4:	911e0078 	tstls	lr, r8, ror r0
    35f8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    35fc:	0a221aff 	beq	88a200 <STACK_SIZE+0x8a200>
    3600:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3604:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    3608:	94224000 	strtls	r4, [r2], #-0
    360c:	1aff0801 	bne	fffc5618 <PCB_BASE_APP1+0xbb4c5418>
    3610:	0010a49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3614:	0010b400 	andseq	fp, r0, r0, lsl #8
    3618:	91002600 	tstls	r0, r0, lsl #12
    361c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3620:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3624:	911e5e08 	tstls	lr, r8, lsl #28
    3628:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    362c:	0a221aff 	beq	88a230 <STACK_SIZE+0x8a230>
    3630:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3634:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    3638:	94224000 	strtls	r4, [r2], #-0
    363c:	1aff0801 	bne	fffc5648 <PCB_BASE_APP1+0xbb4c5448>
    3640:	0010b49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3644:	0010dc00 	andseq	sp, r0, r0, lsl #24
    3648:	51000100 	mrspl	r0, (UNDEF: 16)
    364c:	000010dc 	ldrdeq	r1, [r0], -ip
    3650:	00001158 	andeq	r1, r0, r8, asr r1
    3654:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3658:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    365c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3660:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3664:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3668:	bf0a221a 	svclt	0x000a221a
    366c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3670:	00e5c803 	rsceq	ip, r5, r3, lsl #16
    3674:	01942240 	orrseq	r2, r4, r0, asr #4
    3678:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    367c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3680:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3684:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3688:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    368c:	1aff0801 	bne	fffc5698 <PCB_BASE_APP1+0xbb4c5498>
    3690:	3bbf0a22 	blcc	fefc5f20 <PCB_BASE_APP1+0xba4c5d20>
    3694:	0324311c 	teqeq	r4, #28, 2
    3698:	4000e5c9 	andmi	lr, r0, r9, asr #11
    369c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    36a0:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    36a4:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    36a8:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    36ac:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    36b0:	1aff0801 	bne	fffc56bc <PCB_BASE_APP1+0xbb4c54bc>
    36b4:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    36b8:	00118400 	andseq	r8, r1, r0, lsl #8
    36bc:	91005f00 	tstls	r0, r0, lsl #30
    36c0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    36c4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    36c8:	911e5e08 	tstls	lr, r8, lsl #28
    36cc:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    36d0:	0a221aff 	beq	88a2d4 <STACK_SIZE+0x8a2d4>
    36d4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    36d8:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    36dc:	94224000 	strtls	r4, [r2], #-0
    36e0:	1aff0801 	bne	fffc56ec <PCB_BASE_APP1+0xbb4c54ec>
    36e4:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    36e8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    36ec:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    36f0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    36f4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36f8:	bf0a221a 	svclt	0x000a221a
    36fc:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3700:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    3704:	01942240 	orrseq	r2, r4, r0, asr #4
    3708:	221aff08 	andscs	pc, sl, #8, 30
    370c:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3710:	e80325ff 	stmda	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    3714:	2240012a 	subcs	r0, r0, #-2147483638	; 0x8000000a
    3718:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    371c:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    3720:	134c0000 	movtne	r0, #49152	; 0xc000
    3724:	00010000 	andeq	r0, r1, r0
    3728:	00134c51 	andseq	r4, r3, r1, asr ip
    372c:	00138400 	andseq	r8, r3, r0, lsl #8
    3730:	91005f00 	tstls	r0, r0, lsl #30
    3734:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3738:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    373c:	911e5e08 	tstls	lr, r8, lsl #28
    3740:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3744:	0a221aff 	beq	88a348 <STACK_SIZE+0x8a348>
    3748:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    374c:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    3750:	94224000 	strtls	r4, [r2], #-0
    3754:	1aff0801 	bne	fffc5760 <PCB_BASE_APP1+0xbb4c5560>
    3758:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    375c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3760:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3764:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3768:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    376c:	bf0a221a 	svclt	0x000a221a
    3770:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3774:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    3778:	01942240 	orrseq	r2, r4, r0, asr #4
    377c:	221aff08 	andscs	pc, sl, #8, 30
    3780:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3784:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3788:	0ab82322 	beq	fee0c418 <PCB_BASE_APP1+0xba30c218>
    378c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3790:	13849f1a 	orrne	r9, r4, #26, 30	; 0x68
    3794:	13ec0000 	mvnne	r0, #0
    3798:	005f0000 	subseq	r0, pc, r0
    379c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    37a0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    37a4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    37a8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    37ac:	221aff08 	andscs	pc, sl, #8, 30
    37b0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    37b4:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    37b8:	224000e5 	subcs	r0, r0, #229	; 0xe5
    37bc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    37c0:	9124381a 	teqls	r4, sl, lsl r8
    37c4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    37c8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    37cc:	911e5e08 	tstls	lr, r8, lsl #28
    37d0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    37d4:	0a221aff 	beq	88a3d8 <STACK_SIZE+0x8a3d8>
    37d8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    37dc:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    37e0:	94224000 	strtls	r4, [r2], #-0
    37e4:	1aff0801 	bne	fffc57f0 <PCB_BASE_APP1+0xbb4c55f0>
    37e8:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    37ec:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    37f0:	40012ae8 	andmi	r2, r1, r8, ror #21
    37f4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    37f8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    37fc:	00000000 	andeq	r0, r0, r0
    3800:	b4000000 	strlt	r0, [r0], #-0
    3804:	58000010 	stmdapl	r0, {r4}
    3808:	06000011 			; <UNDEFINED> instruction: 0x06000011
    380c:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
    3810:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3814:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    3818:	5b000011 	blpl	3864 <ABORT_STACK_SIZE+0x3464>
    381c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3820:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3824:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3828:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    382c:	1aff0801 	bne	fffc5838 <PCB_BASE_APP1+0xbb4c5638>
    3830:	3bbf0a22 	blcc	fefc60c0 <PCB_BASE_APP1+0xba4c5ec0>
    3834:	0324311c 	teqeq	r4, #28, 2
    3838:	4000e5c8 	andmi	lr, r0, r8, asr #11
    383c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3840:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3844:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3848:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    384c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3850:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3854:	221aff08 	andscs	pc, sl, #8, 30
    3858:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    385c:	c9032431 	stmdbgt	r3, {r0, r4, r5, sl, sp}
    3860:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3864:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3868:	1a4f221a 	bne	13cc0d8 <STACK_SIZE+0xbcc0d8>
    386c:	012b0803 	teqeq	fp, r3, lsl #16
    3870:	01942240 	orrseq	r2, r4, r0, asr #4
    3874:	9f1aff08 	svcls	0x001aff08
    3878:	0000131c 	andeq	r1, r0, ip, lsl r3
    387c:	0000133c 	andeq	r1, r0, ip, lsr r3
    3880:	00780006 	rsbseq	r0, r8, r6
    3884:	9f1aff08 	svcls	0x001aff08
    3888:	0000133c 	andeq	r1, r0, ip, lsr r3
    388c:	00001384 	andeq	r1, r0, r4, lsl #7
    3890:	7891005b 	ldmvc	r1, {r0, r1, r3, r4, r6}
    3894:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3898:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    389c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    38a0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    38a4:	bf0a221a 	svclt	0x000a221a
    38a8:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    38ac:	00e5c803 	rsceq	ip, r5, r3, lsl #16
    38b0:	01942240 	orrseq	r2, r4, r0, asr #4
    38b4:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    38b8:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    38bc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    38c0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    38c4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    38c8:	1aff0801 	bne	fffc58d4 <PCB_BASE_APP1+0xbb4c56d4>
    38cc:	3bbf0a22 	blcc	fefc615c <PCB_BASE_APP1+0xba4c5f5c>
    38d0:	0324311c 	teqeq	r4, #28, 2
    38d4:	4000e5c9 	andmi	lr, r0, r9, asr #11
    38d8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    38dc:	4f221aff 	svcmi	0x00221aff
    38e0:	2200771a 	andcs	r7, r0, #6815744	; 0x680000
    38e4:	940ad823 	strls	sp, [sl], #-2083	; 0xfffff7dd
    38e8:	1aff0801 	bne	fffc58f4 <PCB_BASE_APP1+0xbb4c56f4>
    38ec:	0013849f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    38f0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    38f4:	91005b00 	tstls	r0, r0, lsl #22
    38f8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    38fc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3900:	911e5e08 	tstls	lr, r8, lsl #28
    3904:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3908:	0a221aff 	beq	88a50c <STACK_SIZE+0x8a50c>
    390c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3910:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    3914:	94224000 	strtls	r4, [r2], #-0
    3918:	1aff0801 	bne	fffc5924 <PCB_BASE_APP1+0xbb4c5724>
    391c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3920:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3924:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3928:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    392c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3930:	bf0a221a 	svclt	0x000a221a
    3934:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3938:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    393c:	01942240 	orrseq	r2, r4, r0, asr #4
    3940:	221aff08 	andscs	pc, sl, #8, 30
    3944:	08031a4f 	stmdaeq	r3, {r0, r1, r2, r3, r6, r9, fp, ip}
    3948:	2240012b 	subcs	r0, r0, #-1073741814	; 0xc000000a
    394c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3950:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3954:	00000000 	andeq	r0, r0, r0
    3958:	10bc0000 	adcsne	r0, ip, r0
    395c:	10d40000 	sbcsne	r0, r4, r0
    3960:	00170000 	andseq	r0, r7, r0
    3964:	30030071 	andcc	r0, r3, r1, ror r0
    3968:	22400158 	subcs	r0, r0, #88, 2
    396c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3970:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    3974:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    3978:	d49f2224 	ldrle	r2, [pc], #548	; 3980 <ABORT_STACK_SIZE+0x3580>
    397c:	dc000010 	stcle	0, cr0, [r0], {16}
    3980:	08000010 	stmdaeq	r0, {r4}
    3984:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
    3988:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    398c:	0010dc9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    3990:	0010f400 	andseq	pc, r0, r0, lsl #8
    3994:	91006400 	tstls	r0, r0, lsl #8
    3998:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    399c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    39a0:	911e5e08 	tstls	lr, r8, lsl #28
    39a4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    39a8:	0a221aff 	beq	88a5ac <STACK_SIZE+0x8a5ac>
    39ac:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    39b0:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    39b4:	94224000 	strtls	r4, [r2], #-0
    39b8:	1aff0801 	bne	fffc59c4 <PCB_BASE_APP1+0xbb4c57c4>
    39bc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    39c0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    39c4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    39c8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    39cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    39d0:	bf0a221a 	svclt	0x000a221a
    39d4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    39d8:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    39dc:	01942240 	orrseq	r2, r4, r0, asr #4
    39e0:	221aff08 	andscs	pc, sl, #8, 30
    39e4:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    39e8:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    39ec:	0ab82322 	beq	fee0c67c <PCB_BASE_APP1+0xba30c47c>
    39f0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    39f4:	7424351a 	strtvc	r3, [r4], #-1306	; 0xfffffae6
    39f8:	f49f2200 			; <UNDEFINED> instruction: 0xf49f2200
    39fc:	58000010 	stmdapl	r0, {r4}
    3a00:	61000011 	tstvs	r0, r1, lsl r0
    3a04:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3a08:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3a0c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3a10:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3a14:	1aff0801 	bne	fffc5a20 <PCB_BASE_APP1+0xbb4c5820>
    3a18:	3bbf0a22 	blcc	fefc62a8 <PCB_BASE_APP1+0xba4c60a8>
    3a1c:	0324311c 	teqeq	r4, #28, 2
    3a20:	4000e5c8 	andmi	lr, r0, r8, asr #11
    3a24:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3a28:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3a2c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3a30:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3a34:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3a38:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3a3c:	221aff08 	andscs	pc, sl, #8, 30
    3a40:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3a44:	c9032431 	stmdbgt	r3, {r0, r4, r5, sl, sp}
    3a48:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3a4c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a50:	fa09221a 	blx	24c2c0 <IRQ_STACK_SIZE+0x2442c0>
    3a54:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4380 <SVC_STACK_SIZE+0x380>
    3a58:	23220077 	teqcs	r2, #119	; 0x77
    3a5c:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3a60:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3a64:	131c9f24 	tstne	ip, #36, 30	; 0x90
    3a68:	13340000 	teqne	r4, #0
    3a6c:	00170000 	andseq	r0, r7, r0
    3a70:	48030071 	stmdami	r3, {r0, r4, r5, r6}
    3a74:	22400158 	subcs	r0, r0, #88, 2
    3a78:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a7c:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    3a80:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    3a84:	349f2224 	ldrcc	r2, [pc], #548	; 3a8c <ABORT_STACK_SIZE+0x368c>
    3a88:	4c000013 	stcmi	0, cr0, [r0], {19}
    3a8c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    3a90:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
    3a94:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3a98:	00134c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3a9c:	00136000 	andseq	r6, r3, r0
    3aa0:	91006400 	tstls	r0, r0, lsl #8
    3aa4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3aa8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3aac:	911e5e08 	tstls	lr, r8, lsl #28
    3ab0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3ab4:	0a221aff 	beq	88a6b8 <STACK_SIZE+0x8a6b8>
    3ab8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3abc:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    3ac0:	94224000 	strtls	r4, [r2], #-0
    3ac4:	1aff0801 	bne	fffc5ad0 <PCB_BASE_APP1+0xbb4c58d0>
    3ac8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3acc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3ad0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3ad4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3ad8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3adc:	bf0a221a 	svclt	0x000a221a
    3ae0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3ae4:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    3ae8:	01942240 	orrseq	r2, r4, r0, asr #4
    3aec:	221aff08 	andscs	pc, sl, #8, 30
    3af0:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3af4:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3af8:	0ab82322 	beq	fee0c788 <PCB_BASE_APP1+0xba30c588>
    3afc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b00:	7424351a 	strtvc	r3, [r4], #-1306	; 0xfffffae6
    3b04:	609f2200 	addsvs	r2, pc, r0, lsl #4
    3b08:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    3b0c:	61000013 	tstvs	r0, r3, lsl r0
    3b10:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3b14:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b18:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b1c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b20:	1aff0801 	bne	fffc5b2c <PCB_BASE_APP1+0xbb4c592c>
    3b24:	3bbf0a22 	blcc	fefc63b4 <PCB_BASE_APP1+0xba4c61b4>
    3b28:	0324311c 	teqeq	r4, #28, 2
    3b2c:	4000e5c8 	andmi	lr, r0, r8, asr #11
    3b30:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b34:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3b38:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3b3c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3b40:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3b44:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3b48:	221aff08 	andscs	pc, sl, #8, 30
    3b4c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3b50:	c9032431 	stmdbgt	r3, {r0, r4, r5, sl, sp}
    3b54:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3b58:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b5c:	fa09221a 	blx	24c3cc <IRQ_STACK_SIZE+0x2443cc>
    3b60:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 448c <SVC_STACK_SIZE+0x48c>
    3b64:	23220077 	teqcs	r2, #119	; 0x77
    3b68:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3b6c:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3b70:	13849f24 	orrne	r9, r4, #36, 30	; 0x90
    3b74:	13d00000 	bicsne	r0, r0, #0
    3b78:	00610000 	rsbeq	r0, r1, r0
    3b7c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3b80:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3b84:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3b88:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3b8c:	221aff08 	andscs	pc, sl, #8, 30
    3b90:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3b94:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3b98:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3b9c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3ba0:	9124381a 	teqls	r4, sl, lsl r8
    3ba4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3ba8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3bac:	911e5e08 	tstls	lr, r8, lsl #28
    3bb0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3bb4:	0a221aff 	beq	88a7b8 <STACK_SIZE+0x8a7b8>
    3bb8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3bbc:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    3bc0:	94224000 	strtls	r4, [r2], #-0
    3bc4:	1aff0801 	bne	fffc5bd0 <PCB_BASE_APP1+0xbb4c59d0>
    3bc8:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    3bcc:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    3bd0:	40012ae8 	andmi	r2, r1, r8, ror #21
    3bd4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3bd8:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    3bdc:	0013d09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    3be0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3be4:	9100ce00 	tstls	r0, r0, lsl #28
    3be8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3bec:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3bf0:	911e5e08 	tstls	lr, r8, lsl #28
    3bf4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3bf8:	0a221aff 	beq	88a7fc <STACK_SIZE+0x8a7fc>
    3bfc:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3c00:	e5c80324 	strb	r0, [r8, #804]	; 0x324
    3c04:	94224000 	strtls	r4, [r2], #-0
    3c08:	1aff0801 	bne	fffc5c14 <PCB_BASE_APP1+0xbb4c5a14>
    3c0c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3c10:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3c14:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3c18:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3c1c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c20:	bf0a221a 	svclt	0x000a221a
    3c24:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3c28:	00e5c903 	rsceq	ip, r5, r3, lsl #18
    3c2c:	01942240 	orrseq	r2, r4, r0, asr #4
    3c30:	221aff08 	andscs	pc, sl, #8, 30
    3c34:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3c38:	e80325ff 	stmda	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    3c3c:	2240012a 	subcs	r0, r0, #-2147483638	; 0x8000000a
    3c40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c44:	5860031a 	stmdapl	r0!, {r1, r3, r4, r8, r9}^
    3c48:	94224001 	strtls	r4, [r2], #-1
    3c4c:	1aff0801 	bne	fffc5c58 <PCB_BASE_APP1+0xbb4c5a58>
    3c50:	1e03800a 	cdpne	0, 0, cr8, cr3, cr10, {0}
    3c54:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3c58:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3c5c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3c60:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3c64:	221aff08 	andscs	pc, sl, #8, 30
    3c68:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3c6c:	c8032431 	stmdagt	r3, {r0, r4, r5, sl, sp}
    3c70:	224000e5 	subcs	r0, r0, #229	; 0xe5
    3c74:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c78:	9124381a 	teqls	r4, sl, lsl r8
    3c7c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3c80:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3c84:	911e5e08 	tstls	lr, r8, lsl #28
    3c88:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3c8c:	0a221aff 	beq	88a890 <STACK_SIZE+0x8a890>
    3c90:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3c94:	e5c90324 	strb	r0, [r9, #804]	; 0x324
    3c98:	94224000 	strtls	r4, [r2], #-0
    3c9c:	1aff0801 	bne	fffc5ca8 <PCB_BASE_APP1+0xbb4c5aa8>
    3ca0:	031a4f22 	tsteq	sl, #34, 30	; 0x88
    3ca4:	40012b08 	andmi	r2, r1, r8, lsl #22
    3ca8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3cac:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    3cb0:	3e802322 	cdpcc	3, 8, cr2, cr0, cr2, {1}
    3cb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cb8:	00000000 	andeq	r0, r0, r0
    3cbc:	0010bc00 	andseq	fp, r0, r0, lsl #24
    3cc0:	0010d400 	andseq	sp, r0, r0, lsl #8
    3cc4:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc8:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3ccc:	00133400 	andseq	r3, r3, r0, lsl #8
    3cd0:	30000200 	andcc	r0, r0, r0, lsl #4
    3cd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cd8:	00000000 	andeq	r0, r0, r0
    3cdc:	00118400 	andseq	r8, r1, r0, lsl #8
    3ce0:	0011a400 	andseq	sl, r1, r0, lsl #8
    3ce4:	30000200 	andcc	r0, r0, r0, lsl #4
    3ce8:	0011a49f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    3cec:	0011bc00 	andseq	fp, r1, r0, lsl #24
    3cf0:	91000b00 	tstls	r0, r0, lsl #22
    3cf4:	01947f8c 	orrseq	r7, r4, ip, lsl #31
    3cf8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3cfc:	12d89f4d 	sbcsne	r9, r8, #308	; 0x134
    3d00:	131c0000 	tstne	ip, #0
    3d04:	000b0000 	andeq	r0, fp, r0
    3d08:	947f8c91 	ldrbtls	r8, [pc], #-3217	; 3d10 <ABORT_STACK_SIZE+0x3910>
    3d0c:	1c7c9101 	ldfnep	f1, [ip], #-4
    3d10:	009f4d23 	addseq	r4, pc, r3, lsr #26
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    3d1c:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    3d20:	02000011 	andeq	r0, r0, #17
    3d24:	009f3000 	addseq	r3, pc, r0
    3d28:	00000000 	andeq	r0, r0, r0
    3d2c:	dc000000 	stcle	0, cr0, [r0], {-0}
    3d30:	f0000011 			; <UNDEFINED> instruction: 0xf0000011
    3d34:	02000011 	andeq	r0, r0, #17
    3d38:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    3d3c:	fc000011 	stc2	0, cr0, [r0], {17}
    3d40:	01000011 	tsteq	r0, r1, lsl r0
    3d44:	11fc5200 	mvnsne	r5, r0, lsl #4
    3d48:	12000000 	andne	r0, r0, #0
    3d4c:	00030000 	andeq	r0, r3, r0
    3d50:	009f7f72 	addseq	r7, pc, r2, ror pc	; <UNPREDICTABLE>
    3d54:	24000012 	strcs	r0, [r0], #-18	; 0xffffffee
    3d58:	01000012 	tsteq	r0, r2, lsl r0
    3d5c:	12785200 	rsbsne	r5, r8, #0, 4
    3d60:	128c0000 	addne	r0, ip, #0
    3d64:	00020000 	andeq	r0, r2, r0
    3d68:	128c9f30 	addne	r9, ip, #48, 30	; 0xc0
    3d6c:	12980000 	addsne	r0, r8, #0
    3d70:	00010000 	andeq	r0, r1, r0
    3d74:	00129852 	andseq	r9, r2, r2, asr r8
    3d78:	00129c00 	andseq	r9, r2, r0, lsl #24
    3d7c:	72000300 	andvc	r0, r0, #0, 6
    3d80:	129c9f7f 	addsne	r9, ip, #508	; 0x1fc
    3d84:	12c00000 	sbcne	r0, r0, #0
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000052 	andeq	r0, r0, r2, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	0011c000 	andseq	ip, r1, r0
    3d98:	0011dc00 	andseq	sp, r1, r0, lsl #24
    3d9c:	30000200 	andcc	r0, r0, r0, lsl #4
    3da0:	0011dc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    3da4:	00122800 	andseq	r2, r2, r0, lsl #16
    3da8:	59000100 	stmdbpl	r0, {r8}
    3dac:	00001228 	andeq	r1, r0, r8, lsr #4
    3db0:	0000122c 	andeq	r1, r0, ip, lsr #4
    3db4:	7f790003 	svcvc	0x00790003
    3db8:	00122c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    3dbc:	00124000 	andseq	r4, r2, r0
    3dc0:	59000100 	stmdbpl	r0, {r8}
    3dc4:	00001250 	andeq	r1, r0, r0, asr r2
    3dc8:	00001278 	andeq	r1, r0, r8, ror r2
    3dcc:	9f300002 	svcls	0x00300002
    3dd0:	00001278 	andeq	r1, r0, r8, ror r2
    3dd4:	000012c4 	andeq	r1, r0, r4, asr #5
    3dd8:	c45a0001 	ldrbgt	r0, [sl], #-1
    3ddc:	c8000012 	stmdagt	r0, {r1, r4}
    3de0:	03000012 	movweq	r0, #18
    3de4:	9f7f7a00 	svcls	0x007f7a00
    3de8:	000012c8 	andeq	r1, r0, r8, asr #5
    3dec:	000012d8 	ldrdeq	r1, [r0], -r8
    3df0:	005a0001 	subseq	r0, sl, r1
    3df4:	00000000 	andeq	r0, r0, r0
    3df8:	c0000000 	andgt	r0, r0, r0
    3dfc:	d8000011 	stmdale	r0, {r0, r4}
    3e00:	01000011 	tsteq	r0, r1, lsl r0
    3e04:	11d85800 	bicsne	r5, r8, r0, lsl #16
    3e08:	11dc0000 	bicsne	r0, ip, r0
    3e0c:	00150000 	andseq	r0, r5, r0
    3e10:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    3e14:	88910074 	ldmhi	r1, {r2, r4, r5, r6}
    3e18:	0072067f 	rsbseq	r0, r2, pc, ror r6
    3e1c:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    3e20:	13160001 	tstne	r6, #1
    3e24:	0011dc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    3e28:	00124000 	andseq	r4, r2, r0
    3e2c:	91001900 	tstls	r0, r0, lsl #18
    3e30:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    3e34:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    3e38:	91067f88 	smlabbls	r6, r8, pc, r7	; <UNPREDICTABLE>
    3e3c:	1a067fa0 	bne	1a3cc4 <IRQ_STACK_SIZE+0x19bcc4>
    3e40:	01282930 	teqeq	r8, r0, lsr r9
    3e44:	9f131600 	svcls	0x00131600
    3e48:	00001240 	andeq	r1, r0, r0, asr #4
    3e4c:	00001250 	andeq	r1, r0, r0, asr r2
    3e50:	9891001e 	ldmls	r1, {r1, r2, r3, r4}
    3e54:	9491067f 	ldrls	r0, [r1], #1663	; 0x67f
    3e58:	8c91067f 	ldchi	6, cr0, [r1], {127}	; 0x7f
    3e5c:	0194067f 	orrseq	r0, r4, pc, ror r6
    3e60:	911aff08 	tstls	sl, r8, lsl #30
    3e64:	1a067fa0 	bne	1a3cec <IRQ_STACK_SIZE+0x19bcec>
    3e68:	01282930 	teqeq	r8, r0, lsr r9
    3e6c:	9f131600 	svcls	0x00131600
    3e70:	00001250 	andeq	r1, r0, r0, asr r2
    3e74:	0000126c 	andeq	r1, r0, ip, ror #4
    3e78:	00590001 	subseq	r0, r9, r1
    3e7c:	00000000 	andeq	r0, r0, r0
    3e80:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    3e84:	f8000011 			; <UNDEFINED> instruction: 0xf8000011
    3e88:	06000011 			; <UNDEFINED> instruction: 0x06000011
    3e8c:	75007100 	strvc	r7, [r0, #-256]	; 0xffffff00
    3e90:	f89f2200 			; <UNDEFINED> instruction: 0xf89f2200
    3e94:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    3e98:	01000012 	tsteq	r0, r2, lsl r0
    3e9c:	00005000 	andeq	r5, r0, r0
    3ea0:	00000000 	andeq	r0, r0, r0
    3ea4:	128c0000 	addne	r0, ip, #0
    3ea8:	12940000 	addsne	r0, r4, #0
    3eac:	00060000 	andeq	r0, r6, r0
    3eb0:	00780071 	rsbseq	r0, r8, r1, ror r0
    3eb4:	12949f22 	addsne	r9, r4, #34, 30	; 0x88
    3eb8:	12b00000 	adcsne	r0, r0, #0
    3ebc:	00010000 	andeq	r0, r1, r0
    3ec0:	00000050 	andeq	r0, r0, r0, asr r0
    3ec4:	00000000 	andeq	r0, r0, r0
    3ec8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3ecc:	00142000 	andseq	r2, r4, r0
    3ed0:	50000100 	andpl	r0, r0, r0, lsl #2
    3ed4:	00001420 	andeq	r1, r0, r0, lsr #8
    3ed8:	00001560 	andeq	r1, r0, r0, ror #10
    3edc:	ac910003 	ldcge	0, cr0, [r1], {3}
    3ee0:	0000007f 	andeq	r0, r0, pc, ror r0
    3ee4:	00000000 	andeq	r0, r0, r0
    3ee8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3eec:	00141000 	andseq	r1, r4, r0
    3ef0:	51000100 	mrspl	r0, (UNDEF: 16)
    3ef4:	00001410 	andeq	r1, r0, r0, lsl r4
    3ef8:	00001434 	andeq	r1, r0, r4, lsr r4
    3efc:	345c0001 	ldrbcc	r0, [ip], #-1
    3f00:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    3f04:	01000014 	tsteq	r0, r4, lsl r0
    3f08:	14845900 	strne	r5, [r4], #2304	; 0x900
    3f0c:	15600000 	strbne	r0, [r0, #-0]!
    3f10:	00040000 	andeq	r0, r4, r0
    3f14:	9f5101f3 	svcls	0x005101f3
	...
    3f20:	000013ec 	andeq	r1, r0, ip, ror #7
    3f24:	00001454 	andeq	r1, r0, r4, asr r4
    3f28:	54520001 	ldrbpl	r0, [r2], #-1
    3f2c:	60000014 	andvs	r0, r0, r4, lsl r0
    3f30:	03000015 	movweq	r0, #21
    3f34:	7fa09100 	svcvc	0x00a09100
	...
    3f40:	000013ec 	andeq	r1, r0, ip, ror #7
    3f44:	00001458 	andeq	r1, r0, r8, asr r4
    3f48:	58530001 	ldmdapl	r3, {r0}^
    3f4c:	60000014 	andvs	r0, r0, r4, lsl r0
    3f50:	03000015 	movweq	r0, #21
    3f54:	7fa49100 	svcvc	0x00a49100
	...
    3f60:	00001438 	andeq	r1, r0, r8, lsr r4
    3f64:	0000155c 	andeq	r1, r0, ip, asr r5
    3f68:	78910006 	ldmvc	r1, {r1, r2}
    3f6c:	9f243406 	svcls	0x00243406
    3f70:	0000155c 	andeq	r1, r0, ip, asr r5
    3f74:	00001560 	andeq	r1, r0, r0, ror #10
    3f78:	007d0006 	rsbseq	r0, sp, r6
    3f7c:	9f243406 	svcls	0x00243406
	...
    3f88:	00001484 	andeq	r1, r0, r4, lsl #9
    3f8c:	00001494 	muleq	r0, r4, r4
    3f90:	a891000b 	ldmge	r1, {r0, r1, r3}
    3f94:	9101947f 	tstls	r1, pc, ror r4
    3f98:	43231c7c 	teqmi	r3, #124, 24	; 0x7c00
    3f9c:	0015409f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    3fa0:	00156000 	andseq	r6, r5, r0
    3fa4:	91000b00 	tstls	r0, r0, lsl #22
    3fa8:	01947fa8 	orrseq	r7, r4, r8, lsr #31
    3fac:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3fb0:	00009f43 	andeq	r9, r0, r3, asr #30
    3fb4:	00000000 	andeq	r0, r0, r0
    3fb8:	14840000 	strne	r0, [r4], #0
    3fbc:	149c0000 	ldrne	r0, [ip], #0
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	149c9f30 	ldrne	r9, [ip], #3888	; 0xf30
    3fc8:	14b00000 	ldrtne	r0, [r0], #0
    3fcc:	000b0000 	andeq	r0, fp, r0
    3fd0:	947f9891 	ldrbtls	r9, [pc], #-2193	; 3fd8 <ABORT_STACK_SIZE+0x3bd8>
    3fd4:	1c7c9101 	ldfnep	f1, [ip], #-4
    3fd8:	2c9f4d23 	ldccs	13, cr4, [pc], {35}	; 0x23
    3fdc:	60000015 	andvs	r0, r0, r5, lsl r0
    3fe0:	0b000015 	bleq	403c <SVC_STACK_SIZE+0x3c>
    3fe4:	7f989100 	svcvc	0x00989100
    3fe8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3fec:	9f4d231c 	svcls	0x004d231c
	...
    3ff8:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    3ffc:	000014d0 	ldrdeq	r1, [r0], -r0
    4000:	9f300002 	svcls	0x00300002
    4004:	000014d0 	ldrdeq	r1, [r0], -r0
    4008:	0000151c 	andeq	r1, r0, ip, lsl r5
    400c:	1c580001 	mrrcne	0, 0, r0, r8, cr1
    4010:	20000015 	andcs	r0, r0, r5, lsl r0
    4014:	03000015 	movweq	r0, #21
    4018:	9f7f7800 	svcls	0x007f7800
    401c:	00001520 	andeq	r1, r0, r0, lsr #10
    4020:	0000152c 	andeq	r1, r0, ip, lsr #10
    4024:	00580001 	subseq	r0, r8, r1
    4028:	00000000 	andeq	r0, r0, r0
    402c:	d0000000 	andle	r0, r0, r0
    4030:	e4000014 	str	r0, [r0], #-20	; 0xffffffec
    4034:	02000014 	andeq	r0, r0, #20
    4038:	e49f3000 	ldr	r3, [pc], #0	; 4040 <SVC_STACK_SIZE+0x40>
    403c:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
    4040:	01000014 	tsteq	r0, r4, lsl r0
    4044:	14f05300 	ldrbtne	r5, [r0], #768	; 0x300
    4048:	14f40000 	ldrbtne	r0, [r4], #0
    404c:	00030000 	andeq	r0, r3, r0
    4050:	f49f7f73 			; <UNDEFINED> instruction: 0xf49f7f73
    4054:	18000014 	stmdane	r0, {r2, r4}
    4058:	01000015 	tsteq	r0, r5, lsl r0
    405c:	00005300 	andeq	r5, r0, r0, lsl #6
    4060:	00000000 	andeq	r0, r0, r0
    4064:	14bc0000 	ldrtne	r0, [ip], #0
    4068:	14cc0000 	strbne	r0, [ip], #0
    406c:	00010000 	andeq	r0, r1, r0
    4070:	0014cc57 	andseq	ip, r4, r7, asr ip
    4074:	0014d000 	andseq	sp, r4, r0
    4078:	91001300 	mrsls	r1, LR_irq
    407c:	72067fa4 	andvc	r7, r6, #164, 30	; 0x290
    4080:	73007000 	movwvc	r7, #0
    4084:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4088:	16000128 	strne	r0, [r0], -r8, lsr #2
    408c:	14d09f13 	ldrbne	r9, [r0], #3859	; 0xf13
    4090:	15600000 	strbne	r0, [r0, #-0]!
    4094:	001e0000 	andseq	r0, lr, r0
    4098:	067fa491 			; <UNDEFINED> instruction: 0x067fa491
    409c:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    40a0:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    40a4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    40a8:	7f9c911a 	svcvc	0x009c911a
    40ac:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    40b0:	16000128 	strne	r0, [r0], -r8, lsr #2
    40b4:	00009f13 	andeq	r9, r0, r3, lsl pc
    40b8:	00000000 	andeq	r0, r0, r0
    40bc:	14e40000 	strbtne	r0, [r4], #0
    40c0:	14ec0000 	strbtne	r0, [ip], #0
    40c4:	00060000 	andeq	r0, r6, r0
    40c8:	00760072 	rsbseq	r0, r6, r2, ror r0
    40cc:	14ec9f22 	strbtne	r9, [ip], #3874	; 0xf22
    40d0:	15080000 	strne	r0, [r8, #-0]
    40d4:	00010000 	andeq	r0, r1, r0
    40d8:	00000051 	andeq	r0, r0, r1, asr r0
    40dc:	00000000 	andeq	r0, r0, r0
    40e0:	00156000 	andseq	r6, r5, r0
    40e4:	0015c000 	andseq	ip, r5, r0
    40e8:	50000100 	andpl	r0, r0, r0, lsl #2
    40ec:	000015c0 	andeq	r1, r0, r0, asr #11
    40f0:	00001774 	andeq	r1, r0, r4, ror r7
    40f4:	8c910003 	ldchi	0, cr0, [r1], {3}
    40f8:	0017747f 	andseq	r7, r7, pc, ror r4
    40fc:	00177800 	andseq	r7, r7, r0, lsl #16
    4100:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4104:	00001778 	andeq	r1, r0, r8, ror r7
    4108:	0000177c 	andeq	r1, r0, ip, ror r7
    410c:	8c910003 	ldchi	0, cr0, [r1], {3}
    4110:	0000007f 	andeq	r0, r0, pc, ror r0
    4114:	00000000 	andeq	r0, r0, r0
    4118:	00156000 	andseq	r6, r5, r0
    411c:	0015c000 	andseq	ip, r5, r0
    4120:	51000100 	mrspl	r0, (UNDEF: 16)
    4124:	000015c0 	andeq	r1, r0, r0, asr #11
    4128:	0000177c 	andeq	r1, r0, ip, ror r7
    412c:	fc910003 	ldc2	0, cr0, [r1], {3}
    4130:	0000007e 	andeq	r0, r0, lr, ror r0
    4134:	00000000 	andeq	r0, r0, r0
    4138:	00156000 	andseq	r6, r5, r0
    413c:	0015c000 	andseq	ip, r5, r0
    4140:	52000100 	andpl	r0, r0, #0, 2
    4144:	000015c0 	andeq	r1, r0, r0, asr #11
    4148:	0000177c 	andeq	r1, r0, ip, ror r7
    414c:	98910003 	ldmls	r1, {r0, r1}
    4150:	0000007f 	andeq	r0, r0, pc, ror r0
    4154:	00000000 	andeq	r0, r0, r0
    4158:	00156000 	andseq	r6, r5, r0
    415c:	0015c000 	andseq	ip, r5, r0
    4160:	53000100 	movwpl	r0, #256	; 0x100
    4164:	000015c0 	andeq	r1, r0, r0, asr #11
    4168:	0000177c 	andeq	r1, r0, ip, ror r7
    416c:	94910003 	ldrls	r0, [r1], #3
    4170:	0000007f 	andeq	r0, r0, pc, ror r0
    4174:	00000000 	andeq	r0, r0, r0
    4178:	00156000 	andseq	r6, r5, r0
    417c:	00156400 	andseq	r6, r5, r0, lsl #8
    4180:	91000200 	mrsls	r0, R8_usr
    4184:	00156400 	andseq	r6, r5, r0, lsl #8
    4188:	00159000 	andseq	r9, r5, r0
    418c:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    4190:	00159000 	andseq	r9, r5, r0
    4194:	0015c000 	andseq	ip, r5, r0
    4198:	91000200 	mrsls	r0, R8_usr
    419c:	0015c000 	andseq	ip, r5, r0
    41a0:	0015d800 	andseq	sp, r5, r0, lsl #16
    41a4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    41a8:	000015d8 	ldrdeq	r1, [r0], -r8
    41ac:	000015e0 	andeq	r1, r0, r0, ror #11
    41b0:	e05c0001 	subs	r0, ip, r1
    41b4:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    41b8:	03000015 	movweq	r0, #21
    41bc:	7ef89100 	nrmvce	f1, f0
    41c0:	000015e4 	andeq	r1, r0, r4, ror #11
    41c4:	00001624 	andeq	r1, r0, r4, lsr #12
    41c8:	24560001 	ldrbcs	r0, [r6], #-1
    41cc:	2c000016 	stccs	0, cr0, [r0], {22}
    41d0:	01000016 	tsteq	r0, r6, lsl r0
    41d4:	162c5500 	strtne	r5, [ip], -r0, lsl #10
    41d8:	16300000 	ldrtne	r0, [r0], -r0
    41dc:	00010000 	andeq	r0, r1, r0
    41e0:	0016305c 	andseq	r3, r6, ip, asr r0
    41e4:	00177c00 	andseq	r7, r7, r0, lsl #24
    41e8:	91000300 	mrsls	r0, LR_irq
    41ec:	00007ef8 	strdeq	r7, [r0], -r8
    41f0:	00000000 	andeq	r0, r0, r0
    41f4:	15d80000 	ldrbne	r0, [r8]
    41f8:	15dc0000 	ldrbne	r0, [ip]
    41fc:	00010000 	andeq	r0, r1, r0
    4200:	0015dc53 	andseq	sp, r5, r3, asr ip
    4204:	0015e400 	andseq	lr, r5, r0, lsl #8
    4208:	73000500 	movwvc	r0, #1280	; 0x500
    420c:	9f243800 	svcls	0x00243800
    4210:	000015e4 	andeq	r1, r0, r4, ror #11
    4214:	000015f0 	strdeq	r1, [r0], -r0
    4218:	0073000d 	rsbseq	r0, r3, sp
    421c:	01752438 	cmneq	r5, r8, lsr r4
    4220:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4224:	2c9f211a 	ldfcss	f2, [pc], {26}
    4228:	50000016 	andpl	r0, r0, r6, lsl r0
    422c:	01000016 	tsteq	r0, r6, lsl r0
    4230:	00005300 	andeq	r5, r0, r0, lsl #6
    4234:	00000000 	andeq	r0, r0, r0
    4238:	162c0000 	strtne	r0, [ip], -r0
    423c:	16500000 	ldrbne	r0, [r0], -r0
    4240:	00010000 	andeq	r0, r1, r0
    4244:	00000053 	andeq	r0, r0, r3, asr r0
    4248:	00000000 	andeq	r0, r0, r0
    424c:	00162c00 	andseq	r2, r6, r0, lsl #24
    4250:	00177400 	andseq	r7, r7, r0, lsl #8
    4254:	91000300 	mrsls	r0, LR_irq
    4258:	00007f8c 	andeq	r7, r0, ip, lsl #31
    425c:	00000000 	andeq	r0, r0, r0
    4260:	16940000 	ldrne	r0, [r4], r0
    4264:	16a40000 	strtne	r0, [r4], r0
    4268:	000b0000 	andeq	r0, fp, r0
    426c:	947f8491 	ldrbtls	r8, [pc], #-1169	; 4274 <SVC_STACK_SIZE+0x274>
    4270:	1c7c9101 	ldfnep	f1, [ip], #-4
    4274:	509f4b23 	addspl	r4, pc, r3, lsr #22
    4278:	7c000017 	stcvc	0, cr0, [r0], {23}
    427c:	0b000017 	bleq	42e0 <SVC_STACK_SIZE+0x2e0>
    4280:	7f849100 	svcvc	0x00849100
    4284:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4288:	9f4b231c 	svcls	0x004b231c
	...
    4294:	00001694 	muleq	r0, r4, r6
    4298:	000016ac 	andeq	r1, r0, ip, lsr #13
    429c:	9f300002 	svcls	0x00300002
    42a0:	000016ac 	andeq	r1, r0, ip, lsr #13
    42a4:	000016c0 	andeq	r1, r0, r0, asr #13
    42a8:	9c91000b 	ldcls	0, cr0, [r1], {11}
    42ac:	9101947f 	tstls	r1, pc, ror r4
    42b0:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    42b4:	00173c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    42b8:	00177c00 	andseq	r7, r7, r0, lsl #24
    42bc:	91000b00 	tstls	r0, r0, lsl #22
    42c0:	01947f9c 			; <UNDEFINED> instruction: 0x01947f9c
    42c4:	231c7c91 	tstcs	ip, #37120	; 0x9100
    42c8:	00009f55 	andeq	r9, r0, r5, asr pc
    42cc:	00000000 	andeq	r0, r0, r0
    42d0:	16cc0000 	strbne	r0, [ip], r0
    42d4:	16e00000 	strbtne	r0, [r0], r0
    42d8:	00020000 	andeq	r0, r2, r0
    42dc:	16e09f30 	usat16ne	r9, #0, r0
    42e0:	172c0000 	strne	r0, [ip, -r0]!
    42e4:	00010000 	andeq	r0, r1, r0
    42e8:	00172c57 	andseq	r2, r7, r7, asr ip
    42ec:	00173000 	andseq	r3, r7, r0
    42f0:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    42f4:	17309f7f 			; <UNDEFINED> instruction: 0x17309f7f
    42f8:	173c0000 	ldrne	r0, [ip, -r0]!
    42fc:	00010000 	andeq	r0, r1, r0
    4300:	00000057 	andeq	r0, r0, r7, asr r0
    4304:	00000000 	andeq	r0, r0, r0
    4308:	0016e000 	andseq	lr, r6, r0
    430c:	0016f400 	andseq	pc, r6, r0, lsl #8
    4310:	30000200 	andcc	r0, r0, r0, lsl #4
    4314:	0016f49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    4318:	00170000 	andseq	r0, r7, r0
    431c:	53000100 	movwpl	r0, #256	; 0x100
    4320:	00001700 	andeq	r1, r0, r0, lsl #14
    4324:	00001704 	andeq	r1, r0, r4, lsl #14
    4328:	7f730003 	svcvc	0x00730003
    432c:	0017049f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    4330:	00172800 	andseq	r2, r7, r0, lsl #16
    4334:	53000100 	movwpl	r0, #256	; 0x100
	...
    4340:	000016cc 	andeq	r1, r0, ip, asr #13
    4344:	000016dc 	ldrdeq	r1, [r0], -ip
    4348:	dc560001 	mrrcle	0, 0, r0, r6, cr1
    434c:	e0000016 	and	r0, r0, r6, lsl r0
    4350:	13000016 	movwne	r0, #22
    4354:	7f949100 	svcvc	0x00949100
    4358:	70007c06 	andvc	r7, r0, r6, lsl #24
    435c:	1a007300 	bne	20f64 <IRQ_STACK_SIZE+0x18f64>
    4360:	01282930 	teqeq	r8, r0, lsr r9
    4364:	9f131600 	svcls	0x00131600
    4368:	000016e0 	andeq	r1, r0, r0, ror #13
    436c:	0000177c 	andeq	r1, r0, ip, ror r7
    4370:	9491001e 	ldrls	r0, [r1], #30
    4374:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4378:	9c91067f 	ldcls	6, cr0, [r1], {127}	; 0x7f
    437c:	0194067f 	orrseq	r0, r4, pc, ror r6
    4380:	911aff08 	tstls	sl, r8, lsl #30
    4384:	1a067f90 	bne	1a41cc <IRQ_STACK_SIZE+0x19c1cc>
    4388:	01282930 	teqeq	r8, r0, lsr r9
    438c:	9f131600 	svcls	0x00131600
	...
    4398:	000016f4 	strdeq	r1, [r0], -r4
    439c:	000016fc 	strdeq	r1, [r0], -ip
    43a0:	00720006 	rsbseq	r0, r2, r6
    43a4:	9f220075 	svcls	0x00220075
    43a8:	000016fc 	strdeq	r1, [r0], -ip
    43ac:	00001718 	andeq	r1, r0, r8, lsl r7
    43b0:	00510001 	subseq	r0, r1, r1
    43b4:	00000000 	andeq	r0, r0, r0
    43b8:	7c000000 	stcvc	0, cr0, [r0], {-0}
    43bc:	8c000017 	stchi	0, cr0, [r0], {23}
    43c0:	01000017 	tsteq	r0, r7, lsl r0
    43c4:	178c5000 	strne	r5, [ip, r0]
    43c8:	17fc0000 	ldrbne	r0, [ip, r0]!
    43cc:	00040000 	andeq	r0, r4, r0
    43d0:	9f5001f3 	svcls	0x005001f3
	...
    43dc:	0000177c 	andeq	r1, r0, ip, ror r7
    43e0:	000017a0 	andeq	r1, r0, r0, lsr #15
    43e4:	a0510001 	subsge	r0, r1, r1
    43e8:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    43ec:	01000017 	tsteq	r0, r7, lsl r0
    43f0:	17a45c00 	strne	r5, [r4, r0, lsl #24]!
    43f4:	17fc0000 	ldrbne	r0, [ip, r0]!
    43f8:	00040000 	andeq	r0, r4, r0
    43fc:	9f5101f3 	svcls	0x005101f3
	...
    4408:	0000177c 	andeq	r1, r0, ip, ror r7
    440c:	00001790 	muleq	r0, r0, r7
    4410:	90520001 	subsls	r0, r2, r1
    4414:	fc000017 	stc2	0, cr0, [r0], {23}
    4418:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    441c:	5201f300 	andpl	pc, r1, #0, 6
    4420:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4424:	00000000 	andeq	r0, r0, r0
    4428:	00177c00 	andseq	r7, r7, r0, lsl #24
    442c:	0017a400 	andseq	sl, r7, r0, lsl #8
    4430:	53000100 	movwpl	r0, #256	; 0x100
    4434:	000017a4 	andeq	r1, r0, r4, lsr #15
    4438:	000017fc 	strdeq	r1, [r0], -ip
    443c:	01f30004 	mvnseq	r0, r4
    4440:	00009f53 	andeq	r9, r0, r3, asr pc
    4444:	00000000 	andeq	r0, r0, r0
    4448:	17b40000 	ldrne	r0, [r4, r0]!
    444c:	17c00000 	strbne	r0, [r0, r0]
    4450:	00010000 	andeq	r0, r1, r0
    4454:	0017c050 	andseq	ip, r7, r0, asr r0
    4458:	0017e800 	andseq	lr, r7, r0, lsl #16
    445c:	5c000100 	stfpls	f0, [r0], {-0}
	...
    4468:	000017a4 	andeq	r1, r0, r4, lsr #15
    446c:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    4470:	00510001 	subseq	r0, r1, r1
    4474:	00000000 	andeq	r0, r0, r0
    4478:	c0000000 	andgt	r0, r0, r0
    447c:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4480:	01000017 	tsteq	r0, r7, lsl r0
    4484:	00005100 	andeq	r5, r0, r0, lsl #2
    4488:	00000000 	andeq	r0, r0, r0
    448c:	17c00000 	strbne	r0, [r0, r0]
    4490:	17d80000 	ldrbne	r0, [r8, r0]
    4494:	00010000 	andeq	r0, r1, r0
    4498:	0017d85c 	andseq	sp, r7, ip, asr r8
    449c:	0017e800 	andseq	lr, r7, r0, lsl #16
    44a0:	7c000300 	stcvc	3, cr0, [r0], {-0}
    44a4:	00009f7f 	andeq	r9, r0, pc, ror pc
    44a8:	00000000 	andeq	r0, r0, r0
    44ac:	17fc0000 	ldrbne	r0, [ip, r0]!
    44b0:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    44b4:	00010000 	andeq	r0, r1, r0
    44b8:	0018a050 	andseq	sl, r8, r0, asr r0
    44bc:	00191400 	andseq	r1, r9, r0, lsl #8
    44c0:	f3000400 	vshl.u8	d0, d0, d0
    44c4:	149f5001 	ldrne	r5, [pc], #1	; 44cc <SVC_STACK_SIZE+0x4cc>
    44c8:	60000019 	andvs	r0, r0, r9, lsl r0
    44cc:	01000019 	tsteq	r0, r9, lsl r0
    44d0:	19605000 	stmdbne	r0!, {ip, lr}^
    44d4:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    44d8:	00040000 	andeq	r0, r4, r0
    44dc:	9f5001f3 	svcls	0x005001f3
    44e0:	000019a4 	andeq	r1, r0, r4, lsr #19
    44e4:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    44e8:	00500001 	subseq	r0, r0, r1
    44ec:	00000000 	andeq	r0, r0, r0
    44f0:	fc000000 	stc2	0, cr0, [r0], {-0}
    44f4:	a0000017 	andge	r0, r0, r7, lsl r0
    44f8:	01000018 	tsteq	r0, r8, lsl r0
    44fc:	18a05100 	stmiane	r0!, {r8, ip, lr}
    4500:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4504:	00040000 	andeq	r0, r4, r0
    4508:	9f5101f3 	svcls	0x005101f3
    450c:	00001914 	andeq	r1, r0, r4, lsl r9
    4510:	00001960 	andeq	r1, r0, r0, ror #18
    4514:	60510001 	subsvs	r0, r1, r1
    4518:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    451c:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4520:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4524:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4528:	0019b000 	andseq	fp, r9, r0
    452c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4538:	000017fc 	strdeq	r1, [r0], -ip
    453c:	0000188c 	andeq	r1, r0, ip, lsl #17
    4540:	8c520001 	mrrchi	0, 0, r0, r2, cr1
    4544:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4548:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    454c:	5201f300 	andpl	pc, r1, #0, 6
    4550:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4554:	00194000 	andseq	r4, r9, r0
    4558:	52000100 	andpl	r0, r0, #0, 2
    455c:	00001940 	andeq	r1, r0, r0, asr #18
    4560:	00001960 	andeq	r1, r0, r0, ror #18
    4564:	4f900002 	svcmi	0x00900002
    4568:	00001960 	andeq	r1, r0, r0, ror #18
    456c:	000019a4 	andeq	r1, r0, r4, lsr #19
    4570:	01f30004 	mvnseq	r0, r4
    4574:	19a49f52 	stmibne	r4!, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    4578:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    457c:	00010000 	andeq	r0, r1, r0
    4580:	00000052 	andeq	r0, r0, r2, asr r0
    4584:	00000000 	andeq	r0, r0, r0
    4588:	0017fc00 	andseq	pc, r7, r0, lsl #24
    458c:	00188000 	andseq	r8, r8, r0
    4590:	53000100 	movwpl	r0, #256	; 0x100
    4594:	00001880 	andeq	r1, r0, r0, lsl #17
    4598:	000018a0 	andeq	r1, r0, r0, lsr #17
    459c:	4f900002 	svcmi	0x00900002
    45a0:	000018a0 	andeq	r1, r0, r0, lsr #17
    45a4:	00001914 	andeq	r1, r0, r4, lsl r9
    45a8:	01f30004 	mvnseq	r0, r4
    45ac:	19149f53 	ldmdbne	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, pc}
    45b0:	192c0000 	stmdbne	ip!, {}	; <UNPREDICTABLE>
    45b4:	00010000 	andeq	r0, r1, r0
    45b8:	00192c53 	andseq	r2, r9, r3, asr ip
    45bc:	0019a400 	andseq	sl, r9, r0, lsl #8
    45c0:	f3000400 	vshl.u8	d0, d0, d0
    45c4:	a49f5301 	ldrge	r5, [pc], #769	; 45cc <SVC_STACK_SIZE+0x5cc>
    45c8:	b0000019 	andlt	r0, r0, r9, lsl r0
    45cc:	01000019 	tsteq	r0, r9, lsl r0
    45d0:	00005300 	andeq	r5, r0, r0, lsl #6
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	17fc0000 	ldrbne	r0, [ip, r0]!
    45dc:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    45e0:	00020000 	andeq	r0, r2, r0
    45e4:	18040091 	stmdane	r4, {r0, r4, r7}
    45e8:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
    45ec:	00020000 	andeq	r0, r2, r0
    45f0:	1914047d 	ldmdbne	r4, {r0, r2, r3, r4, r5, r6, sl}
    45f4:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    45f8:	00020000 	andeq	r0, r2, r0
    45fc:	0000047d 	andeq	r0, r0, sp, ror r4
    4600:	00000000 	andeq	r0, r0, r0
    4604:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    4608:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    460c:	00050000 	andeq	r0, r5, r0
    4610:	93029090 	movwls	r9, #8336	; 0x2090
    4614:	00198008 	andseq	r8, r9, r8
    4618:	0019b000 	andseq	fp, r9, r0
    461c:	90000500 	andls	r0, r0, r0, lsl #10
    4620:	08930290 	ldmeq	r3, {r4, r7, r9}
	...
    462c:	00001840 	andeq	r1, r0, r0, asr #16
    4630:	00001878 	andeq	r1, r0, r8, ror r8
    4634:	94900005 	ldrls	r0, [r0], #5
    4638:	78089302 	stmdavc	r8, {r1, r8, r9, ip, pc}
    463c:	80000018 	andhi	r0, r0, r8, lsl r0
    4640:	0a000018 	beq	46a8 <SVC_STACK_SIZE+0x6a8>
    4644:	71007300 	mrsvc	r7, LR_irq
    4648:	2cf71c00 	ldclcs	12, cr1, [r7]
    464c:	809f25f7 			; <UNDEFINED> instruction: 0x809f25f7
    4650:	a0000018 	andge	r0, r0, r8, lsl r0
    4654:	0b000018 	bleq	46bc <SVC_STACK_SIZE+0x6bc>
    4658:	004f9200 	subeq	r9, pc, r0, lsl #4
    465c:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    4660:	9f25f72c 	svcls	0x0025f72c
    4664:	000018a0 	andeq	r1, r0, r0, lsr #17
    4668:	00001914 	andeq	r1, r0, r4, lsl r9
    466c:	01f3000c 	mvnseq	r0, ip
    4670:	5101f353 	tstpl	r1, r3, asr r3
    4674:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4678:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    467c:	195c0000 	ldmdbne	ip, {}^	; <UNPREDICTABLE>
    4680:	00050000 	andeq	r0, r5, r0
    4684:	93029490 	movwls	r9, #9360	; 0x2490
    4688:	00195c08 	andseq	r5, r9, r8, lsl #24
    468c:	00196000 	andseq	r6, r9, r0
    4690:	f3000b00 	vqrdmulh.s<illegal width 8>	d0, d0, d0
    4694:	00715301 	rsbseq	r5, r1, r1, lsl #6
    4698:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    469c:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    46a0:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    46a4:	000c0000 	andeq	r0, ip, r0
    46a8:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    46ac:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    46b0:	9f25f72c 	svcls	0x0025f72c
    46b4:	000019a4 	andeq	r1, r0, r4, lsr #19
    46b8:	000019a8 	andeq	r1, r0, r8, lsr #19
    46bc:	94900005 	ldrls	r0, [r0], #5
    46c0:	a8089302 	stmdage	r8, {r1, r8, r9, ip, pc}
    46c4:	b0000019 	andlt	r0, r0, r9, lsl r0
    46c8:	0a000019 	beq	4734 <SVC_STACK_SIZE+0x734>
    46cc:	71007300 	mrsvc	r7, LR_irq
    46d0:	2cf71c00 	ldclcs	12, cr1, [r7]
    46d4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    46d8:	00000000 	andeq	r0, r0, r0
    46dc:	40000000 	andmi	r0, r0, r0
    46e0:	e0000018 	and	r0, r0, r8, lsl r0
    46e4:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
    46e8:	02959000 	addseq	r9, r5, #0
    46ec:	18e00893 	stmiane	r0!, {r0, r1, r4, r7, fp}^
    46f0:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    46f4:	000c0000 	andeq	r0, ip, r0
    46f8:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    46fc:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    4700:	9f25f72c 	svcls	0x0025f72c
    4704:	00001914 	andeq	r1, r0, r4, lsl r9
    4708:	00001948 	andeq	r1, r0, r8, asr #18
    470c:	95900005 	ldrls	r0, [r0, #5]
    4710:	48089302 	stmdami	r8, {r1, r8, r9, ip, pc}
    4714:	60000019 	andvs	r0, r0, r9, lsl r0
    4718:	07000019 	smladeq	r0, r9, r0, r0
    471c:	f7007c00 			; <UNDEFINED> instruction: 0xf7007c00
    4720:	9f25f72c 	svcls	0x0025f72c
    4724:	00001960 	andeq	r1, r0, r0, ror #18
    4728:	000019a4 	andeq	r1, r0, r4, lsr #19
    472c:	01f3000c 	mvnseq	r0, ip
    4730:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    4734:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4738:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    473c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4740:	00050000 	andeq	r0, r5, r0
    4744:	93029590 	movwls	r9, #9616	; 0x2590
    4748:	00000008 	andeq	r0, r0, r8
    474c:	00000000 	andeq	r0, r0, r0
    4750:	00195c00 	andseq	r5, r9, r0, lsl #24
    4754:	0019a400 	andseq	sl, r9, r0, lsl #8
    4758:	90000500 	andls	r0, r0, r0, lsl #10
    475c:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    4760:	000019a4 	andeq	r1, r0, r4, lsr #19
    4764:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4768:	089e000a 	ldmeq	lr, {r1, r3}
    476c:	00000000 	andeq	r0, r0, r0
    4770:	bff00000 	svclt	0x00f00000	; IMB
	...
    477c:	00001890 	muleq	r0, r0, r8
    4780:	000018e0 	andeq	r1, r0, r0, ror #17
    4784:	94900005 	ldrls	r0, [r0], #5
    4788:	5c089302 	stcpl	3, cr9, [r8], {2}
    478c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4790:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4794:	02939000 	addseq	r9, r3, #0
    4798:	00000893 	muleq	r0, r3, r8
    479c:	00000000 	andeq	r0, r0, r0
    47a0:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    47a4:	19240000 	stmdbne	r4!, {}	; <UNPREDICTABLE>
    47a8:	00050000 	andeq	r0, r5, r0
    47ac:	93029590 	movwls	r9, #9616	; 0x2590
    47b0:	00000008 	andeq	r0, r0, r8
    47b4:	00000000 	andeq	r0, r0, r0
    47b8:	0018a000 	andseq	sl, r8, r0
    47bc:	0018e000 	andseq	lr, r8, r0
    47c0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    47cc:	000018a0 	andeq	r1, r0, r0, lsr #17
    47d0:	000018ac 	andeq	r1, r0, ip, lsr #17
    47d4:	90f50009 	rscsls	r0, r5, r9
    47d8:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    47dc:	009f00f7 	ldrsheq	r0, [pc], r7
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	a0000000 	andge	r0, r0, r0
    47e8:	d0000018 	andle	r0, r0, r8, lsl r0
    47ec:	09000018 	stmdbeq	r0, {r3, r4}
    47f0:	0291f500 	addseq	pc, r1, #0, 10
    47f4:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    47f8:	00009f00 	andeq	r9, r0, r0, lsl #30
    47fc:	00000000 	andeq	r0, r0, r0
    4800:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    4804:	19100000 	ldmdbne	r0, {}	; <UNPREDICTABLE>
    4808:	00010000 	andeq	r0, r1, r0
    480c:	00000054 	andeq	r0, r0, r4, asr r0
    4810:	00000000 	andeq	r0, r0, r0
    4814:	0018e000 	andseq	lr, r8, r0
    4818:	00191400 	andseq	r1, r9, r0, lsl #8
    481c:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    4820:	f7250290 			; <UNDEFINED> instruction: 0xf7250290
    4824:	9f00f72c 	svcls	0x0000f72c
	...
    4830:	000018e0 	andeq	r1, r0, r0, ror #17
    4834:	00001914 	andeq	r1, r0, r4, lsl r9
    4838:	91f50009 	mvnsls	r0, r9
    483c:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    4840:	009f00f7 	ldrsheq	r0, [pc], r7
    4844:	00000000 	andeq	r0, r0, r0
    4848:	60000000 	andvs	r0, r0, r0
    484c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4850:	01000019 	tsteq	r0, r9, lsl r0
    4854:	00005400 	andeq	r5, r0, r0, lsl #8
    4858:	00000000 	andeq	r0, r0, r0
    485c:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4860:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    4864:	00090000 	andeq	r0, r9, r0
    4868:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    486c:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    4870:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4874:	00000000 	andeq	r0, r0, r0
    4878:	00196000 	andseq	r6, r9, r0
    487c:	00198000 	andseq	r8, r9, r0
    4880:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    4884:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    4888:	9f00f72c 	svcls	0x0000f72c
	...
    4894:	000019a4 	andeq	r1, r0, r4, lsr #19
    4898:	000019a8 	andeq	r1, r0, r8, lsr #19
    489c:	94900005 	ldrls	r0, [r0], #5
    48a0:	a8089302 	stmdage	r8, {r1, r8, r9, ip, pc}
    48a4:	b0000019 	andlt	r0, r0, r9, lsl r0
    48a8:	0a000019 	beq	4914 <SVC_STACK_SIZE+0x914>
    48ac:	71007300 	mrsvc	r7, LR_irq
    48b0:	2cf71c00 	ldclcs	12, cr1, [r7]
    48b4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	b0000000 	andlt	r0, r0, r0
    48c0:	f0000019 			; <UNDEFINED> instruction: 0xf0000019
    48c4:	01000019 	tsteq	r0, r9, lsl r0
    48c8:	19f05000 	ldmibne	r0!, {ip, lr}^
    48cc:	1a2c0000 	bne	b048d4 <STACK_SIZE+0x3048d4>
    48d0:	00030000 	andeq	r0, r3, r0
    48d4:	2c7d8891 	ldclcs	8, cr8, [sp], #-580	; 0xfffffdbc
    48d8:	e800001a 	stmda	r0, {r1, r3, r4}
    48dc:	0400001b 	streq	r0, [r0], #-27	; 0xffffffe5
    48e0:	5001f300 	andpl	pc, r1, r0, lsl #6
    48e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48e8:	00000000 	andeq	r0, r0, r0
    48ec:	0019b000 	andseq	fp, r9, r0
    48f0:	0019f400 	andseq	pc, r9, r0, lsl #8
    48f4:	51000100 	mrspl	r0, (UNDEF: 16)
    48f8:	000019f4 	strdeq	r1, [r0], -r4
    48fc:	00001be8 	andeq	r1, r0, r8, ror #23
    4900:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    4904:	0000007c 	andeq	r0, r0, ip, ror r0
    4908:	00000000 	andeq	r0, r0, r0
    490c:	0019b000 	andseq	fp, r9, r0
    4910:	0019d800 	andseq	sp, r9, r0, lsl #16
    4914:	52000100 	andpl	r0, r0, #0, 2
    4918:	000019d8 	ldrdeq	r1, [r0], -r8
    491c:	00001be8 	andeq	r1, r0, r8, ror #23
    4920:	98910003 	ldmls	r1, {r0, r1}
    4924:	0000007d 	andeq	r0, r0, sp, ror r0
    4928:	00000000 	andeq	r0, r0, r0
    492c:	0019b000 	andseq	fp, r9, r0
    4930:	001a0f00 	andseq	r0, sl, r0, lsl #30
    4934:	53000100 	movwpl	r0, #256	; 0x100
    4938:	00001a0f 	andeq	r1, r0, pc, lsl #20
    493c:	00001be8 	andeq	r1, r0, r8, ror #23
    4940:	94910003 	ldrls	r0, [r1], #3
    4944:	0000007d 	andeq	r0, r0, sp, ror r0
    4948:	00000000 	andeq	r0, r0, r0
    494c:	0019b000 	andseq	fp, r9, r0
    4950:	0019b400 	andseq	fp, r9, r0, lsl #8
    4954:	91000200 	mrsls	r0, R8_usr
    4958:	0019b400 	andseq	fp, r9, r0, lsl #8
    495c:	0019c400 	andseq	ip, r9, r0, lsl #8
    4960:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    4964:	0019c400 	andseq	ip, r9, r0, lsl #8
    4968:	001be800 	andseq	lr, fp, r0, lsl #16
    496c:	91000200 	mrsls	r0, R8_usr
	...
    4978:	001a1000 	andseq	r1, sl, r0
    497c:	001a1c00 	andseq	r1, sl, r0, lsl #24
    4980:	91000400 	tstls	r0, r0, lsl #8
    4984:	1c9f7dd0 	ldcne	13, cr7, [pc], {208}	; 0xd0
    4988:	4400001a 	strmi	r0, [r0], #-26	; 0xffffffe6
    498c:	0100001a 	tsteq	r0, sl, lsl r0
    4990:	1a445600 	bne	111a198 <STACK_SIZE+0x91a198>
    4994:	1a500000 	bne	140499c <STACK_SIZE+0xc0499c>
    4998:	00010000 	andeq	r0, r1, r0
    499c:	001a505c 	andseq	r5, sl, ip, asr r0
    49a0:	001a9400 	andseq	r9, sl, r0, lsl #8
    49a4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    49a8:	00001a94 	muleq	r0, r4, sl
    49ac:	00001aa0 	andeq	r1, r0, r0, lsr #21
    49b0:	a05c0001 	subsge	r0, ip, r1
    49b4:	e800001a 	stmda	r0, {r1, r3, r4}
    49b8:	0300001b 	movweq	r0, #27
    49bc:	7cf49100 	ldfvcp	f1, [r4]
	...
    49c8:	00001a10 	andeq	r1, r0, r0, lsl sl
    49cc:	00001be0 	andeq	r1, r0, r0, ror #23
    49d0:	88910003 	ldmhi	r1, {r0, r1}
    49d4:	001be07d 	andseq	lr, fp, sp, ror r0
    49d8:	001be400 	andseq	lr, fp, r0, lsl #8
    49dc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    49e0:	00001be4 	andeq	r1, r0, r4, ror #23
    49e4:	00001be8 	andeq	r1, r0, r8, ror #23
    49e8:	88910003 	ldmhi	r1, {r0, r1}
    49ec:	0000007d 	andeq	r0, r0, sp, ror r0
    49f0:	00000000 	andeq	r0, r0, r0
    49f4:	001a4400 	andseq	r4, sl, r0, lsl #8
    49f8:	001a4800 	andseq	r4, sl, r0, lsl #16
    49fc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4a00:	00001a48 	andeq	r1, r0, r8, asr #20
    4a04:	00001a50 	andeq	r1, r0, r0, asr sl
    4a08:	00750005 	rsbseq	r0, r5, r5
    4a0c:	509f2438 	addspl	r2, pc, r8, lsr r4	; <UNPREDICTABLE>
    4a10:	5c00001a 	stcpl	0, cr0, [r0], {26}
    4a14:	0d00001a 	stceq	0, cr0, [r0, #-104]	; 0xffffff98
    4a18:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    4a1c:	947f7624 	ldrbtls	r7, [pc], #-1572	; 4a24 <SVC_STACK_SIZE+0xa24>
    4a20:	1aff0801 	bne	fffc6a2c <PCB_BASE_APP1+0xbb4c682c>
    4a24:	1a949f21 	bne	fe52c6b0 <PCB_BASE_APP1+0xb9a2c4b0>
    4a28:	1ab40000 	bne	fed04a30 <PCB_BASE_APP1+0xba204830>
    4a2c:	00010000 	andeq	r0, r1, r0
    4a30:	00000055 	andeq	r0, r0, r5, asr r0
    4a34:	00000000 	andeq	r0, r0, r0
    4a38:	001a9400 	andseq	r9, sl, r0, lsl #8
    4a3c:	001ab400 	andseq	fp, sl, r0, lsl #8
    4a40:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4a4c:	00001a94 	muleq	r0, r4, sl
    4a50:	00001be0 	andeq	r1, r0, r0, ror #23
    4a54:	88910003 	ldmhi	r1, {r0, r1}
    4a58:	0000007d 	andeq	r0, r0, sp, ror r0
    4a5c:	00000000 	andeq	r0, r0, r0
    4a60:	001af800 	andseq	pc, sl, r0, lsl #16
    4a64:	001b1400 	andseq	r1, fp, r0, lsl #8
    4a68:	91000b00 	tstls	r0, r0, lsl #22
    4a6c:	01947d80 	orrseq	r7, r4, r0, lsl #27
    4a70:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4a74:	1bbc9f4b 	blne	fef2c7a8 <PCB_BASE_APP1+0xba42c5a8>
    4a78:	1be80000 	blne	ffa04a80 <PCB_BASE_APP1+0xbaf04880>
    4a7c:	000b0000 	andeq	r0, fp, r0
    4a80:	947d8091 	ldrbtls	r8, [sp], #-145	; 0xffffff6f
    4a84:	1c7c9101 	ldfnep	f1, [ip], #-4
    4a88:	009f4b23 	addseq	r4, pc, r3, lsr #22
    4a8c:	00000000 	andeq	r0, r0, r0
    4a90:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4a94:	1800001a 	stmdane	r0, {r1, r3, r4}
    4a98:	0200001b 	andeq	r0, r0, #27
    4a9c:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    4aa0:	2c00001b 	stccs	0, cr0, [r0], {27}
    4aa4:	0b00001b 	bleq	4b18 <SVC_STACK_SIZE+0xb18>
    4aa8:	7d9c9100 	ldfvcd	f1, [ip]
    4aac:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4ab0:	9f55231c 	svcls	0x0055231c
    4ab4:	00001ba8 	andeq	r1, r0, r8, lsr #23
    4ab8:	00001be8 	andeq	r1, r0, r8, ror #23
    4abc:	9c91000b 	ldcls	0, cr0, [r1], {11}
    4ac0:	9101947d 	tstls	r1, sp, ror r4
    4ac4:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    4ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4acc:	00000000 	andeq	r0, r0, r0
    4ad0:	001b3800 	andseq	r3, fp, r0, lsl #16
    4ad4:	001b4c00 	andseq	r4, fp, r0, lsl #24
    4ad8:	30000200 	andcc	r0, r0, r0, lsl #4
    4adc:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    4ae0:	001b9800 	andseq	r9, fp, r0, lsl #16
    4ae4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    4ae8:	00001b98 	muleq	r0, r8, fp
    4aec:	00001b9c 	muleq	r0, ip, fp
    4af0:	7f770003 	svcvc	0x00770003
    4af4:	001b9c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    4af8:	001ba800 	andseq	sl, fp, r0, lsl #16
    4afc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    4b08:	00001b4c 	andeq	r1, r0, ip, asr #22
    4b0c:	00001b60 	andeq	r1, r0, r0, ror #22
    4b10:	9f300002 	svcls	0x00300002
    4b14:	00001b60 	andeq	r1, r0, r0, ror #22
    4b18:	00001b6c 	andeq	r1, r0, ip, ror #22
    4b1c:	6c530001 	mrrcvs	0, 0, r0, r3, cr1
    4b20:	7000001b 	andvc	r0, r0, fp, lsl r0
    4b24:	0300001b 	movweq	r0, #27
    4b28:	9f7f7300 	svcls	0x007f7300
    4b2c:	00001b70 	andeq	r1, r0, r0, ror fp
    4b30:	00001b94 	muleq	r0, r4, fp
    4b34:	00530001 	subseq	r0, r3, r1
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4b40:	4800001b 	stmdami	r0, {r0, r1, r3, r4}
    4b44:	0100001b 	tsteq	r0, fp, lsl r0
    4b48:	1b485600 	blne	121a350 <STACK_SIZE+0xa1a350>
    4b4c:	1b4c0000 	blne	1304b54 <STACK_SIZE+0xb04b54>
    4b50:	00130000 	andseq	r0, r3, r0
    4b54:	067d9491 			; <UNDEFINED> instruction: 0x067d9491
    4b58:	0070007c 	rsbseq	r0, r0, ip, ror r0
    4b5c:	301a0073 	andscc	r0, sl, r3, ror r0
    4b60:	00012829 	andeq	r2, r1, r9, lsr #16
    4b64:	4c9f1316 	ldcmi	3, cr1, [pc], {22}
    4b68:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    4b6c:	1e00001b 	mcrne	0, 0, r0, cr0, cr11, {0}
    4b70:	7d949100 	ldfvcd	f1, [r4]
    4b74:	7d989106 	ldfvcd	f1, [r8, #24]
    4b78:	7d9c9106 	ldfvcd	f1, [ip, #24]
    4b7c:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    4b80:	90911aff 			; <UNDEFINED> instruction: 0x90911aff
    4b84:	301a067d 	andscc	r0, sl, sp, ror r6
    4b88:	00012829 	andeq	r2, r1, r9, lsr #16
    4b8c:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4b90:	00000000 	andeq	r0, r0, r0
    4b94:	60000000 	andvs	r0, r0, r0
    4b98:	6800001b 	stmdavs	r0, {r0, r1, r3, r4}
    4b9c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    4ba0:	75007200 	strvc	r7, [r0, #-512]	; 0xfffffe00
    4ba4:	689f2200 	ldmvs	pc, {r9, sp}	; <UNPREDICTABLE>
    4ba8:	8400001b 	strhi	r0, [r0], #-27	; 0xffffffe5
    4bac:	0100001b 	tsteq	r0, fp, lsl r0
    4bb0:	00005100 	andeq	r5, r0, r0, lsl #2
    4bb4:	00000000 	andeq	r0, r0, r0
    4bb8:	008c0000 	addeq	r0, ip, r0
    4bbc:	00a70000 	adceq	r0, r7, r0
    4bc0:	00010000 	andeq	r0, r1, r0
    4bc4:	0000a750 	andeq	sl, r0, r0, asr r7
    4bc8:	0000b800 	andeq	fp, r0, r0, lsl #16
    4bcc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    4bd0:	000000b8 	strheq	r0, [r0], -r8
    4bd4:	000000bb 	strheq	r0, [r0], -fp
    4bd8:	bb500001 	bllt	1404be4 <STACK_SIZE+0xc04be4>
    4bdc:	bc000000 	stclt	0, cr0, [r0], {-0}
    4be0:	04000000 	streq	r0, [r0], #-0
    4be4:	5001f300 	andpl	pc, r1, r0, lsl #6
    4be8:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    4bec:	0000cc00 	andeq	ip, r0, r0, lsl #24
    4bf0:	50000100 	andpl	r0, r0, r0, lsl #2
    4bf4:	000000cc 	andeq	r0, r0, ip, asr #1
    4bf8:	00000130 	andeq	r0, r0, r0, lsr r1
    4bfc:	30540001 	subscc	r0, r4, r1
    4c00:	34000001 	strcc	r0, [r0], #-1
    4c04:	04000001 	streq	r0, [r0], #-1
    4c08:	5001f300 	andpl	pc, r1, r0, lsl #6
    4c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c10:	00000000 	andeq	r0, r0, r0
    4c14:	00002400 	andeq	r2, r0, r0, lsl #8
    4c18:	00002c00 	andeq	r2, r0, r0, lsl #24
    4c1c:	50000100 	andpl	r0, r0, r0, lsl #2
    4c20:	0000002c 	andeq	r0, r0, ip, lsr #32
    4c24:	00000040 	andeq	r0, r0, r0, asr #32
    4c28:	01f30004 	mvnseq	r0, r4
    4c2c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4c38:	00280000 	eoreq	r0, r8, r0
    4c3c:	00010000 	andeq	r0, r1, r0
    4c40:	00002850 	andeq	r2, r0, r0, asr r8
    4c44:	00004c00 	andeq	r4, r0, r0, lsl #24
    4c48:	f3000400 	vshl.u8	d0, d0, d0
    4c4c:	009f5001 	addseq	r5, pc, r1
	...
    4c58:	04000000 	streq	r0, [r0], #-0
    4c5c:	01000000 	mrseq	r0, (UNDEF: 0)
    4c60:	00045100 	andeq	r5, r4, r0, lsl #2
    4c64:	000c0000 	andeq	r0, ip, r0
    4c68:	00040000 	andeq	r0, r4, r0
    4c6c:	9f7c8471 	svcls	0x007c8471
    4c70:	0000000c 	andeq	r0, r0, ip
    4c74:	00000028 	andeq	r0, r0, r8, lsr #32
    4c78:	81710004 	cmnhi	r1, r4
    4c7c:	00289f7c 	eoreq	r9, r8, ip, ror pc
    4c80:	004c0000 	subeq	r0, ip, r0
    4c84:	00040000 	andeq	r0, r4, r0
    4c88:	9f5101f3 	svcls	0x005101f3
	...
    4c98:	00000028 	andeq	r0, r0, r8, lsr #32
    4c9c:	28520001 	ldmdacs	r2, {r0}^
    4ca0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4ca4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ca8:	00005500 	andeq	r5, r0, r0, lsl #10
    4cac:	00000000 	andeq	r0, r0, r0
    4cb0:	001c0000 	andseq	r0, ip, r0
    4cb4:	00280000 	eoreq	r0, r8, r0
    4cb8:	00010000 	andeq	r0, r1, r0
    4cbc:	00002850 	andeq	r2, r0, r0, asr r8
    4cc0:	00003800 	andeq	r3, r0, r0, lsl #16
    4cc4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    4cc8:	00000038 	andeq	r0, r0, r8, lsr r0
    4ccc:	0000003b 	andeq	r0, r0, fp, lsr r0
    4cd0:	3b500001 	blcc	1404cdc <STACK_SIZE+0xc04cdc>
    4cd4:	44000000 	strmi	r0, [r0], #-0
    4cd8:	03000000 	movweq	r0, #0
    4cdc:	9f7f7400 	svcls	0x007f7400
    4ce0:	00000044 	andeq	r0, r0, r4, asr #32
    4ce4:	0000004c 	andeq	r0, r0, ip, asr #32
    4ce8:	00540001 	subseq	r0, r4, r1
	...
    4cf4:	1c000000 	stcne	0, cr0, [r0], {-0}
    4cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    4cfc:	001c5000 	andseq	r5, ip, r0
    4d00:	00300000 	eorseq	r0, r0, r0
    4d04:	00030000 	andeq	r0, r3, r0
    4d08:	309f7971 	addscc	r7, pc, r1, ror r9	; <UNPREDICTABLE>
    4d0c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4d10:	04000000 	streq	r0, [r0], #-0
    4d14:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	00002c00 	andeq	r2, r0, r0, lsl #24
    4d24:	00004400 	andeq	r4, r0, r0, lsl #8
    4d28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4d34:	0000070c 	andeq	r0, r0, ip, lsl #14
    4d38:	00000738 	andeq	r0, r0, r8, lsr r7
    4d3c:	38500001 	ldmdacc	r0, {r0}^
    4d40:	94000007 	strls	r0, [r0], #-7
    4d44:	04000007 	streq	r0, [r0], #-7
    4d48:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d50:	00000000 	andeq	r0, r0, r0
    4d54:	00085400 	andeq	r5, r8, r0, lsl #8
    4d58:	0008bf00 	andeq	fp, r8, r0, lsl #30
    4d5c:	50000100 	andpl	r0, r0, r0, lsl #2
    4d60:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    4d64:	000008c0 	andeq	r0, r0, r0, asr #17
    4d68:	01f30004 	mvnseq	r0, r4
    4d6c:	08c09f50 	stmiaeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
    4d70:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    4d74:	00010000 	andeq	r0, r1, r0
    4d78:	0008c450 	andeq	ip, r8, r0, asr r4
    4d7c:	00093400 	andeq	r3, r9, r0, lsl #8
    4d80:	f3000400 	vshl.u8	d0, d0, d0
    4d84:	009f5001 	addseq	r5, pc, r1
    4d88:	00000000 	andeq	r0, r0, r0
    4d8c:	40000000 	andmi	r0, r0, r0
    4d90:	44000009 	strmi	r0, [r0], #-9
    4d94:	01000009 	tsteq	r0, r9
    4d98:	00005200 	andeq	r5, r0, r0, lsl #4
    4d9c:	00000000 	andeq	r0, r0, r0
    4da0:	0a8c0000 	beq	fe304da8 <PCB_BASE_APP1+0xb9804ba8>
    4da4:	0ac00000 	beq	ff004dac <PCB_BASE_APP1+0xba504bac>
    4da8:	00010000 	andeq	r0, r1, r0
    4dac:	000ac050 	andeq	ip, sl, r0, asr r0
    4db0:	000b9c00 	andeq	r9, fp, r0, lsl #24
    4db4:	f3000400 	vshl.u8	d0, d0, d0
    4db8:	009f5001 	addseq	r5, pc, r1
    4dbc:	00000000 	andeq	r0, r0, r0
    4dc0:	8c000000 	stchi	0, cr0, [r0], {-0}
    4dc4:	0800000a 	stmdaeq	r0, {r1, r3}
    4dc8:	0100000b 	tsteq	r0, fp
    4dcc:	0b085100 	bleq	2191d4 <IRQ_STACK_SIZE+0x2111d4>
    4dd0:	0b2c0000 	bleq	b04dd8 <STACK_SIZE+0x304dd8>
    4dd4:	00030000 	andeq	r0, r3, r0
    4dd8:	689f0171 	ldmvs	pc, {r0, r4, r5, r6, r8}	; <UNPREDICTABLE>
    4ddc:	6c00000b 	stcvs	0, cr0, [r0], {11}
    4de0:	0100000b 	tsteq	r0, fp
    4de4:	0b6c5100 	bleq	1b191ec <STACK_SIZE+0x13191ec>
    4de8:	0b700000 	bleq	1c04df0 <STACK_SIZE+0x1404df0>
    4dec:	00030000 	andeq	r0, r3, r0
    4df0:	009f0171 	addseq	r0, pc, r1, ror r1	; <UNPREDICTABLE>
    4df4:	00000000 	andeq	r0, r0, r0
    4df8:	8c000000 	stchi	0, cr0, [r0], {-0}
    4dfc:	a400000a 	strge	r0, [r0], #-10
    4e00:	0100000a 	tsteq	r0, sl
    4e04:	0aa45200 	beq	fe91960c <PCB_BASE_APP1+0xb9e1940c>
    4e08:	0b300000 	bleq	c04e10 <STACK_SIZE+0x404e10>
    4e0c:	00010000 	andeq	r0, r1, r0
    4e10:	000b3053 	andeq	r3, fp, r3, asr r0
    4e14:	000b9c00 	andeq	r9, fp, r0, lsl #24
    4e18:	f3000400 	vshl.u8	d0, d0, d0
    4e1c:	009f5201 	addseq	r5, pc, r1, lsl #4
    4e20:	00000000 	andeq	r0, r0, r0
    4e24:	9c000000 	stcls	0, cr0, [r0], {-0}
    4e28:	a400000a 	strge	r0, [r0], #-10
    4e2c:	0100000a 	tsteq	r0, sl
    4e30:	0aa45200 	beq	fe919638 <PCB_BASE_APP1+0xb9e19438>
    4e34:	0b780000 	bleq	1e04e3c <STACK_SIZE+0x1604e3c>
    4e38:	00010000 	andeq	r0, r1, r0
    4e3c:	00000053 	andeq	r0, r0, r3, asr r0
    4e40:	00000000 	andeq	r0, r0, r0
    4e44:	000b9c00 	andeq	r9, fp, r0, lsl #24
    4e48:	000bd000 	andeq	sp, fp, r0
    4e4c:	50000100 	andpl	r0, r0, r0, lsl #2
    4e50:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e54:	00000cc0 	andeq	r0, r0, r0, asr #25
    4e58:	01f30004 	mvnseq	r0, r4
    4e5c:	00009f50 	andeq	r9, r0, r0, asr pc
    4e60:	00000000 	andeq	r0, r0, r0
    4e64:	0b9c0000 	bleq	fe704e6c <PCB_BASE_APP1+0xb9c04c6c>
    4e68:	0c180000 	ldceq	0, cr0, [r8], {-0}
    4e6c:	00010000 	andeq	r0, r1, r0
    4e70:	000c1851 	andeq	r1, ip, r1, asr r8
    4e74:	000c3c00 	andeq	r3, ip, r0, lsl #24
    4e78:	71000300 	mrsvc	r0, LR_irq
    4e7c:	0c789f01 	ldcleq	15, cr9, [r8], #-4
    4e80:	0c7c0000 	ldcleq	0, cr0, [ip], #-0
    4e84:	00010000 	andeq	r0, r1, r0
    4e88:	000c7c51 	andeq	r7, ip, r1, asr ip
    4e8c:	000c8000 	andeq	r8, ip, r0
    4e90:	71000300 	mrsvc	r0, LR_irq
    4e94:	00009f01 	andeq	r9, r0, r1, lsl #30
    4e98:	00000000 	andeq	r0, r0, r0
    4e9c:	0b9c0000 	bleq	fe704ea4 <PCB_BASE_APP1+0xb9c04ca4>
    4ea0:	0bb40000 	bleq	fed04ea8 <PCB_BASE_APP1+0xba204ca8>
    4ea4:	00010000 	andeq	r0, r1, r0
    4ea8:	000bb452 	andeq	fp, fp, r2, asr r4
    4eac:	000c4000 	andeq	r4, ip, r0
    4eb0:	53000100 	movwpl	r0, #256	; 0x100
    4eb4:	00000c40 	andeq	r0, r0, r0, asr #24
    4eb8:	00000cc0 	andeq	r0, r0, r0, asr #25
    4ebc:	01f30004 	mvnseq	r0, r4
    4ec0:	00009f52 	andeq	r9, r0, r2, asr pc
    4ec4:	00000000 	andeq	r0, r0, r0
    4ec8:	0bac0000 	bleq	feb04ed0 <PCB_BASE_APP1+0xba004cd0>
    4ecc:	0bb40000 	bleq	fed04ed4 <PCB_BASE_APP1+0xba204cd4>
    4ed0:	00010000 	andeq	r0, r1, r0
    4ed4:	000bb452 	andeq	fp, fp, r2, asr r4
    4ed8:	000c6c00 	andeq	r6, ip, r0, lsl #24
    4edc:	53000100 	movwpl	r0, #256	; 0x100
    4ee0:	00000c6c 	andeq	r0, r0, ip, ror #24
    4ee4:	00000c74 	andeq	r0, r0, r4, ror ip
    4ee8:	7c730003 	ldclvc	0, cr0, [r3], #-12
    4eec:	000c749f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
    4ef0:	000c8800 	andeq	r8, ip, r0, lsl #16
    4ef4:	53000100 	movwpl	r0, #256	; 0x100
	...
    4f04:	00000014 	andeq	r0, r0, r4, lsl r0
    4f08:	14500001 	ldrbne	r0, [r0], #-1
    4f0c:	84000000 	strhi	r0, [r0], #-0
    4f10:	04000000 	streq	r0, [r0], #-0
    4f14:	5001f300 	andpl	pc, r1, r0, lsl #6
    4f18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f1c:	00000000 	andeq	r0, r0, r0
    4f20:	00008400 	andeq	r8, r0, r0, lsl #8
    4f24:	0000a700 	andeq	sl, r0, r0, lsl #14
    4f28:	50000100 	andpl	r0, r0, r0, lsl #2
    4f2c:	000000a7 	andeq	r0, r0, r7, lsr #1
    4f30:	000000a8 	andeq	r0, r0, r8, lsr #1
    4f34:	01f30004 	mvnseq	r0, r4
    4f38:	00a89f50 	adceq	r9, r8, r0, asr pc
    4f3c:	00c00000 	sbceq	r0, r0, r0
    4f40:	00010000 	andeq	r0, r1, r0
    4f44:	0000c050 	andeq	ip, r0, r0, asr r0
    4f48:	00013c00 	andeq	r3, r1, r0, lsl #24
    4f4c:	f3000400 	vshl.u8	d0, d0, d0
    4f50:	009f5001 	addseq	r5, pc, r1
    4f54:	00000000 	andeq	r0, r0, r0
    4f58:	84000000 	strhi	r0, [r0], #-0
    4f5c:	9c000000 	stcls	0, cr0, [r0], {-0}
    4f60:	01000000 	mrseq	r0, (UNDEF: 0)
    4f64:	009c5100 	addseq	r5, ip, r0, lsl #2
    4f68:	00a80000 	adceq	r0, r8, r0
    4f6c:	00040000 	andeq	r0, r4, r0
    4f70:	9f5101f3 	svcls	0x005101f3
    4f74:	000000a8 	andeq	r0, r0, r8, lsr #1
    4f78:	000000c8 	andeq	r0, r0, r8, asr #1
    4f7c:	c8510001 	ldmdagt	r1, {r0}^
    4f80:	3c000000 	stccc	0, cr0, [r0], {-0}
    4f84:	04000001 	streq	r0, [r0], #-1
    4f88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4f8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4f98:	00000400 	andeq	r0, r0, r0, lsl #8
    4f9c:	50000100 	andpl	r0, r0, r0, lsl #2
    4fa0:	00000004 	andeq	r0, r0, r4
    4fa4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fa8:	01f30004 	mvnseq	r0, r4
    4fac:	00009f50 	andeq	r9, r0, r0, asr pc
    4fb0:	00000000 	andeq	r0, r0, r0
    4fb4:	00840000 	addeq	r0, r4, r0
    4fb8:	00a00000 	adceq	r0, r0, r0
    4fbc:	00080000 	andeq	r0, r8, r0
    4fc0:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    4fc4:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    4fc8:	000000a0 	andeq	r0, r0, r0, lsr #1
    4fcc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fd0:	93f50016 	mvnsls	r0, #22
    4fd4:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    4fd8:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    4fdc:	00000825 	andeq	r0, r0, r5, lsr #16
    4fe0:	00000000 	andeq	r0, r0, r0
    4fe4:	9f1c3ff0 	svcls	0x001c3ff0
	...
    4ff0:	00000124 	andeq	r0, r0, r4, lsr #2
    4ff4:	00000140 	andeq	r0, r0, r0, asr #2
    4ff8:	40500001 	subsmi	r0, r0, r1
    4ffc:	64000001 	strvs	r0, [r0], #-1
    5000:	03000001 	movweq	r0, #1
    5004:	9f017000 	svcls	0x00017000
    5008:	00000164 	andeq	r0, r0, r4, ror #2
    500c:	0000016c 	andeq	r0, r0, ip, ror #2
    5010:	74500001 	ldrbvc	r0, [r0], #-1
    5014:	90000001 	andls	r0, r0, r1
    5018:	03000001 	movweq	r0, #1
    501c:	9f017000 	svcls	0x00017000
	...
    5028:	00000140 	andeq	r0, r0, r0, asr #2
    502c:	00000164 	andeq	r0, r0, r4, ror #2
    5030:	645c0001 	ldrbvs	r0, [ip], #-1
    5034:	6c000001 	stcvs	0, cr0, [r0], {1}
    5038:	04000001 	streq	r0, [r0], #-1
    503c:	06207300 	strteq	r7, [r0], -r0, lsl #6
    5040:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    5044:	00019000 	andeq	r9, r1, r0
    5048:	5c000100 	stfpls	f0, [r0], {-0}
	...
    5054:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    5058:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    505c:	d8910004 	ldmle	r1, {r2}
    5060:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    5064:	01d80000 	bicseq	r0, r8, r0
    5068:	00010000 	andeq	r0, r1, r0
    506c:	0001d85c 	andeq	sp, r1, ip, asr r8
    5070:	0001fc00 	andeq	pc, r1, r0, lsl #24
    5074:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5078:	01fc9f01 	mvnseq	r9, r1, lsl #30
    507c:	02040000 	andeq	r0, r4, #0
    5080:	00010000 	andeq	r0, r1, r0
    5084:	00020c5c 	andeq	r0, r2, ip, asr ip
    5088:	00022800 	andeq	r2, r2, r0, lsl #16
    508c:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5090:	00009f01 	andeq	r9, r0, r1, lsl #30
    5094:	00000000 	andeq	r0, r0, r0
    5098:	01d80000 	bicseq	r0, r8, r0
    509c:	01fc0000 	mvnseq	r0, r0
    50a0:	00010000 	andeq	r0, r1, r0
    50a4:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    50a8:	00020400 	andeq	r0, r2, r0, lsl #8
    50ac:	73000400 	movwvc	r0, #1024	; 0x400
    50b0:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    50b4:	28000002 	stmdacs	r0, {r1}
    50b8:	01000002 	tsteq	r0, r2
    50bc:	00005000 	andeq	r5, r0, r0
    50c0:	00000000 	andeq	r0, r0, r0
    50c4:	026c0000 	rsbeq	r0, ip, #0
    50c8:	02940000 	addseq	r0, r4, #0
    50cc:	00010000 	andeq	r0, r1, r0
    50d0:	00029450 	andeq	r9, r2, r0, asr r4
    50d4:	0002e000 	andeq	lr, r2, r0
    50d8:	56000100 	strpl	r0, [r0], -r0, lsl #2
    50dc:	000002e0 	andeq	r0, r0, r0, ror #5
    50e0:	00000338 	andeq	r0, r0, r8, lsr r3
    50e4:	01f30004 	mvnseq	r0, r4
    50e8:	00009f50 	andeq	r9, r0, r0, asr pc
    50ec:	00000000 	andeq	r0, r0, r0
    50f0:	026c0000 	rsbeq	r0, ip, #0
    50f4:	02980000 	addseq	r0, r8, #0
    50f8:	00010000 	andeq	r0, r1, r0
    50fc:	00029851 	andeq	r9, r2, r1, asr r8
    5100:	00030000 	andeq	r0, r3, r0
    5104:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5108:	00000300 	andeq	r0, r0, r0, lsl #6
    510c:	00000304 	andeq	r0, r0, r4, lsl #6
    5110:	01f30004 	mvnseq	r0, r4
    5114:	03049f51 	movweq	r9, #20305	; 0x4f51
    5118:	03340000 	teqeq	r4, #0
    511c:	00010000 	andeq	r0, r1, r0
    5120:	00033455 	andeq	r3, r3, r5, asr r4
    5124:	00033800 	andeq	r3, r3, r0, lsl #16
    5128:	f3000400 	vshl.u8	d0, d0, d0
    512c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5130:	00000000 	andeq	r0, r0, r0
    5134:	6c000000 	stcvs	0, cr0, [r0], {-0}
    5138:	af000002 	svcge	0x00000002
    513c:	01000002 	tsteq	r0, r2
    5140:	02af5200 	adceq	r5, pc, #0, 4
    5144:	02d00000 	sbcseq	r0, r0, #0
    5148:	00010000 	andeq	r0, r1, r0
    514c:	0002d057 	andeq	sp, r2, r7, asr r0
    5150:	00033800 	andeq	r3, r3, r0, lsl #16
    5154:	f3000400 	vshl.u8	d0, d0, d0
    5158:	009f5201 	addseq	r5, pc, r1, lsl #4
    515c:	00000000 	andeq	r0, r0, r0
    5160:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5164:	58000003 	stmdapl	r0, {r0, r1}
    5168:	01000003 	tsteq	r0, r3
    516c:	03585000 	cmpeq	r8, #0
    5170:	03dc0000 	bicseq	r0, ip, #0
    5174:	00010000 	andeq	r0, r1, r0
    5178:	0003dc55 	andeq	sp, r3, r5, asr ip
    517c:	0003e400 	andeq	lr, r3, r0, lsl #8
    5180:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    5184:	03e49f01 	mvneq	r9, #1, 30
    5188:	04300000 	ldrteq	r0, [r0], #-0
    518c:	00010000 	andeq	r0, r1, r0
    5190:	00000055 	andeq	r0, r0, r5, asr r0
    5194:	00000000 	andeq	r0, r0, r0
    5198:	00034c00 	andeq	r4, r3, r0, lsl #24
    519c:	00035800 	andeq	r5, r3, r0, lsl #16
    51a0:	50000100 	andpl	r0, r0, r0, lsl #2
    51a4:	00000358 	andeq	r0, r0, r8, asr r3
    51a8:	00000430 	andeq	r0, r0, r0, lsr r4
    51ac:	00560001 	subseq	r0, r6, r1
    51b0:	00000000 	andeq	r0, r0, r0
    51b4:	3c000000 	stccc	0, cr0, [r0], {-0}
    51b8:	44000004 	strmi	r0, [r0], #-4
    51bc:	03000004 	movweq	r0, #4
    51c0:	9f447b00 	svcls	0x00447b00
    51c4:	00000444 	andeq	r0, r0, r4, asr #8
    51c8:	00000530 	andeq	r0, r0, r0, lsr r5
    51cc:	30560001 	subscc	r0, r6, r1
    51d0:	40000005 	andmi	r0, r0, r5
    51d4:	03000005 	movweq	r0, #5
    51d8:	9f457b00 	svcls	0x00457b00
    51dc:	00000540 	andeq	r0, r0, r0, asr #10
    51e0:	0000062c 	andeq	r0, r0, ip, lsr #12
    51e4:	00560001 	subseq	r0, r6, r1
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	3c000000 	stccc	0, cr0, [r0], {-0}
    51f0:	4c000004 	stcmi	0, cr0, [r0], {4}
    51f4:	02000005 	andeq	r0, r0, #5
    51f8:	4c9f3a00 	vldmiami	pc, {s6-s5}
    51fc:	74000005 	strvc	r0, [r0], #-5
    5200:	01000005 	tsteq	r0, r5
    5204:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    5208:	05780000 	ldrbeq	r0, [r8, #-0]!
    520c:	00020000 	andeq	r0, r2, r0
    5210:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    5214:	06080000 	streq	r0, [r8], -r0
    5218:	00010000 	andeq	r0, r1, r0
    521c:	00060857 	andeq	r0, r6, r7, asr r8
    5220:	00062400 	andeq	r2, r6, r0, lsl #8
    5224:	3a000200 	bcc	5a2c <SVC_STACK_SIZE+0x1a2c>
    5228:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    522c:	00062c00 	andeq	r2, r6, r0, lsl #24
    5230:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    523c:	0000043c 	andeq	r0, r0, ip, lsr r4
    5240:	00000530 	andeq	r0, r0, r0, lsr r5
    5244:	9f300002 	svcls	0x00300002
    5248:	00000530 	andeq	r0, r0, r0, lsr r5
    524c:	00000540 	andeq	r0, r0, r0, asr #10
    5250:	9f310002 	svcls	0x00310002
    5254:	00000540 	andeq	r0, r0, r0, asr #10
    5258:	0000062c 	andeq	r0, r0, ip, lsr #12
    525c:	00540001 	subseq	r0, r4, r1
    5260:	00000000 	andeq	r0, r0, r0
    5264:	3c000000 	stccc	0, cr0, [r0], {-0}
    5268:	9c000004 	stcls	0, cr0, [r0], {4}
    526c:	02000005 	andeq	r0, r0, #5
    5270:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    5274:	b4000005 	strlt	r0, [r0], #-5
    5278:	01000005 	tsteq	r0, r5
    527c:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    5280:	05d40000 	ldrbeq	r0, [r4]
    5284:	00010000 	andeq	r0, r1, r0
    5288:	0005e85c 	andeq	lr, r5, ip, asr r8
    528c:	0005f800 	andeq	pc, r5, r0, lsl #16
    5290:	30000200 	andcc	r0, r0, r0, lsl #4
    5294:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    5298:	00060000 	andeq	r0, r6, r0
    529c:	50000100 	andpl	r0, r0, r0, lsl #2
    52a0:	00000608 	andeq	r0, r0, r8, lsl #12
    52a4:	0000062c 	andeq	r0, r0, ip, lsr #12
    52a8:	9f300002 	svcls	0x00300002
	...
    52b4:	00000560 	andeq	r0, r0, r0, ror #10
    52b8:	00000578 	andeq	r0, r0, r8, ror r5
    52bc:	78500001 	ldmdavc	r0, {r0}^
    52c0:	88000005 	stmdahi	r0, {r0, r2}
    52c4:	01000005 	tsteq	r0, r5
    52c8:	06245500 	strteq	r5, [r4], -r0, lsl #10
    52cc:	06280000 	strteq	r0, [r8], -r0
    52d0:	00010000 	andeq	r0, r1, r0
    52d4:	00062850 	andeq	r2, r6, r0, asr r8
    52d8:	00062c00 	andeq	r2, r6, r0, lsl #24
    52dc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    52e8:	00000578 	andeq	r0, r0, r8, ror r5
    52ec:	00000588 	andeq	r0, r0, r8, lsl #11
    52f0:	9f300002 	svcls	0x00300002
    52f4:	0000059c 	muleq	r0, ip, r5
    52f8:	000005d4 	ldrdeq	r0, [r0], -r4
    52fc:	00530001 	subseq	r0, r3, r1
    5300:	00000000 	andeq	r0, r0, r0
    5304:	3c000000 	stccc	0, cr0, [r0], {-0}
    5308:	44000004 	strmi	r0, [r0], #-4
    530c:	03000004 	movweq	r0, #4
    5310:	9f447b00 	svcls	0x00447b00
    5314:	00000444 	andeq	r0, r0, r4, asr #8
    5318:	00000454 	andeq	r0, r0, r4, asr r4
    531c:	54560001 	ldrbpl	r0, [r6], #-1
    5320:	d8000004 	stmdale	r0, {r2}
    5324:	01000004 	tsteq	r0, r4
    5328:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    532c:	04e00000 	strbteq	r0, [r0], #0
    5330:	00030000 	andeq	r0, r3, r0
    5334:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    5338:	60000004 	andvs	r0, r0, r4
    533c:	01000005 	tsteq	r0, r5
    5340:	06085500 	streq	r5, [r8], -r0, lsl #10
    5344:	06240000 	strteq	r0, [r4], -r0
    5348:	00010000 	andeq	r0, r1, r0
    534c:	00000055 	andeq	r0, r0, r5, asr r0
    5350:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40000194 	mulmi	r0, r4, r1
  14:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	05c30002 	strbeq	r0, [r3, #2]
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000550 	andmi	r0, r0, r0, asr r5
  34:	00000090 	muleq	r0, r0, r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	076a0002 	strbeq	r0, [sl, -r2]!
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	400005e0 	andmi	r0, r0, r0, ror #11
  54:	000000c0 	andeq	r0, r0, r0, asr #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	09aa0002 	stmibeq	sl!, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	400006a0 	andmi	r0, r0, r0, lsr #13
  74:	00001844 	andeq	r1, r0, r4, asr #16
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	1fcf0002 	svcne	0x00cf0002
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40001ee4 	andmi	r1, r0, r4, ror #29
  94:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	235f0002 	cmpcs	pc, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40002164 	andmi	r2, r0, r4, ror #2
  b4:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	399a0002 	ldmibcc	sl, {r1}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40003d98 	mulmi	r0, r8, sp
  d4:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	3bde0002 	blcc	ff7800f4 <PCB_BASE_APP1+0xbac7fef4>
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40003ecc 	andmi	r3, r0, ip, asr #29
  f4:	00000040 	andeq	r0, r0, r0, asr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	3cb50002 	ldccc	0, cr0, [r5], #8
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40003f0c 	andmi	r3, r0, ip, lsl #30
 114:	00000140 	andeq	r0, r0, r0, asr #2
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	40f80002 	rscsmi	r0, r8, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	4000404c 	andmi	r4, r0, ip, asr #32
 134:	000000b4 	strheq	r0, [r0], -r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	426a0002 	rsbmi	r0, sl, #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40004100 	andmi	r4, r0, r0, lsl #2
 154:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	48fd0002 	ldmmi	sp!, {r1}^
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40004dc0 	andmi	r4, r0, r0, asr #27
 174:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	4a990002 	bmi	fe640194 <PCB_BASE_APP1+0xb9b3ff94>
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40004f00 	andmi	r4, r0, r0, lsl #30
 194:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	507a0002 	rsbspl	r0, sl, r2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40005530 	andmi	r5, r0, r0, lsr r5
 1b4:	00000144 	andeq	r0, r0, r4, asr #2
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	50df0002 	sbcspl	r0, pc, r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40005674 	andmi	r5, r0, r4, ror r6
 1d4:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	513d0002 	teqpl	sp, r2
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	40000000 	andmi	r0, r0, r0
 1f4:	00000194 	muleq	r0, r4, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000d2 	ldrdeq	r0, [r0], -r2
       4:	00490002 	subeq	r0, r9, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	70610000 	rsbvc	r0, r1, r0
      40:	6f635f70 	svcvs	0x00635f70
      44:	6f72746e 	svcvs	0x0072746e
      48:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
      4c:	0000682e 	andeq	r6, r0, lr, lsr #16
      50:	00000000 	andeq	r0, r0, r0
      54:	01940205 	orrseq	r0, r4, r5, lsl #4
      58:	b7034000 	strlt	r4, [r3, -r0]
      5c:	2d670101 	stfcse	f0, [r7, #-4]!
      60:	09034b2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
      64:	152ba182 	strne	sl, [fp, #-386]!	; 0xfffffe7e
      68:	02004c67 	andeq	r4, r0, #26368	; 0x6700
      6c:	66060104 	strvs	r0, [r6], -r4, lsl #2
      70:	2d9f6806 	ldccs	8, cr6, [pc, #24]	; 90 <IRQ_BIT+0x10>
      74:	322f2d4b 	eorcc	r2, pc, #4800	; 0x12c0
      78:	bb9f4533 	bllt	fe7d154c <PCB_BASE_APP1+0xb9cd134c>
      7c:	672fbcbb 			; <UNDEFINED> instruction: 0x672fbcbb
      80:	32656785 	rsbcc	r6, r5, #34865152	; 0x2140000
      84:	302c312b 	eorcc	r3, ip, fp, lsr #2
      88:	8583682f 	strhi	r6, [r3, #2095]	; 0x82f
      8c:	312b4c67 	teqcc	fp, r7, ror #24
      90:	6730302c 	ldrvs	r3, [r0, -ip, lsr #32]!
      94:	4c678567 	cfstr64mi	mvdx8, [r7], #-412	; 0xfffffe64
      98:	302c312b 	eorcc	r3, ip, fp, lsr #2
      9c:	86676730 			; <UNDEFINED> instruction: 0x86676730
      a0:	2c2d2f68 	stccs	15, cr2, [sp], #-416	; 0xfffffe60
      a4:	2f672d31 	svccs	0x00672d31
      a8:	82033069 	andhi	r3, r3, #105	; 0x69
      ac:	6583827e 	strvs	r8, [r3, #638]	; 0x27e
      b0:	69a32f2f 	stmibvs	r3!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
      b4:	9f67692b 	svcls	0x0067692b
      b8:	2a302a51 	bcs	c0aa04 <STACK_SIZE+0x40aa04>
      bc:	4d4dbf34 	stclmi	15, cr11, [sp, #-208]	; 0xffffff30
      c0:	312b4d2b 	teqcc	fp, fp, lsr #26
      c4:	2a4f9f4b 	bcs	13e7df8 <STACK_SIZE+0xbe7df8>
      c8:	83a3312f 			; <UNDEFINED> instruction: 0x83a3312f
      cc:	834b2f49 	movthi	r2, #48969	; 0xbf49
      d0:	00020249 	andeq	r0, r2, r9, asr #4
      d4:	00680101 	rsbeq	r0, r8, r1, lsl #2
      d8:	00020000 	andeq	r0, r2, r0
      dc:	0000004b 	andeq	r0, r0, fp, asr #32
      e0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
      e4:	0101000d 	tsteq	r1, sp
      e8:	00000101 	andeq	r0, r0, r1, lsl #2
      ec:	00000100 	andeq	r0, r0, r0, lsl #2
      f0:	70610001 	rsbvc	r0, r1, r1
      f4:	6f635f70 	svcvs	0x00635f70
      f8:	6f72746e 	svcvs	0x0072746e
      fc:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
     100:	0000632e 	andeq	r6, r0, lr, lsr #6
     104:	70610000 	rsbvc	r0, r1, r0
     108:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
     10c:	63697672 	cmnvs	r9, #119537664	; 0x7200000
     110:	00682e65 	rsbeq	r2, r8, r5, ror #28
     114:	64000000 	strvs	r0, [r0], #-0
     118:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     11c:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     120:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     124:	0000682e 	andeq	r6, r0, lr, lsr #16
     128:	00000000 	andeq	r0, r0, r0
     12c:	05500205 	ldrbeq	r0, [r0, #-517]	; 0xfffffdfb
     130:	69184000 	ldmdbvs	r8, {lr}
     134:	694d694b 	stmdbvs	sp, {r0, r1, r3, r6, r8, fp, sp, lr}^
     138:	08684b9f 	stmdaeq	r8!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
     13c:	0004025b 	andeq	r0, r4, fp, asr r2
     140:	006e0101 	rsbeq	r0, lr, r1, lsl #2
     144:	00020000 	andeq	r0, r2, r0
     148:	00000041 	andeq	r0, r0, r1, asr #32
     14c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     150:	0101000d 	tsteq	r1, sp
     154:	00000101 	andeq	r0, r0, r1, lsl #2
     158:	00000100 	andeq	r0, r0, r0, lsl #2
     15c:	70610001 	rsbvc	r0, r1, r1
     160:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
     164:	63697672 	cmnvs	r9, #119537664	; 0x7200000
     168:	00632e65 	rsbeq	r2, r3, r5, ror #28
     16c:	64000000 	strvs	r0, [r0], #-0
     170:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     174:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     178:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     17c:	0000682e 	andeq	r6, r0, lr, lsr #16
     180:	70630000 	rsbvc	r0, r3, r0
     184:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     188:	00000000 	andeq	r0, r0, r0
     18c:	02050000 	andeq	r0, r5, #0
     190:	400005e0 	andmi	r0, r0, r0, ror #11
     194:	16011003 	strne	r1, [r1], -r3
     198:	3246322a 	subcc	r3, r6, #-1610612734	; 0xa0000002
     19c:	4d4d322a 	sfmmi	f3, 2, [sp, #-168]	; 0xffffff58
     1a0:	67312b69 	ldrvs	r2, [r1, -r9, ror #22]!
     1a4:	2fbb5908 	svccs	0x00bb5908
     1a8:	4b134d31 	blmi	4d3674 <IRQ_STACK_SIZE+0x4cb674>
     1ac:	0269134d 	rsbeq	r1, r9, #872415233	; 0x34000001
     1b0:	01010002 	tsteq	r1, r2
     1b4:	00000285 	andeq	r0, r0, r5, lsl #5
     1b8:	00270002 	eoreq	r0, r7, r2
     1bc:	01020000 	mrseq	r0, (UNDEF: 2)
     1c0:	000d0efb 	strdeq	r0, [sp], -fp
     1c4:	01010101 	tsteq	r1, r1, lsl #2
     1c8:	01000000 	mrseq	r0, (UNDEF: 0)
     1cc:	00010000 	andeq	r0, r1, r0
     1d0:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     1d4:	0000632e 	andeq	r6, r0, lr, lsr #6
     1d8:	70630000 	rsbvc	r0, r3, r0
     1dc:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	02050000 	andeq	r0, r5, #0
     1e8:	400006a0 	andmi	r0, r0, r0, lsr #13
     1ec:	0102c103 	tsteq	r2, r3, lsl #2
     1f0:	9e7edb03 	vaddls.f64	d29, d14, d3
     1f4:	2e01a503 	cfsh32cs	mvfx10, mvfx1, #3
     1f8:	7edd0301 	cdpvc	3, 13, cr0, cr13, cr1, {0}
     1fc:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     200:	106202a0 	rsbne	r0, r2, r0, lsr #5
     204:	0284804c 	addeq	r8, r4, #76	; 0x4c
     208:	804c106e 	subhi	r1, ip, lr, rrx
     20c:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     210:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     214:	1002f602 	andne	pc, r2, r2, lsl #12
     218:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     21c:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     220:	672e01be 			; <UNDEFINED> instruction: 0x672e01be
     224:	ab03494b 	blge	d2758 <IRQ_STACK_SIZE+0xca758>
     228:	31662e7d 	smccc	25325	; 0x62ed
     22c:	03a031db 	moveq	r3, #-1073741770	; 0xc0000036
     230:	83322e7a 	teqhi	r2, #1952	; 0x7a0
     234:	4b667903 	blmi	199e648 <STACK_SIZE+0x119e648>
     238:	4a0d0347 	bmi	340f5c <IRQ_STACK_SIZE+0x338f5c>
     23c:	2e730366 	cdpcs	3, 7, cr0, cr3, cr6, {3}
     240:	358331db 	strcc	r3, [r3, #475]	; 0x1db
     244:	674a3803 	strbvs	r3, [sl, -r3, lsl #16]
     248:	bb032f2d 	bllt	cbf04 <IRQ_STACK_SIZE+0xc3f04>
     24c:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     250:	4a150348 	bmi	540f78 <IRQ_STACK_SIZE+0x538f78>
     254:	2e6b0366 	cdpcs	3, 6, cr0, cr11, cr6, {3}
     258:	038331db 	orreq	r3, r3, #-1073741770	; 0xc0000036
     25c:	c4032e0f 	strgt	r2, [r3], #-3599	; 0xfffff1f1
     260:	2d674a00 	vstmdbcs	r7!, {s9-s8}
     264:	7fa7032f 	svcvc	0x00a7032f
     268:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     26c:	664a1d03 	strbvs	r1, [sl], -r3, lsl #26
     270:	db2e6303 	blle	b98e84 <STACK_SIZE+0x398e84>
     274:	17038331 	smladxne	r3, r1, r3, r8
     278:	00d6032e 	sbcseq	r0, r6, lr, lsr #6
     27c:	2f2d674a 	svccs	0x002d674a
     280:	4a7f8d03 	bmi	1fe3694 <STACK_SIZE+0x17e3694>
     284:	03484949 	movteq	r4, #35145	; 0x8949
     288:	2c304a25 	ldccs	10, cr4, [r0], #-148	; 0xffffff6c
     28c:	83302c30 	teqhi	r0, #48, 24	; 0x3000
     290:	9e0903bb 	mcrls	3, 0, r0, cr9, cr11, {5}
     294:	31673249 	cmncc	r7, r9, asr #4
     298:	13354686 	teqne	r5, #140509184	; 0x8600000
     29c:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     2a0:	9f2f0104 	svcls	0x002f0104
     2a4:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     2a8:	83134e2f 	tsthi	r3, #752	; 0x2f0
     2ac:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2b0:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2b4:	002d6713 	eoreq	r6, sp, r3, lsl r7
     2b8:	2f010402 	svccs	0x00010402
     2bc:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     2c0:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     2c4:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     2c8:	002d8313 	eoreq	r8, sp, r3, lsl r3
     2cc:	2f010402 	svccs	0x00010402
     2d0:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     2d4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2d8:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2dc:	2f2d6713 	svccs	0x002d6713
     2e0:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     2e4:	83134e2f 	tsthi	r3, #752	; 0x2f0
     2e8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2ec:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2f0:	2d322b1a 	vldmdbcs	r2!, {d2-d14}
     2f4:	032e7803 	teqeq	lr, #196608	; 0x30000
     2f8:	312a2e09 	teqcc	sl, r9, lsl #28
     2fc:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     300:	02003002 	andeq	r3, r0, #2
     304:	002c0204 	eoreq	r0, ip, r4, lsl #4
     308:	4c020402 	cfstrsmi	mvf0, [r2], {2}
     30c:	02040200 	andeq	r0, r4, #0, 4
     310:	69503248 	ldmdbvs	r0, {r3, r6, r9, ip, sp}^
     314:	02002c31 	andeq	r2, r0, #12544	; 0x3100
     318:	00460104 	subeq	r0, r6, r4, lsl #2
     31c:	03020402 	movweq	r0, #9218	; 0x2402
     320:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     324:	002c0204 	eoreq	r0, ip, r4, lsl #4
     328:	30020402 	andcc	r0, r2, r2, lsl #8
     32c:	02040200 	andeq	r0, r4, #0, 4
     330:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     334:	312e7f8b 	smlawbcc	lr, fp, pc, r7	; <UNPREDICTABLE>
     338:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     33c:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     340:	2f2f2e3d 	svccs	0x002f2e3d
     344:	49302f30 	ldmdbmi	r0!, {r4, r5, r8, r9, sl, fp, sp}
     348:	7a038832 	bvc	e2418 <IRQ_STACK_SIZE+0xda418>
     34c:	002f152e 	eoreq	r1, pc, lr, lsr #10
     350:	46010402 	strmi	r0, [r1], -r2, lsl #8
     354:	02040200 	andeq	r0, r4, #0, 4
     358:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     35c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     360:	02040200 	andeq	r0, r4, #0, 4
     364:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     368:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     36c:	2e7ef003 	cdpcs	0, 7, cr15, cr14, cr3, {0}
     370:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     374:	9f2f2d67 	svcls	0x002f2d67
     378:	2e00d803 	cdpcs	8, 0, cr13, cr0, cr3, {0}
     37c:	48032f2f 	stmdami	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     380:	2e38034a 	cdpcs	3, 3, cr0, cr8, cr10, {2}
     384:	02f24a03 	rscseq	r4, r2, #12288	; 0x3000
     388:	644c1052 	strbvs	r1, [ip], #-82	; 0xffffffae
     38c:	10620284 	rsbne	r0, r2, r4, lsl #5
     390:	0284804c 	addeq	r8, r4, #76	; 0x4c
     394:	804c106e 	subhi	r1, ip, lr, rrx
     398:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     39c:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     3a0:	1002f602 	andne	pc, r2, r2, lsl #12
     3a4:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     3a8:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     3ac:	672e01a0 	strvs	r0, [lr, -r0, lsr #3]!
     3b0:	667f9b03 	ldrbtvs	r9, [pc], -r3, lsl #22
     3b4:	49302f2f 	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     3b8:	2b326932 	blcs	c9a888 <STACK_SIZE+0x49a888>
     3bc:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     3c0:	02004501 	andeq	r4, r0, #4194304	; 0x400000
     3c4:	0b030204 	bleq	c0bdc <IRQ_STACK_SIZE+0xb8bdc>
     3c8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     3cc:	02002c02 	andeq	r2, r0, #512	; 0x200
     3d0:	00300204 	eorseq	r0, r0, r4, lsl #4
     3d4:	2c020402 	cfstrscs	mvf0, [r2], {2}
     3d8:	d1036e48 	tstle	r3, r8, asr #28
     3dc:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     3e0:	a39e01b0 	orrsge	r0, lr, #176, 2	; 0x2c
     3e4:	0330302f 	teqeq	r0, #47	; 0x2f
     3e8:	bb2e7eb4 	bllt	b9fec0 <STACK_SIZE+0x39fec0>
     3ec:	c403a6bb 	strgt	sl, [r3], #-1723	; 0xfffff945
     3f0:	302f2e01 	eorcc	r2, pc, r1, lsl #28
     3f4:	31693249 	cmncc	r9, r9, asr #4
     3f8:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     3fc:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     400:	0a030204 	beq	c0c18 <IRQ_STACK_SIZE+0xb8c18>
     404:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     408:	02002c02 	andeq	r2, r0, #512	; 0x200
     40c:	00300204 	eorseq	r0, r0, r4, lsl #4
     410:	2c020402 	cfstrscs	mvf0, [r2], {2}
     414:	ad036e48 	stcge	14, cr6, [r3, #-288]	; 0xfffffee0
     418:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     41c:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     420:	9b039f2f 	blls	e80e4 <IRQ_STACK_SIZE+0xe00e4>
     424:	2f2f2e01 	svccs	0x002f2e01
     428:	95033030 	strls	r3, [r3, #-48]	; 0xffffffd0
     42c:	bbbb2e7e 	bllt	feecbe2c <PCB_BASE_APP1+0xba3cbc2c>
     430:	01e303a6 	mvneq	r0, r6, lsr #7
     434:	49302f2e 	ldmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
     438:	01000202 	tsteq	r0, r2, lsl #4
     43c:	00007101 	andeq	r7, r0, r1, lsl #2
     440:	1c000200 	sfmne	f0, 4, [r0], {-0}
     444:	02000000 	andeq	r0, r0, #0
     448:	0d0efb01 	vstreq	d15, [lr, #-4]
     44c:	01010100 	mrseq	r0, (UNDEF: 17)
     450:	00000001 	andeq	r0, r0, r1
     454:	01000001 	tsteq	r0, r1
     458:	63696700 	cmnvs	r9, #0, 14
     45c:	0000632e 	andeq	r6, r0, lr, lsr #6
     460:	00000000 	andeq	r0, r0, r0
     464:	1ee40205 	cdpne	2, 14, cr0, cr4, cr5, {0}
     468:	15034000 	strne	r4, [r3, #-0]
     46c:	13be1301 			; <UNDEFINED> instruction: 0x13be1301
     470:	13be13a2 			; <UNDEFINED> instruction: 0x13be13a2
     474:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     478:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     47c:	342c3013 	strtcc	r3, [ip], #-19	; 0xffffffed
     480:	09031c08 	stmdbeq	r3, {r3, sl, fp, ip}
     484:	312d13d6 	ldrdcc	r1, [sp, -r6]!
     488:	3e08342c 	cdpcc	4, 0, cr3, cr8, cr12, {1}
     48c:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     490:	2d134dce 	ldccs	13, cr4, [r3, #-824]	; 0xfffffcc8
     494:	08342c31 	ldmdaeq	r4!, {r0, r4, r5, sl, fp, sp}
     498:	4a7a035a 	bmi	1e81208 <STACK_SIZE+0x1681208>
     49c:	134dea08 	movtne	lr, #55816	; 0xda08
     4a0:	ee342c30 	mrc	12, 1, r2, cr4, cr0, {1}
     4a4:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     4a8:	be134d9f 	mrclt	13, 0, r4, cr3, cr15, {4}
     4ac:	000c0213 	andeq	r0, ip, r3, lsl r2
     4b0:	07570101 	ldrbeq	r0, [r7, -r1, lsl #2]
     4b4:	00020000 	andeq	r0, r2, r0
     4b8:	00000100 	andeq	r0, r0, r0, lsl #2
     4bc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     4c0:	0101000d 	tsteq	r1, sp
     4c4:	00000101 	andeq	r0, r0, r1, lsl #2
     4c8:	00000100 	andeq	r0, r0, r0, lsl #2
     4cc:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     4d0:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     4d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     4d8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     4dc:	756f535c 	strbvc	r5, [pc, #-860]!	; 188 <NOINT+0xc8>
     4e0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     4e4:	2b472079 	blcs	11c86d0 <STACK_SIZE+0x9c86d0>
     4e8:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     4ec:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 324 <NOINT+0x264>
     4f0:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     4f4:	612f6363 	teqvs	pc, r3, ror #6
     4f8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     4fc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     500:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     504:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
     508:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
     50c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     510:	43006564 	movwmi	r6, #1380	; 0x564
     514:	6f435c3a 	svcvs	0x00435c3a
     518:	6f536564 	svcvs	0x00536564
     51c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     520:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     524:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     528:	20797265 	rsbscs	r7, r9, r5, ror #4
     52c:	202b2b47 	eorcs	r2, fp, r7, asr #22
     530:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     534:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     538:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     53c:	61652d65 	cmnvs	r5, r5, ror #26
     540:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     544:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     548:	00006564 	andeq	r6, r0, r4, ror #10
     54c:	70617267 	rsbvc	r7, r1, r7, ror #4
     550:	73636968 	cmnvc	r3, #104, 18	; 0x1a0000
     554:	0000632e 	andeq	r6, r0, lr, lsr #6
     558:	74730000 	ldrbtvc	r0, [r3], #-0
     55c:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
     560:	0100682e 	tsteq	r0, lr, lsr #16
     564:	65440000 	strbvs	r0, [r4, #-0]
     568:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     56c:	6972445f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     570:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     574:	00000068 	andeq	r0, r0, r8, rrx
     578:	474e4500 	strbmi	r4, [lr, -r0, lsl #10]
     57c:	36315838 			; <UNDEFINED> instruction: 0x36315838
     580:	0000482e 	andeq	r4, r0, lr, lsr #16
     584:	41480000 	mrsmi	r0, (UNDEF: 72)
     588:	5836314e 	ldmdapl	r6!, {r1, r2, r3, r6, r8, ip, sp}
     58c:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     590:	00000000 	andeq	r0, r0, r0
     594:	544e4148 	strbpl	r4, [lr], #-328	; 0xfffffeb8
     598:	454c4241 	strbmi	r4, [ip, #-577]	; 0xfffffdbf
     59c:	0000482e 	andeq	r4, r0, lr, lsr #16
     5a0:	74730000 	ldrbtvc	r0, [r3], #-0
     5a4:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
     5a8:	00020068 	andeq	r0, r2, r8, rrx
     5ac:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
     5b0:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
     5b4:	003e6e69 	eorseq	r6, lr, r9, ror #28
     5b8:	00000000 	andeq	r0, r0, r0
     5bc:	64020500 	strvs	r0, [r2], #-1280	; 0xfffffb00
     5c0:	03400021 	movteq	r0, #33	; 0x21
     5c4:	34010491 	strcc	r0, [r1], #-1169	; 0xfffffb6f
     5c8:	4f2e7a03 	svcmi	0x002e7a03
     5cc:	2e7a032f 	cdpcs	3, 7, cr0, cr10, cr15, {1}
     5d0:	2e7ecf03 	cdpcs	15, 7, cr12, cr14, cr3, {0}
     5d4:	2e01b103 	mvfcss	f3, f3
     5d8:	017ecf03 	cmneq	lr, r3, lsl #30
     5dc:	2e01b703 	cdpcs	7, 0, cr11, cr1, cr3, {0}
     5e0:	c9032f9d 	stmdbgt	r3, {r0, r2, r3, r4, r7, r8, r9, sl, fp, sp}
     5e4:	3d032e7e 	stccc	14, cr2, [r3, #-504]	; 0xfffffe08
     5e8:	00fa034a 	rscseq	r0, sl, sl, asr #6
     5ec:	7f86039e 	svcvc	0x0086039e
     5f0:	00fa0366 	rscseq	r0, sl, r6, ror #6
     5f4:	7fa00366 	svcvc	0x00a00366
     5f8:	4b2d699e 	blmi	b5ac78 <STACK_SIZE+0x35ac78>
     5fc:	7f980331 	svcvc	0x00980331
     600:	00e8034a 	rsceq	r0, r8, sl, asr #6
     604:	7f9f034a 	svcvc	0x009f034a
     608:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     60c:	362f2d4f 	strtcc	r2, [pc], -pc, asr #26
     610:	2b2e7603 	blcs	b9de24 <STACK_SIZE+0x39de24>
     614:	2e0c0333 	mcrcs	3, 0, r0, cr12, cr3, {1}
     618:	302e7403 	eorcc	r7, lr, r3, lsl #8
     61c:	2c322f4b 	ldccs	15, cr2, [r2], #-300	; 0xfffffed4
     620:	2d2f2d30 	stccs	13, cr2, [pc, #-192]!	; 568 <ABORT_STACK_SIZE+0x168>
     624:	2c304e49 	ldccs	14, cr4, [r0], #-292	; 0xfffffedc
     628:	03a13230 			; <UNDEFINED> instruction: 0x03a13230
     62c:	013e0209 	teqeq	lr, r9, lsl #4
     630:	027ead03 	rsbseq	sl, lr, #3, 26	; 0xc0
     634:	e0030146 	and	r0, r3, r6, asr #2
     638:	a0032e01 	andge	r2, r3, r1, lsl #28
     63c:	e003667e 	and	r6, r3, lr, ror r6
     640:	a0032e01 	andge	r2, r3, r1, lsl #28
     644:	e0034a7e 	and	r4, r3, lr, ror sl
     648:	09032e01 	stmdbeq	r3, {r0, r9, sl, fp, sp}
     64c:	2e77034a 	cdpcs	3, 7, cr0, cr7, cr10, {2}
     650:	032e0903 	teqeq	lr, #49152	; 0xc000
     654:	0b032e75 	bleq	cc030 <IRQ_STACK_SIZE+0xc4030>
     658:	6675032e 	ldrbtvs	r0, [r5], -lr, lsr #6
     65c:	034a0b03 	movteq	r0, #43779	; 0xab03
     660:	034a7e97 	movteq	r7, #44695	; 0xae97
     664:	920201de 	andls	r0, r2, #-2147483593	; 0x80000037
     668:	03640102 	cmneq	r4, #-2147483648	; 0x80000000
     66c:	0330d63e 	teqeq	r0, #65011712	; 0x3e00000
     670:	03362e78 	teqeq	r6, #120, 28	; 0x780
     674:	e3034a78 	movw	r4, #14968	; 0x3a78
     678:	83034a00 	movwhi	r4, #14848	; 0x3a00
     67c:	86034a7f 			; <UNDEFINED> instruction: 0x86034a7f
     680:	0152027e 	cmpeq	r2, lr, ror r2
     684:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     688:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     68c:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     690:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     694:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     698:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     69c:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     6a0:	fc033048 	stc2	0, cr3, [r3], {72}	; 0x48
     6a4:	82032e7d 	andhi	r2, r3, #2000	; 0x7d0
     6a8:	017c0202 	cmneq	ip, r2, lsl #4
     6ac:	9e21032c 	cdpls	3, 2, cr0, cr1, cr12, {1}
     6b0:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     6b4:	b1032e0b 	tstlt	r3, fp, lsl #28
     6b8:	3246667f 	subcc	r6, r6, #133169152	; 0x7f00000
     6bc:	9408644f 	strls	r6, [r8], #-1103	; 0xfffffbb1
     6c0:	8c08322a 	sfmhi	f3, 4, [r8], {42}	; 0x2a
     6c4:	7dbe03be 	ldcvc	3, cr0, [lr, #760]!	; 0x2f8
     6c8:	2e0903d6 	mcrcs	3, 0, r0, cr9, cr6, {6}
     6cc:	7a036c13 	bvc	db720 <IRQ_STACK_SIZE+0xd3720>
     6d0:	67834c2e 	strvs	r4, [r3, lr, lsr #24]
     6d4:	01040200 	mrseq	r0, R12_usr
     6d8:	03869f84 	orreq	r9, r6, #132, 30	; 0x210
     6dc:	0b030175 	bleq	c0cb8 <IRQ_STACK_SIZE+0xb8cb8>
     6e0:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     6e4:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     6e8:	84678368 	strbthi	r8, [r7], #-872	; 0xfffffc98
     6ec:	2f2f359f 	svccs	0x002f359f
     6f0:	4a79032c 	bmi	1e413a8 <STACK_SIZE+0x16413a8>
     6f4:	77032f36 	smladxvc	r3, r6, pc, r2	; <UNPREDICTABLE>
     6f8:	0b03352e 	bleq	cdbb8 <IRQ_STACK_SIZE+0xc5bb8>
     6fc:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     700:	032e1203 	teqeq	lr, #805306368	; 0x30000000
     704:	11032e6f 	tstne	r3, pc, ror #28
     708:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     70c:	032e1303 	teqeq	lr, #201326592	; 0xc000000
     710:	17032e6e 	strne	r2, [r3, -lr, ror #28]
     714:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     718:	032e1803 	teqeq	lr, #196608	; 0x30000
     71c:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     720:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     724:	2f2f324b 	svccs	0x002f324b
     728:	a02e6803 	eorge	r6, lr, r3, lsl #16
     72c:	69838383 	stmibvs	r3, {r0, r1, r7, r8, r9, pc}
     730:	68856983 	stmvs	r5, {r0, r1, r7, r8, fp, sp, lr}
     734:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     738:	312f2f2f 	teqcc	pc, pc, lsr #30
     73c:	67846983 	strvs	r6, [r4, r3, lsl #19]
     740:	6a334d67 	bvs	cd3ce4 <STACK_SIZE+0x4d3ce4>
     744:	7703322a 	strvc	r3, [r3, -sl, lsr #4]
     748:	29333382 	ldmdbcs	r3!, {r1, r7, r8, r9, ip, sp}
     74c:	2b324632 	blcs	c9201c <STACK_SIZE+0x49201c>
     750:	2e790334 	mrccs	3, 3, r0, cr9, cr4, {1}
     754:	2a322b32 	bcs	c8b424 <STACK_SIZE+0x48b424>
     758:	312f2f2d 	teqcc	pc, sp, lsr #30
     75c:	03309208 	teqeq	r0, #8, 4	; 0x80000000
     760:	842c9e09 	strthi	r9, [ip], #-3593	; 0xfffff1f7
     764:	3064682c 	rsbcc	r6, r4, ip, lsr #16
     768:	2d2c312d 	stfcss	f3, [ip, #-180]!	; 0xffffff4c
     76c:	3034304b 	eorscc	r3, r4, fp, asr #32
     770:	4b4b842c 	blmi	12e1828 <STACK_SIZE+0xae1828>
     774:	4c666d03 	stclmi	13, cr6, [r6], #-12
     778:	679e0903 	ldrvs	r0, [lr, r3, lsl #18]
     77c:	13820a03 	orrne	r0, r2, #12288	; 0x3000
     780:	4df32f2d 	ldclmi	15, cr2, [r3, #180]!	; 0xb4
     784:	31210813 	teqcc	r1, r3, lsl r8
     788:	154dd713 	strbne	sp, [sp, #-1811]	; 0xfffff8ed
     78c:	2208312b 	andcs	r3, r8, #-1073741814	; 0xc000000a
     790:	01040200 	mrseq	r0, R12_usr
     794:	064a2e06 	strbeq	r2, [sl], -r6, lsl #28
     798:	034a6d03 	movteq	r6, #44291	; 0xad03
     79c:	6d034a13 	vstrvs	s8, [r3, #-76]	; 0xffffffb4
     7a0:	4a13034a 	bmi	4c14d0 <IRQ_STACK_SIZE+0x4b94d0>
     7a4:	154d89b8 	strbne	r8, [sp, #-2488]	; 0xfffff648
     7a8:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     7ac:	3e080104 	adfcce	f0, f0, f4
     7b0:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     7b4:	03060204 	movweq	r0, #25092	; 0x6204
     7b8:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     7bc:	20030204 	andcs	r0, r3, r4, lsl #4
     7c0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     7c4:	4a600302 	bmi	18013d4 <STACK_SIZE+0x10013d4>
     7c8:	02040200 	andeq	r0, r4, #0, 4
     7cc:	b84a2003 	stmdalt	sl, {r0, r1, sp}^
     7d0:	4b134d89 	blmi	4d3dfc <IRQ_STACK_SIZE+0x4cbdfc>
     7d4:	322d4b6a 	eorcc	r4, sp, #108544	; 0x1a800
     7d8:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     7dc:	06bc0104 	ldrteq	r0, [ip], r4, lsl #2
     7e0:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     7e4:	4c030602 	stcmi	6, cr0, [r3], {2}
     7e8:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     7ec:	4a360302 	bmi	d813fc <STACK_SIZE+0x5813fc>
     7f0:	02040200 	andeq	r0, r4, #0, 4
     7f4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     7f8:	664c0302 	strbvs	r0, [ip], -r2, lsl #6
     7fc:	02040200 	andeq	r0, r4, #0, 4
     800:	48ba3403 	ldmmi	sl!, {r0, r1, sl, ip, sp}
     804:	314a69a5 	smlaltbcc	r6, sl, r5, r9
     808:	01040200 	mrseq	r0, R12_usr
     80c:	006606f4 	strdeq	r0, [r6], #-100	; 0xffffff9c	; <UNPREDICTABLE>
     810:	06020402 	streq	r0, [r2], -r2, lsl #8
     814:	4a7fbf03 	bmi	1ff0428 <STACK_SIZE+0x17f0428>
     818:	02040200 	andeq	r0, r4, #0, 4
     81c:	2e00c303 	cdpcs	3, 0, cr12, cr0, cr3, {0}
     820:	02040200 	andeq	r0, r4, #0, 4
     824:	2e7fbd03 	cdpcs	13, 7, cr11, cr15, cr3, {0}
     828:	02040200 	andeq	r0, r4, #0, 4
     82c:	9e00c103 	mvflss	f4, f3
     830:	02040200 	andeq	r0, r4, #0, 4
     834:	2e7fbf03 	cdpcs	15, 7, cr11, cr15, cr3, {0}
     838:	02040200 	andeq	r0, r4, #0, 4
     83c:	4a00c103 	bmi	30c50 <IRQ_STACK_SIZE+0x28c50>
     840:	13695180 	cmnne	r9, #128, 2
     844:	4e312cbc 	mrcmi	12, 1, r2, cr1, cr12, {5}
     848:	86302c15 			; <UNDEFINED> instruction: 0x86302c15
     84c:	2f01a24d 	svccs	0x0001a24d
     850:	9f13319f 	svcls	0x0013319f
     854:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
     858:	79039e15 	stmdbvc	r3, {r0, r2, r4, r9, sl, fp, ip, pc}
     85c:	7903352e 	stmdbvc	r3, {r1, r2, r3, r5, r8, sl, ip, sp}
     860:	314d2b2e 	cmpcc	sp, lr, lsr #22
     864:	6f03312b 	svcvs	0x0003312b
     868:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     86c:	7a034d4d 	bvc	d3da8 <IRQ_STACK_SIZE+0xcbda8>
     870:	7a03344a 	bvc	cd9a0 <IRQ_STACK_SIZE+0xc59a0>
     874:	2a35312e 	bcs	d4cd34 <STACK_SIZE+0x54cd34>
     878:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     87c:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
     880:	302c4c36 	eorcc	r4, ip, r6, lsr ip
     884:	00303048 	eorseq	r3, r0, r8, asr #32
     888:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     88c:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     890:	03060204 	movweq	r0, #25092	; 0x6204
     894:	00827ef0 	strdeq	r7, [r2], r0
     898:	03020402 	movweq	r0, #9218	; 0x2402
     89c:	004a0192 	umaaleq	r0, sl, r2, r1
     8a0:	2c020402 	cfstrscs	mvf0, [r2], {2}
     8a4:	02040200 	andeq	r0, r4, #0, 4
     8a8:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     8ac:	02002c02 	andeq	r2, r0, #512	; 0x200
     8b0:	f0030204 			; <UNDEFINED> instruction: 0xf0030204
     8b4:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     8b8:	94030204 	strls	r0, [r3], #-516	; 0xfffffdfc
     8bc:	02002e01 	andeq	r2, r0, #1, 28
     8c0:	ec030204 	sfm	f0, 4, [r3], {4}
     8c4:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     8c8:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     8cc:	02002e01 	andeq	r2, r0, #1, 28
     8d0:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     8d4:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     8d8:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     8dc:	02002e01 	andeq	r2, r0, #1, 28
     8e0:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     8e4:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     8e8:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     8ec:	02002e01 	andeq	r2, r0, #1, 28
     8f0:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     8f4:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     8f8:	93030204 	movwls	r0, #12804	; 0x3204
     8fc:	02002e01 	andeq	r2, r0, #1, 28
     900:	ed030204 	sfm	f0, 4, [r3, #-16]
     904:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     908:	90030204 	andls	r0, r3, r4, lsl #4
     90c:	03882e01 	orreq	r2, r8, #1, 28
     910:	03362e78 	teqeq	r6, #120, 28	; 0x780
     914:	0a032e78 	beq	cc2fc <IRQ_STACK_SIZE+0xc42fc>
     918:	4a15032e 	bmi	5415d8 <IRQ_STACK_SIZE+0x5395d8>
     91c:	2e0a034a 	cdpcs	3, 0, cr0, cr10, cr10, {2}
     920:	314f2929 	cmpcc	pc, r9, lsr #18
     924:	7703322b 	strvc	r3, [r3, -fp, lsr #4]
     928:	0b03332e 	bleq	cd5e8 <IRQ_STACK_SIZE+0xc55e8>
     92c:	2e7a032e 	cdpcs	3, 7, cr0, cr10, cr14, {1}
     930:	032e7603 	teqeq	lr, #3145728	; 0x300000
     934:	03342e0a 	teqeq	r4, #10, 28	; 0xa0
     938:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     93c:	4b514f2e 	blmi	14545fc <STACK_SIZE+0xc545fc>
     940:	302c322f 	eorcc	r3, ip, pc, lsr #4
     944:	2f2c2f2d 	svccs	0x002c2f2d
     948:	4c312f2d 	ldcmi	15, cr2, [r1], #-180	; 0xffffff4c
     94c:	46324632 			; <UNDEFINED> instruction: 0x46324632
     950:	021603c1 	andseq	r0, r6, #67108867	; 0x4000003
     954:	00d7015c 	sbcseq	r0, r7, ip, asr r1
     958:	d8010402 	stmdale	r1, {r1, sl}
     95c:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     960:	03060204 	movweq	r0, #25092	; 0x6204
     964:	00667e9d 	mlseq	r6, sp, lr, r7
     968:	03020402 	movweq	r0, #9218	; 0x2402
     96c:	002e01e5 	eoreq	r0, lr, r5, ror #3
     970:	2c020402 	cfstrscs	mvf0, [r2], {2}
     974:	02040200 	andeq	r0, r4, #0, 4
     978:	4a7e9d03 	bmi	1fa7d8c <STACK_SIZE+0x17a7d8c>
     97c:	02040200 	andeq	r0, r4, #0, 4
     980:	2e01e303 	cdpcs	3, 0, cr14, cr1, cr3, {0}
     984:	02040200 	andeq	r0, r4, #0, 4
     988:	4a7e9d03 	bmi	1fa7d9c <STACK_SIZE+0x17a7d9c>
     98c:	02040200 	andeq	r0, r4, #0, 4
     990:	9e01e303 	cdpls	3, 0, cr14, cr1, cr3, {0}
     994:	0083de2c 	addeq	sp, r3, ip, lsr #28
     998:	08010402 	stmdaeq	r1, {r1, sl}
     99c:	004a063e 	subeq	r0, sl, lr, lsr r6
     9a0:	06020402 	streq	r0, [r2], -r2, lsl #8
     9a4:	667e9403 	ldrbtvs	r9, [lr], -r3, lsl #8
     9a8:	02040200 	andeq	r0, r4, #0, 4
     9ac:	2e01ee03 	cdpcs	14, 0, cr14, cr1, cr3, {0}
     9b0:	02040200 	andeq	r0, r4, #0, 4
     9b4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     9b8:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     9bc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9c0:	01ec0302 	mvneq	r0, r2, lsl #6
     9c4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     9c8:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     9cc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9d0:	01ec0302 	mvneq	r0, r2, lsl #6
     9d4:	74032c9e 	strvc	r2, [r3], #-3230	; 0xfffff362
     9d8:	1703b8ba 			; <UNDEFINED> instruction: 0x1703b8ba
     9dc:	665b03f2 			; <UNDEFINED> instruction: 0x665b03f2
     9e0:	46324632 			; <UNDEFINED> instruction: 0x46324632
     9e4:	64820903 	strvs	r0, [r2], #2307	; 0x903
     9e8:	daee7808 	ble	ffb9ea10 <PCB_BASE_APP1+0xbb09e810>
     9ec:	1d036a46 	vstrne	s12, [r3, #-280]	; 0xfffffee8
     9f0:	62324ad6 	eorsvs	r4, r2, #876544	; 0xd6000
     9f4:	464e464e 	strbmi	r4, [lr], -lr, asr #12
     9f8:	0e037e86 	cdpeq	14, 0, cr7, cr3, cr6, {4}
     9fc:	f3012c02 			; <UNDEFINED> instruction: 0xf3012c02
     a00:	01040200 	mrseq	r0, R12_usr
     a04:	004a06a0 	subeq	r0, sl, r0, lsr #13
     a08:	06020402 	streq	r0, [r2], -r2, lsl #8
     a0c:	667df903 	ldrbtvs	pc, [sp], -r3, lsl #18	; <UNPREDICTABLE>
     a10:	02040200 	andeq	r0, r4, #0, 4
     a14:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     a18:	02040200 	andeq	r0, r4, #0, 4
     a1c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     a20:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     a24:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a28:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     a2c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a30:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     a34:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a38:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     a3c:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     a40:	699e0e03 	ldmibvs	lr, {r0, r1, r9, sl, fp}
     a44:	820b03ba 	andhi	r0, fp, #-402653182	; 0xe8000002
     a48:	2e700333 	mrccs	3, 3, r0, cr0, cr3, {1}
     a4c:	4f2e0b03 	svcmi	0x002e0b03
     a50:	032e5903 	teqeq	lr, #49152	; 0xc000
     a54:	69032e17 	stmdbvs	r3, {r0, r1, r2, r4, r9, sl, fp, sp}
     a58:	8217032e 	andshi	r0, r7, #-1207959552	; 0xb8000000
     a5c:	01040200 	mrseq	r0, R12_usr
     a60:	4b2d694d 	blmi	b5af9c <STACK_SIZE+0x35af9c>
     a64:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     a68:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; 9bc <ABORT_STACK_SIZE+0x5bc>
     a6c:	032f2c2f 	teqeq	pc, #12032	; 0x2f00
     a70:	10038279 	andne	r8, r3, r9, ror r2
     a74:	82560366 	subshi	r0, r6, #-1744830463	; 0x98000001
     a78:	3c020a03 	stccc	10, cr0, [r2], {3}
     a7c:	03a0f301 	moveq	pc, #67108864	; 0x4000000
     a80:	039e7df9 	orrseq	r7, lr, #15936	; 0x3e40
     a84:	2c2e0289 	sfmcs	f0, 4, [lr], #-548	; 0xfffffddc
     a88:	4a7df903 	bmi	1f7ee9c <STACK_SIZE+0x177ee9c>
     a8c:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     a90:	4a7df903 	bmi	1f7eea4 <STACK_SIZE+0x177eea4>
     a94:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     a98:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     a9c:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     aa0:	4a110382 	bmi	4418b0 <IRQ_STACK_SIZE+0x4398b0>
     aa4:	0f032a16 	svceq	0x00032a16
     aa8:	2e710382 	cdpcs	3, 7, cr0, cr1, cr2, {4}
     aac:	002e0f03 	eoreq	r0, lr, r3, lsl #30
     ab0:	03010402 	movweq	r0, #5122	; 0x1402
     ab4:	4a06d60d 	bmi	1b62f0 <IRQ_STACK_SIZE+0x1ae2f0>
     ab8:	02040200 	andeq	r0, r4, #0, 4
     abc:	7dbd0306 	ldcvc	3, cr0, [sp, #24]!
     ac0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     ac4:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     ac8:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     acc:	7dbd0302 	ldcvc	3, cr0, [sp, #8]!
     ad0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     ad4:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     ad8:	4d6d2c4a 	stclmi	12, cr2, [sp, #-296]!	; 0xfffffed8
     adc:	65302c14 	ldrvs	r2, [r0, #-3092]!	; 0xfffff3ec
     ae0:	7e93034b 	cdpvc	3, 9, cr0, cr3, cr11, {2}
     ae4:	01ec034a 	mvneq	r0, sl, asr #6
     ae8:	7e9403ba 	mrcvc	3, 4, r0, cr4, cr10, {5}
     aec:	01f0034a 	mvnseq	r0, sl, asr #6
     af0:	7e90032e 	cdpvc	3, 9, cr0, cr0, cr14, {1}
     af4:	01f00366 	mvnseq	r0, r6, ror #6
     af8:	66100366 	ldrvs	r0, [r0], -r6, ror #6
     afc:	84309c85 	ldrthi	r9, [r0], #-3205	; 0xfffff37b
     b00:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     b04:	2e02e603 	cfmadd32cs	mvax0, mvfx14, mvfx2, mvfx3
     b08:	2e7d9a03 	vaddcs.f32	s19, s26, s6
     b0c:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     b10:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     b14:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     b18:	7d9d032c 	ldcvc	3, cr0, [sp, #176]	; 0xb0
     b1c:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     b20:	0330302e 	teqeq	r0, #46	; 0x2e
     b24:	032e7d99 	teqeq	lr, #9792	; 0x2640
     b28:	036602e3 	cmneq	r6, #805306382	; 0x3000000e
     b2c:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     b30:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     b34:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     b38:	034a02e9 	movteq	r0, #41705	; 0xa2e9
     b3c:	034a7d97 	movteq	r7, #44439	; 0xad97
     b40:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     b44:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     b48:	036602eb 	cmneq	r6, #-1342177266	; 0xb000000e
     b4c:	034a7df5 	movteq	r7, #44533	; 0xadf5
     b50:	808201f5 	strdhi	r0, [r2], r5
     b54:	2b4c2ca0 	blcs	130bddc <STACK_SIZE+0xb0bddc>
     b58:	a9033031 	stmdbge	r3, {r0, r4, r5, ip, sp}
     b5c:	d8032e7d 	stmdale	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     b60:	032d4a02 	teqeq	sp, #8192	; 0x2000
     b64:	032e7da9 	teqeq	lr, #10816	; 0x2a40
     b68:	302e02d7 	ldrdcc	r0, [lr], -r7	; <UNPREDICTABLE>
     b6c:	2e7da703 	cdpcs	7, 7, cr10, cr13, cr3, {0}
     b70:	2e02d703 	cdpcs	7, 0, cr13, cr2, cr3, {0}
     b74:	7dab032c 	stcvc	3, cr0, [fp, #176]!	; 0xb0
     b78:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     b7c:	7dab032e 	stcvc	3, cr0, [fp, #184]!	; 0xb8
     b80:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     b84:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     b88:	7e8b0303 	cdpvc	3, 8, cr0, cr11, cr3, {0}
     b8c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     b90:	02800303 	addeq	r0, r0, #201326592	; 0xc000000
     b94:	4a0f032e 	bmi	3c1854 <IRQ_STACK_SIZE+0x3b9854>
     b98:	6b2e2a86 	blvs	b8b5b8 <STACK_SIZE+0x38b5b8>
     b9c:	7f87032d 	svcvc	0x0087032d
     ba0:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     ba4:	a8034f4a 	stmdage	r3, {r1, r3, r6, r8, r9, sl, fp, lr}
     ba8:	5e03827f 	mcrpl	2, 0, r8, cr3, cr15, {3}
     bac:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     bb0:	ad034f2e 	stcge	15, cr4, [r3, #-184]	; 0xffffff48
     bb4:	33292e7f 	teqcc	r9, #2032	; 0x7f0
     bb8:	699e7303 	ldmibvs	lr, {r0, r1, r8, r9, ip, sp, lr}
     bbc:	4b314b2d 	blmi	c53878 <STACK_SIZE+0x453878>
     bc0:	2f2d2d2f 	svccs	0x002d2d2f
     bc4:	2d832d2f 	stccs	13, cr2, [r3, #188]	; 0xbc
     bc8:	032e7903 	teqeq	lr, #49152	; 0xc000
     bcc:	036600e3 	cmneq	r6, #227	; 0xe3
     bd0:	034a7f83 	movteq	r7, #44931	; 0xaf83
     bd4:	0142020a 	cmpeq	r2, sl, lsl #4
     bd8:	f903a0f3 			; <UNDEFINED> instruction: 0xf903a0f3
     bdc:	89039e7d 	stmdbhi	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
     be0:	032c2e02 	teqeq	ip, #2, 28
     be4:	034a7df9 	movteq	r7, #44537	; 0xadf9
     be8:	032e0287 	teqeq	lr, #1879048200	; 0x70000008
     bec:	034a7df9 	movteq	r7, #44537	; 0xadf9
     bf0:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     bf4:	21039c9b 			; <UNDEFINED> instruction: 0x21039c9b
     bf8:	8275039e 	rsbshi	r0, r5, #2013265922	; 0x78000002
     bfc:	4a00e303 	bmi	39810 <IRQ_STACK_SIZE+0x31810>
     c00:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     c04:	f314644c 	vshl.u16	q3, q6, q2
     c08:	01000402 	tsteq	r0, r2, lsl #8
     c0c:	00007901 	andeq	r7, r0, r1, lsl #18
     c10:	2f000200 	svccs	0x00000200
     c14:	02000000 	andeq	r0, r0, #0
     c18:	0d0efb01 	vstreq	d15, [lr, #-4]
     c1c:	01010100 	mrseq	r0, (UNDEF: 17)
     c20:	00000001 	andeq	r0, r0, r1
     c24:	01000001 	tsteq	r0, r1
     c28:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
     c2c:	0000632e 	andeq	r6, r0, lr, lsr #6
     c30:	65640000 	strbvs	r0, [r4, #-0]!
     c34:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     c38:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     c3c:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     c40:	00000068 	andeq	r0, r0, r8, rrx
     c44:	05000000 	streq	r0, [r0, #-0]
     c48:	003d9802 	eorseq	r9, sp, r2, lsl #16
     c4c:	a2131940 	andsge	r1, r3, #64, 18	; 0x100000
     c50:	134d6713 	movtne	r6, #55059	; 0xd713
     c54:	01040200 	mrseq	r0, R12_usr
     c58:	83062e06 	movwhi	r2, #28166	; 0x6e06
     c5c:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
     c60:	2e060104 	adfcss	f0, f6, f4
     c64:	1331a006 	teqne	r1, #6
     c68:	4ba26883 	blmi	fe89ae7c <PCB_BASE_APP1+0xb9d9ac7c>
     c6c:	0f032f2d 	svceq	0x00032f2d
     c70:	484c4b2e 	stmdami	ip, {r1, r2, r3, r5, r8, r9, fp, lr}^
     c74:	692e7203 	stmdbvs	lr!, {r0, r1, r9, ip, sp, lr}
     c78:	4c48302c 	mcrrmi	0, 2, r3, r8, cr12
     c7c:	8384672f 	orrhi	r6, r4, #12320768	; 0xbc0000
     c80:	79036d67 	stmdbvc	r3, {r0, r1, r2, r5, r6, r8, sl, fp, sp, lr}
     c84:	0002024a 	andeq	r0, r2, sl, asr #4
     c88:	00330101 	eorseq	r0, r3, r1, lsl #2
     c8c:	00020000 	andeq	r0, r2, r0
     c90:	0000001c 	andeq	r0, r0, ip, lsl r0
     c94:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     c98:	0101000d 	tsteq	r1, sp
     c9c:	00000101 	andeq	r0, r0, r1, lsl #2
     ca0:	00000100 	andeq	r0, r0, r0, lsl #2
     ca4:	656c0001 	strbvs	r0, [ip, #-1]!
     ca8:	00632e64 	rsbeq	r2, r3, r4, ror #28
     cac:	00000000 	andeq	r0, r0, r0
     cb0:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     cb4:	1540003e 	strbne	r0, [r0, #-62]	; 0xffffffc2
     cb8:	1381a413 	orrne	sl, r1, #318767104	; 0x13000000
     cbc:	01000e02 	tsteq	r0, r2, lsl #28
     cc0:	0000af01 	andeq	sl, r0, r1, lsl #30
     cc4:	4e000200 	cdpmi	2, 0, cr0, cr0, cr0, {0}
     cc8:	02000000 	andeq	r0, r0, #0
     ccc:	0d0efb01 	vstreq	d15, [lr, #-4]
     cd0:	01010100 	mrseq	r0, (UNDEF: 17)
     cd4:	00000001 	andeq	r0, r0, r1
     cd8:	01000001 	tsteq	r0, r1
     cdc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     ce0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     ce4:	64000000 	strvs	r0, [r0], #-0
     ce8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     cec:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     cf0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     cf4:	0000682e 	andeq	r6, r0, lr, lsr #16
     cf8:	70630000 	rsbvc	r0, r3, r0
     cfc:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     d00:	00000000 	andeq	r0, r0, r0
     d04:	5f707061 	svcpl	0x00707061
     d08:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
     d0c:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
     d10:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     d14:	00000000 	andeq	r0, r0, r0
     d18:	02050000 	andeq	r0, r5, #0
     d1c:	40003f0c 	andmi	r3, r0, ip, lsl #30
     d20:	15011003 	strne	r1, [r1, #-3]
     d24:	312b312b 	teqcc	fp, fp, lsr #2
     d28:	3147312b 	cmpcc	r7, fp, lsr #2
     d2c:	02040200 	andeq	r0, r4, #0, 4
     d30:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     d34:	02006402 	andeq	r6, r0, #33554432	; 0x2000000
     d38:	00300204 	eorseq	r0, r0, r4, lsl #4
     d3c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     d40:	02040200 	andeq	r0, r4, #0, 4
     d44:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     d48:	03522b02 	cmpeq	r2, #2048	; 0x800
     d4c:	71032e0f 	tstvc	r3, pc, lsl #28
     d50:	672f4b2e 	strvs	r4, [pc, -lr, lsr #22]!
     d54:	68302f2f 	ldmdavs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     d58:	4b2d2d69 	blmi	b4c304 <STACK_SIZE+0x34c304>
     d5c:	29302d30 	ldmdbcs	r0!, {r4, r5, r8, sl, fp, sp}
     d60:	2f302f34 	svccs	0x00302f34
     d64:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     d68:	4c67674c 	stclmi	7, cr6, [r7], #-304	; 0xfffffed0
     d6c:	0267834e 	rsbeq	r8, r7, #939524097	; 0x38000001
     d70:	01010004 	tsteq	r1, r4
     d74:	0000009d 	muleq	r0, sp, r0
     d78:	00670002 	rsbeq	r0, r7, r2
     d7c:	01020000 	mrseq	r0, (UNDEF: 2)
     d80:	000d0efb 	strdeq	r0, [sp], -fp
     d84:	01010101 	tsteq	r1, r1, lsl #2
     d88:	01000000 	mrseq	r0, (UNDEF: 0)
     d8c:	43010000 	movwmi	r0, #4096	; 0x1000
     d90:	6f435c3a 	svcvs	0x00435c3a
     d94:	6f536564 	svcvs	0x00536564
     d98:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     d9c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     da0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     da4:	20797265 	rsbscs	r7, r9, r5, ror #4
     da8:	202b2b47 	eorcs	r2, fp, r7, asr #22
     dac:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     db0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     db4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     db8:	61652d65 	cmnvs	r5, r5, ror #26
     dbc:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     dc0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     dc4:	732f6564 	teqvc	pc, #100, 10	; 0x19000000
     dc8:	00007379 	andeq	r7, r0, r9, ror r3
     dcc:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
     dd0:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     dd4:	00000063 	andeq	r0, r0, r3, rrx
     dd8:	70797400 	rsbsvc	r7, r9, r0, lsl #8
     ddc:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
     de0:	00000100 	andeq	r0, r0, r0, lsl #2
     de4:	02050000 	andeq	r0, r5, #0
     de8:	4000404c 	andmi	r4, r0, ip, asr #32
     dec:	16010a03 	strne	r0, [r1], -r3, lsl #20
     df0:	2b31322a 	blcs	c4d6a0 <STACK_SIZE+0x44d6a0>
     df4:	2b314587 	blcs	c52418 <STACK_SIZE+0x452418>
     df8:	2c303031 	ldccs	0, cr3, [r0], #-196	; 0xffffff3c
     dfc:	4d144d32 	ldcmi	13, cr4, [r4, #-200]	; 0xffffff38
     e00:	2f136914 	svccs	0x00136914
     e04:	31691469 	cmncc	r9, r9, ror #8
     e08:	02040200 	andeq	r0, r4, #0, 4
     e0c:	bb069e06 	bllt	1a862c <IRQ_STACK_SIZE+0x1a062c>
     e10:	01000402 	tsteq	r0, r2, lsl #8
     e14:	00032e01 	andeq	r2, r3, r1, lsl #28
     e18:	30000200 	andcc	r0, r0, r0, lsl #4
     e1c:	02000000 	andeq	r0, r0, #0
     e20:	0d0efb01 	vstreq	d15, [lr, #-4]
     e24:	01010100 	mrseq	r0, (UNDEF: 17)
     e28:	00000001 	andeq	r0, r0, r1
     e2c:	01000001 	tsteq	r0, r1
     e30:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
     e34:	00632e63 	rsbeq	r2, r3, r3, ror #28
     e38:	64000000 	strvs	r0, [r0], #-0
     e3c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     e40:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     e44:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     e48:	0000682e 	andeq	r6, r0, lr, lsr #16
     e4c:	00000000 	andeq	r0, r0, r0
     e50:	41000205 	tstmi	r0, r5, lsl #4
     e54:	26034000 	strcs	r4, [r3], -r0
     e58:	011c0301 	tsteq	ip, r1, lsl #6
     e5c:	032e6403 	teqeq	lr, #50331648	; 0x3000000
     e60:	66032e1c 			; <UNDEFINED> instruction: 0x66032e1c
     e64:	17034d66 	strne	r4, [r3, -r6, ror #26]
     e68:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     e6c:	032e1703 	teqeq	lr, #786432	; 0xc0000
     e70:	16032e6a 	strne	r2, [r3], -sl, ror #28
     e74:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
     e78:	832e1703 	teqhi	lr, #786432	; 0xc0000
     e7c:	83826403 	orrhi	r6, r2, #50331648	; 0x3000000
     e80:	2f836783 	svccs	0x00836783
     e84:	03314b2d 	teqeq	r1, #46080	; 0xb400
     e88:	67030119 	smladvs	r3, r9, r1, r0
     e8c:	2e190366 	cdpcs	3, 1, cr0, cr9, cr6, {3}
     e90:	9f672d30 	svcls	0x00672d30
     e94:	032e0c03 	teqeq	lr, #768	; 0x300
     e98:	03302e5b 	teqeq	r0, #1456	; 0x5b0
     e9c:	66032e17 			; <UNDEFINED> instruction: 0x66032e17
     ea0:	0330674a 	teqeq	r0, #19398656	; 0x1280000
     ea4:	4bbb2e23 	blmi	feecc738 <PCB_BASE_APP1+0xba3cc538>
     ea8:	2f49a02f 	svccs	0x0049a02f
     eac:	2e24032d 	cdpcs	3, 2, cr0, cr4, cr13, {1}
     eb0:	032e5d03 	teqeq	lr, #3, 26	; 0xc0
     eb4:	0d032e16 	stceq	14, cr2, [r3, #-88]	; 0xffffffa8
     eb8:	2e750366 	cdpcs	3, 7, cr0, cr5, cr6, {3}
     ebc:	032e0c03 	teqeq	lr, #768	; 0x300
     ec0:	16032e5c 			; <UNDEFINED> instruction: 0x16032e5c
     ec4:	2f67674a 	svccs	0x0067674a
     ec8:	2f673667 	svccs	0x00673667
     ecc:	0330672f 	teqeq	r0, #12320768	; 0xbc0000
     ed0:	032e7fb3 	teqeq	lr, #716	; 0x2cc
     ed4:	d94a00d4 	stmdble	sl, {r2, r4, r6, r7}^
     ed8:	2f2f2f2c 	svccs	0x002f2f2c
     edc:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c64 <ABORT_STACK_SIZE+0x864>
     ee0:	2e790336 	mrccs	3, 3, r0, cr9, cr6, {1}
     ee4:	2f2ca26d 	svccs	0x002ca26d
     ee8:	2da02f2f 	stccs	15, cr2, [r0, #188]!	; 0xbc
     eec:	0a032d2f 	beq	cc3b0 <IRQ_STACK_SIZE+0xc43b0>
     ef0:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
     ef4:	7f980368 	svcvc	0x00980368
     ef8:	00ef032e 	rsceq	r0, pc, lr, lsr #6
     efc:	2d339f4a 	ldccs	15, cr9, [r3, #-296]!	; 0xfffffed8
     f00:	2e090367 	cdpcs	3, 0, cr0, cr9, cr7, {3}
     f04:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c8c <ABORT_STACK_SIZE+0x88c>
     f08:	2e7fba03 	vaddcs.f32	s23, s30, s6
     f0c:	2e00c703 	cdpcs	7, 0, cr12, cr0, cr3, {0}
     f10:	667fb903 	ldrbtvs	fp, [pc], -r3, lsl #18
     f14:	4b2d2f9f 	blmi	b4cd98 <STACK_SIZE+0x34cd98>
     f18:	00cc032f 	sbceq	r0, ip, pc, lsr #6
     f1c:	7fb5039e 	svcvc	0x00b5039e
     f20:	00cb032e 	sbceq	r0, fp, lr, lsr #6
     f24:	7fb5032e 	svcvc	0x00b5032e
     f28:	00cb032e 	sbceq	r0, fp, lr, lsr #6
     f2c:	2c2fa02e 	stccs	0, cr10, [pc], #-184	; e7c <ABORT_STACK_SIZE+0xa7c>
     f30:	a12f2f2f 	teqge	pc, pc, lsr #30
     f34:	302c302c 	eorcc	r3, ip, ip, lsr #32
     f38:	03663703 	cmneq	r6, #786432	; 0xc0000
     f3c:	4d667ebe 	stclmi	14, cr7, [r6, #-760]!	; 0xfffffd08
     f40:	a283d713 	addge	sp, r3, #4980736	; 0x4c0000
     f44:	002d8413 	eoreq	r8, sp, r3, lsl r4
     f48:	67010402 	strvs	r0, [r1, -r2, lsl #8]
     f4c:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
     f50:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     f54:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     f58:	02004bbb 	andeq	r4, r0, #191488	; 0x2ec00
     f5c:	a02f0104 	eorge	r0, pc, r4, lsl #2
     f60:	2f2d2f2d 	svccs	0x002d2f2d
     f64:	02001586 	andeq	r1, r0, #562036736	; 0x21800000
     f68:	4a060104 	bmi	181380 <IRQ_STACK_SIZE+0x179380>
     f6c:	2f49bd06 	svccs	0x0049bd06
     f70:	01040200 	mrseq	r0, R12_usr
     f74:	2f2da02f 	svccs	0x002da02f
     f78:	2f682f2d 	svccs	0x00682f2d
     f7c:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
     f80:	4a060104 	bmi	181398 <IRQ_STACK_SIZE+0x179398>
     f84:	2d9f9f06 	ldccs	15, cr9, [pc, #24]	; fa4 <ABORT_STACK_SIZE+0xba4>
     f88:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     f8c:	6a9f2f01 	bvs	fe7ccb98 <PCB_BASE_APP1+0xb9ccc998>
     f90:	d7017803 	strle	r7, [r1, -r3, lsl #16]
     f94:	2f4b2d9f 	svccs	0x004b2d9f
     f98:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     f9c:	03362e78 	teqeq	r6, #120, 28	; 0x780
     fa0:	02002e78 	andeq	r2, r0, #120, 28	; 0x780
     fa4:	9f360104 	svcls	0x00360104
     fa8:	004b2d2f 	subeq	r2, fp, pc, lsr #26
     fac:	2f010402 	svccs	0x00010402
     fb0:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
     fb4:	154d2f30 	strbne	r2, [sp, #-3888]	; 0xfffff0d0
     fb8:	01040200 	mrseq	r0, R12_usr
     fbc:	9f064a06 	svcls	0x00064a06
     fc0:	2f4b2c30 	svccs	0x004b2c30
     fc4:	01040200 	mrseq	r0, R12_usr
     fc8:	2f2da02f 	svccs	0x002da02f
     fcc:	15862f2d 	strne	r2, [r6, #3885]	; 0xf2d
     fd0:	01040200 	mrseq	r0, R12_usr
     fd4:	a0064a06 	andge	r4, r6, r6, lsl #20
     fd8:	2f4b2c30 	svccs	0x004b2c30
     fdc:	01040200 	mrseq	r0, R12_usr
     fe0:	2f2da02f 	svccs	0x002da02f
     fe4:	2f682f2d 	svccs	0x00682f2d
     fe8:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
     fec:	4a060104 	bmi	181404 <IRQ_STACK_SIZE+0x179404>
     ff0:	2c309f06 	ldccs	15, cr9, [r0], #-24	; 0xffffffe8
     ff4:	51322933 	teqpl	r2, r3, lsr r9
     ff8:	342e7903 	strtcc	r7, [lr], #-2307	; 0xfffff6fd
     ffc:	2e79032f 	cdpcs	3, 7, cr0, cr9, cr15, {1}
    1000:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1004:	2e090301 	cdpcs	3, 0, cr0, cr9, cr1, {0}
    1008:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; d90 <ABORT_STACK_SIZE+0x990>
    100c:	b503862f 	strlt	r8, [r3, #-1583]	; 0xfffff9d1
    1010:	9fd7017f 	svcls	0x00d7017f
    1014:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    1018:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    101c:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    1020:	032e00cb 	teqeq	lr, #203	; 0xcb
    1024:	002e7fb5 	strhteq	r7, [lr], -r5
    1028:	03010402 	movweq	r0, #5122	; 0x1402
    102c:	a02e00cb 	eorge	r0, lr, fp, asr #1
    1030:	2f2f2c2f 	svccs	0x002f2c2f
    1034:	01040200 	mrseq	r0, R12_usr
    1038:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    103c:	1386302c 	orrne	r3, r6, #44	; 0x2c
    1040:	032c692d 	teqeq	ip, #737280	; 0xb4000
    1044:	2f672e0d 	svccs	0x00672e0d
    1048:	4b2b2d30 	blmi	acc510 <STACK_SIZE+0x2cc510>
    104c:	48696767 	stmdami	r9!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1050:	2a2e7503 	bcs	b9e464 <STACK_SIZE+0x39e464>
    1054:	674b2a4e 	strbvs	r2, [fp, -lr, asr #20]
    1058:	832f6767 	teqhi	pc, #27000832	; 0x19c0000
    105c:	660a0367 	strvs	r0, [sl], -r7, ror #6
    1060:	034a7603 	movteq	r7, #42499	; 0xa603
    1064:	68152e0d 	ldmdavs	r5, {r0, r2, r3, r9, sl, fp, sp}
    1068:	74081103 	strvc	r1, [r8], #-259	; 0xfffffefd
    106c:	67ba7503 	ldrvs	r7, [sl, r3, lsl #10]!
    1070:	832a8334 	teqhi	sl, #52, 6	; 0xd0000000
    1074:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1078:	d7017ef5 			; <UNDEFINED> instruction: 0xd7017ef5
    107c:	2f4b2d9f 	svccs	0x004b2d9f
    1080:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    1084:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1088:	2e00cb03 	vmlacs.f64	d12, d0, d3
    108c:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1090:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1094:	2f2c2fa0 	svccs	0x002c2fa0
    1098:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
    109c:	03302c30 	teqeq	r0, #48, 24	; 0x3000
    10a0:	17866637 			; <UNDEFINED> instruction: 0x17866637
    10a4:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    10a8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    10ac:	2f9f4b01 	svccs	0x009f4b01
    10b0:	2f2d2c30 	svccs	0x002d2c30
    10b4:	2f342d33 	svccs	0x00342d33
    10b8:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    10bc:	a0310104 	eorsge	r0, r1, r4, lsl #2
    10c0:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    10c4:	7a03344b 	bvc	ce1f8 <IRQ_STACK_SIZE+0xc61f8>
    10c8:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    10cc:	9f300104 	svcls	0x00300104
    10d0:	01040200 	mrseq	r0, R12_usr
    10d4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    10d8:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    10dc:	03480204 	movteq	r0, #33284	; 0x8204
    10e0:	02004a7a 	andeq	r4, r0, #499712	; 0x7a000
    10e4:	0c030104 	stfeqs	f0, [r3], {4}
    10e8:	4d4b9f82 	stclmi	15, cr9, [fp, #-520]	; 0xfffffdf8
    10ec:	29332917 	ldmdbcs	r3!, {r0, r1, r2, r4, r8, fp, sp}
    10f0:	02002d34 	andeq	r2, r0, #52, 26	; 0xd00
    10f4:	9f4b0104 	svcls	0x004b0104
    10f8:	2d2c302f 	stccs	0, cr3, [ip, #-188]!	; 0xffffff44
    10fc:	332d332f 	teqcc	sp, #-1140850688	; 0xbc000000
    1100:	002f2d2f 	eoreq	r2, pc, pc, lsr #26
    1104:	31010402 	tstcc	r1, r2, lsl #8
    1108:	2f2b30a0 	svccs	0x002b30a0
    110c:	03344b2d 	teqeq	r4, #46080	; 0xb400
    1110:	004c4a7a 	subeq	r4, ip, sl, ror sl
    1114:	30010402 	andcc	r0, r1, r2, lsl #8
    1118:	0402009f 	streq	r0, [r2], #-159	; 0xffffff61
    111c:	02002f01 	andeq	r2, r0, #1, 30
    1120:	00860204 	addeq	r0, r6, r4, lsl #4
    1124:	2c020402 	cfstrscs	mvf0, [r2], {2}
    1128:	02040200 	andeq	r0, r4, #0, 4
    112c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
    1130:	7a032c02 	bvc	cc140 <IRQ_STACK_SIZE+0xc4140>
    1134:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    1138:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    113c:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; ec4 <ABORT_STACK_SIZE+0xac4>
    1140:	0402672f 	streq	r6, [r2], #-1839	; 0xfffff8d1
    1144:	7a010100 	bvc	4154c <IRQ_STACK_SIZE+0x3954c>
    1148:	02000000 	andeq	r0, r0, #0
    114c:	00003100 	andeq	r3, r0, r0, lsl #2
    1150:	fb010200 	blx	4195a <IRQ_STACK_SIZE+0x3995a>
    1154:	01000d0e 	tsteq	r0, lr, lsl #26
    1158:	00010101 	andeq	r0, r1, r1, lsl #2
    115c:	00010000 	andeq	r0, r1, r0
    1160:	74000100 	strvc	r0, [r0], #-256	; 0xffffff00
    1164:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    1168:	0000632e 	andeq	r6, r0, lr, lsr #6
    116c:	65640000 	strbvs	r0, [r4, #-0]!
    1170:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    1174:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1178:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    117c:	00000068 	andeq	r0, r0, r8, rrx
    1180:	05000000 	streq	r0, [r0, #-0]
    1184:	004dc002 	subeq	ip, sp, r2
    1188:	31131540 	tstcc	r3, r0, asr #10
    118c:	362b312b 	strtcc	r3, [fp], -fp, lsr #2
    1190:	672e7803 	strvs	r7, [lr, -r3, lsl #16]!
    1194:	00833084 	addeq	r3, r3, r4, lsl #1
    1198:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
    119c:	13864b9f 	orrne	r4, r6, #162816	; 0x27c00
    11a0:	1303672d 	movwne	r6, #14125	; 0x372d
    11a4:	0348302e 	movteq	r3, #32814	; 0x802e
    11a8:	2b312e6f 	blcs	c4cb6c <STACK_SIZE+0x44cb6c>
    11ac:	0a032b31 	beq	cbe78 <IRQ_STACK_SIZE+0xc3e78>
    11b0:	6676032e 	ldrbtvs	r0, [r6], -lr, lsr #6
    11b4:	68308467 	ldmdavs	r0!, {r0, r1, r2, r5, r6, sl, pc}
    11b8:	672f8483 	strvs	r8, [pc, -r3, lsl #9]!
    11bc:	4a79036d 	bmi	1e41f78 <STACK_SIZE+0x1641f78>
    11c0:	01000202 	tsteq	r0, r2, lsl #4
    11c4:	00028401 	andeq	r8, r2, r1, lsl #8
    11c8:	02000200 	andeq	r0, r0, #0, 4
    11cc:	02000001 	andeq	r0, r0, #1
    11d0:	0d0efb01 	vstreq	d15, [lr, #-4]
    11d4:	01010100 	mrseq	r0, (UNDEF: 17)
    11d8:	00000001 	andeq	r0, r0, r1
    11dc:	01000001 	tsteq	r0, r1
    11e0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    11e4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    11e8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    11ec:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    11f0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    11f4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    11f8:	2b2b4720 	blcs	ad2e80 <STACK_SIZE+0x2d2e80>
    11fc:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    1200:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1204:	63672f62 	cmnvs	r7, #392	; 0x188
    1208:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    120c:	6f6e2d6d 	svcvs	0x006e2d6d
    1210:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1214:	2f696261 	svccs	0x00696261
    1218:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
    121c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
    1220:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    1224:	3a430065 	bcc	10c13c0 <STACK_SIZE+0x8c13c0>
    1228:	646f435c 	strbtvs	r4, [pc], #-860	; 1230 <ABORT_STACK_SIZE+0xe30>
    122c:	756f5365 	strbvc	r5, [pc, #-869]!	; ecf <ABORT_STACK_SIZE+0xacf>
    1230:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1234:	6f535c79 	svcvs	0x00535c79
    1238:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    123c:	47207972 			; <UNDEFINED> instruction: 0x47207972
    1240:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    1244:	2f657469 	svccs	0x00657469
    1248:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    124c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1250:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1254:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    1258:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    125c:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
    1260:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    1264:	00000063 	andeq	r0, r0, r3, rrx
    1268:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    126c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1270:	00010068 	andeq	r0, r1, r8, rrx
    1274:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1278:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
    127c:	00010068 	andeq	r0, r1, r8, rrx
    1280:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1284:	5f656369 	svcpl	0x00656369
    1288:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    128c:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1290:	00000000 	andeq	r0, r0, r0
    1294:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1298:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    129c:	73000002 	movwvc	r0, #2
    12a0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12a4:	00682e67 	rsbeq	r2, r8, r7, ror #28
    12a8:	73000002 	movwvc	r0, #2
    12ac:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    12b0:	00682e62 	rsbeq	r2, r8, r2, ror #28
    12b4:	3c000002 	stccc	0, cr0, [r0], {2}
    12b8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
    12bc:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
    12c0:	0000003e 	andeq	r0, r0, lr, lsr r0
    12c4:	79746300 	ldmdbvc	r4!, {r8, r9, sp, lr}^
    12c8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    12cc:	00000200 	andeq	r0, r0, r0, lsl #4
    12d0:	02050000 	andeq	r0, r5, #0
    12d4:	40004f00 	andmi	r4, r0, r0, lsl #30
    12d8:	010a0315 	tsteq	sl, r5, lsl r3
    12dc:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
    12e0:	2a2e7a03 	bcs	b9faf4 <STACK_SIZE+0x39faf4>
    12e4:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    12e8:	2e760330 	mrccs	3, 3, r0, cr6, cr0, {1}
    12ec:	032e0a03 	teqeq	lr, #12288	; 0x3000
    12f0:	0b034a7a 	bleq	d3ce0 <IRQ_STACK_SIZE+0xcbce0>
    12f4:	2f302a2e 	svccs	0x00302a2e
    12f8:	2e7a032a 	cdpcs	3, 7, cr0, cr10, cr10, {1}
    12fc:	8484834b 	strhi	r8, [r4], #843	; 0x34b
    1300:	2f2fd883 	svccs	0x002fd883
    1304:	13a12f2f 			; <UNDEFINED> instruction: 0x13a12f2f
    1308:	01040200 	mrseq	r0, R12_usr
    130c:	0046d74f 	subeq	sp, r6, pc, asr #14
    1310:	06010402 	streq	r0, [r1], -r2, lsl #8
    1314:	6d9f064a 	ldcvs	6, cr0, [pc, #296]	; 1444 <ABORT_STACK_SIZE+0x1044>
    1318:	032f2d13 	teqeq	pc, #1216	; 0x4c0
    131c:	2d2f4a77 	vstmdbcs	pc!, {s8-s126}
    1320:	02040200 	andeq	r0, r4, #0, 4
    1324:	339f4f2c 	orrscc	r4, pc, #44, 30	; 0xb0
    1328:	4a760367 	bmi	1d820cc <STACK_SIZE+0x15820cc>
    132c:	4a0c039f 	bmi	3021b0 <IRQ_STACK_SIZE+0x2fa1b0>
    1330:	65172aa2 	ldrvs	r2, [r7, #-2722]	; 0xfffff55e
    1334:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
    1338:	67667703 	strbvs	r7, [r6, -r3, lsl #14]!
    133c:	339f4f2b 	orrscc	r4, pc, #43, 30	; 0xac
    1340:	03660c03 	cmneq	r6, #768	; 0x300
    1344:	039f4a6b 	orrseq	r4, pc, #438272	; 0x6b000
    1348:	00134a17 	andseq	r4, r3, r7, lsl sl
    134c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1350:	2f9f064a 	svccs	0x009f064a
    1354:	4b83134d 	blmi	fe0c6090 <PCB_BASE_APP1+0xb95c5e90>
    1358:	2f2c3031 	svccs	0x002c3031
    135c:	314b2e49 	cmpcc	fp, r9, asr #28
    1360:	2f4b2f46 	svccs	0x004b2f46
    1364:	2ca02f2f 	stccs	15, cr2, [r0], #188	; 0xbc
    1368:	364c2cd8 			; <UNDEFINED> instruction: 0x364c2cd8
    136c:	7a034830 	bvc	d3434 <IRQ_STACK_SIZE+0xcb434>
    1370:	6c67832e 	stclvs	3, cr8, [r7], #-184	; 0xffffff48
    1374:	034a7a03 	movteq	r7, #43523	; 0xaa03
    1378:	61032e09 	tstvs	r3, r9, lsl #28
    137c:	2e1f034a 	cdpcs	3, 1, cr0, cr15, cr10, {2}
    1380:	5e03312e 	adfplsp	f3, f3, #0.5
    1384:	2e68032e 	cdpcs	3, 6, cr0, cr8, cr14, {1}
    1388:	9f2e1803 	svcls	0x002e1803
    138c:	4c4a2103 	stfmie	f2, [sl], {3}
    1390:	034a4103 	movteq	r4, #41219	; 0xa103
    1394:	032e00c9 	teqeq	lr, #201	; 0xc9
    1398:	334a7fb7 	movtcc	r7, #44983	; 0xafb7
    139c:	039f469f 	orrseq	r4, pc, #166723584	; 0x9f00000
    13a0:	2f4c4a3e 	svccs	0x004c4a3e
    13a4:	660a032d 	strvs	r0, [sl], -sp, lsr #6
    13a8:	4a7fb503 	bmi	1fee7bc <STACK_SIZE+0x17ee7bc>
    13ac:	9f4c2ca1 	svcls	0x004c2ca1
    13b0:	6600cc03 	strvs	ip, [r0], -r3, lsl #24
    13b4:	03827703 	orreq	r7, r2, #786432	; 0xc0000
    13b8:	37032e52 	smlsdcc	r3, r2, lr, r2
    13bc:	0177032e 	cmneq	r7, lr, lsr #6
    13c0:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    13c4:	18032e68 	stmdane	r3, {r3, r5, r6, r9, sl, fp, sp}
    13c8:	21039f2e 	tstcs	r3, lr, lsr #30
    13cc:	41034c4a 	tstmi	r3, sl, asr #24
    13d0:	00c9034a 	sbceq	r0, r9, sl, asr #6
    13d4:	7fb7032e 	svcvc	0x00b7032e
    13d8:	469f334a 	ldrmi	r3, [pc], sl, asr #6
    13dc:	4a3e039f 	bmi	f82260 <STACK_SIZE+0x782260>
    13e0:	032d2f4c 	teqeq	sp, #76, 30	; 0x130
    13e4:	b503660a 	strlt	r6, [r3, #-1546]	; 0xfffff9f6
    13e8:	2ca14a7f 	vstmiacs	r1!, {s8-s134}
    13ec:	d7039f4c 	strle	r9, [r3, -ip, asr #30]
    13f0:	2d4d4a00 	vstrcs	s9, [sp, #-0]
    13f4:	2e76032f 	cdpcs	3, 7, cr0, cr6, cr15, {1}
    13f8:	032e0d03 	teqeq	lr, #3, 26	; 0xc0
    13fc:	14034a72 	strne	r4, [r3], #-2674	; 0xfffff58e
    1400:	302c682e 	eorcc	r6, ip, lr, lsr #16
    1404:	032d8631 	teqeq	sp, #51380224	; 0x3100000
    1408:	75032e0b 	strvc	r2, [r3, #-3595]	; 0xfffff1f5
    140c:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1410:	034a6903 	movteq	r6, #43267	; 0xa903
    1414:	036e8219 	cmneq	lr, #-1879048191	; 0x90000001
    1418:	03362e78 	teqeq	r6, #120, 28	; 0x780
    141c:	2f302e78 	svccs	0x00302e78
    1420:	03292c30 	teqeq	r9, #48, 24	; 0x3000
    1424:	0369660c 	cmneq	r9, #12, 12	; 0xc00000
    1428:	4b4c4a6a 	blmi	1313dd8 <STACK_SIZE+0xb13dd8>
    142c:	004a1303 	subeq	r1, sl, r3, lsl #6
    1430:	03010402 	movweq	r0, #5122	; 0x1402
    1434:	02004a58 	andeq	r4, r0, #88, 20	; 0x58000
    1438:	00690104 	rsbeq	r0, r9, r4, lsl #2
    143c:	2d010402 	cfstrscs	mvf0, [r1, #-8]
    1440:	01040200 	mrseq	r0, R12_usr
    1444:	4a09032c 	bmi	2420fc <IRQ_STACK_SIZE+0x23a0fc>
    1448:	01000402 	tsteq	r0, r2, lsl #8
    144c:	0000a101 	andeq	sl, r0, r1, lsl #2
    1450:	25000200 	strcs	r0, [r0, #-512]	; 0xfffffe00
    1454:	02000000 	andeq	r0, r0, #0
    1458:	0d0efb01 	vstreq	d15, [lr, #-4]
    145c:	01010100 	mrseq	r0, (UNDEF: 17)
    1460:	00000001 	andeq	r0, r0, r1
    1464:	01000001 	tsteq	r0, r1
    1468:	6d736100 	ldfvse	f6, [r3, #-0]
    146c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    1470:	6f697463 	svcvs	0x00697463
    1474:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    1478:	00000000 	andeq	r0, r0, r0
    147c:	30020500 	andcc	r0, r2, r0, lsl #10
    1480:	03400055 	movteq	r0, #85	; 0x55
    1484:	2f30010d 	svccs	0x0030010d
    1488:	2f2f302f 	svccs	0x002f302f
    148c:	302f2f31 	eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>
    1490:	2f302f2f 	svccs	0x00302f2f
    1494:	2f2f302f 	svccs	0x002f302f
    1498:	2f2f2f30 	svccs	0x002f2f30
    149c:	2f2f2f32 	svccs	0x002f2f32
    14a0:	30353030 	eorscc	r3, r5, r0, lsr r0
    14a4:	2f2f302f 	svccs	0x002f302f
    14a8:	2f2f322f 	svccs	0x002f322f
    14ac:	2f2f2f2f 	svccs	0x002f2f2f
    14b0:	2f302f32 	svccs	0x00302f32
    14b4:	2f322f2f 	svccs	0x00322f2f
    14b8:	2f33322f 	svccs	0x0033322f
    14bc:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    14c0:	032f332f 	teqeq	pc, #-1140850688	; 0xbc000000
    14c4:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14c8:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14cc:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14d0:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14d4:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14d8:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14dc:	032f2e0a 	teqeq	pc, #10, 28	; 0xa0
    14e0:	032e7ecb 	teqeq	lr, #3248	; 0xcb0
    14e4:	26032e09 	strcs	r2, [r3], -r9, lsl #28
    14e8:	2e32032e 	cdpcs	3, 3, cr0, cr2, cr14, {1}
    14ec:	00020234 	andeq	r0, r2, r4, lsr r2
    14f0:	01850101 	orreq	r0, r5, r1, lsl #2
    14f4:	00020000 	andeq	r0, r2, r0
    14f8:	0000001e 	andeq	r0, r0, lr, lsl r0
    14fc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1500:	0101000d 	tsteq	r1, sp
    1504:	00000101 	andeq	r0, r0, r1, lsl #2
    1508:	00000100 	andeq	r0, r0, r0, lsl #2
    150c:	70630001 	rsbvc	r0, r3, r1
    1510:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    1514:	00000073 	andeq	r0, r0, r3, ror r0
    1518:	05000000 	streq	r0, [r0, #-0]
    151c:	00567402 	subseq	r7, r6, r2, lsl #8
    1520:	2f2f1a40 	svccs	0x002f1a40
    1524:	2f2f322f 	svccs	0x002f322f
    1528:	2f2f322f 	svccs	0x002f322f
    152c:	2f2f322f 	svccs	0x002f322f
    1530:	2f2f322f 	svccs	0x002f322f
    1534:	2f2f322f 	svccs	0x002f322f
    1538:	2f2f322f 	svccs	0x002f322f
    153c:	2f2f322f 	svccs	0x002f322f
    1540:	2f2f2f2f 	svccs	0x002f2f2f
    1544:	2f2f2f32 	svccs	0x002f2f32
    1548:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    154c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1550:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1554:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1558:	342f322f 	strtcc	r3, [pc], #-559	; 1560 <ABORT_STACK_SIZE+0x1160>
    155c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1560:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1564:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1568:	352f2f2f 	strcc	r2, [pc, #-3887]!	; 641 <ABORT_STACK_SIZE+0x241>
    156c:	2f2f2f2f 	svccs	0x002f2f2f
    1570:	2f322f33 	svccs	0x00322f33
    1574:	2f322f2f 	svccs	0x00322f2f
    1578:	2f322f2f 	svccs	0x00322f2f
    157c:	2f322f2f 	svccs	0x00322f2f
    1580:	2f322f2f 	svccs	0x00322f2f
    1584:	2f322f2f 	svccs	0x00322f2f
    1588:	2f322f2f 	svccs	0x00322f2f
    158c:	2f322f2f 	svccs	0x00322f2f
    1590:	2f322f2f 	svccs	0x00322f2f
    1594:	2f322f2f 	svccs	0x00322f2f
    1598:	2f322f2f 	svccs	0x00322f2f
    159c:	2f322f2f 	svccs	0x00322f2f
    15a0:	2f322f2f 	svccs	0x00322f2f
    15a4:	2f322f2f 	svccs	0x00322f2f
    15a8:	2f322f2f 	svccs	0x00322f2f
    15ac:	2f332f2f 	svccs	0x00332f2f
    15b0:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    15b4:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    15b8:	2f322f2f 	svccs	0x00322f2f
    15bc:	2f322f2f 	svccs	0x00322f2f
    15c0:	2f332f2f 	svccs	0x00332f2f
    15c4:	2f2f332f 	svccs	0x002f332f
    15c8:	2f2f2f32 	svccs	0x002f2f32
    15cc:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    15d0:	2f322f2f 	svccs	0x00322f2f
    15d4:	2f332f33 	svccs	0x00332f33
    15d8:	2f2f332f 	svccs	0x002f332f
    15dc:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    15e0:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    15e4:	2f332f2f 	svccs	0x00332f2f
    15e8:	2f322f33 	svccs	0x00322f33
    15ec:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    15f0:	2f332f2f 	svccs	0x00332f2f
    15f4:	2f332f33 	svccs	0x00332f33
    15f8:	2f332f2f 	svccs	0x00332f2f
    15fc:	2f332f2f 	svccs	0x00332f2f
    1600:	2f332f33 	svccs	0x00332f33
    1604:	032f2f34 	teqeq	pc, #52, 30	; 0xd0
    1608:	2f2f2e15 	svccs	0x002f2e15
    160c:	2f2f2f2f 	svccs	0x002f2f2f
    1610:	2f2f2f2f 	svccs	0x002f2f2f
    1614:	2f2f2f2f 	svccs	0x002f2f2f
    1618:	2f2f2f30 	svccs	0x002f2f30
    161c:	2f34302f 	svccs	0x0034302f
    1620:	2f2f2f2f 	svccs	0x002f2f2f
    1624:	2f2f2f2f 	svccs	0x002f2f2f
    1628:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    162c:	2f2f2f2f 	svccs	0x002f2f2f
    1630:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1634:	2f2f2f34 	svccs	0x002f2f34
    1638:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    163c:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1640:	2f33302f 	svccs	0x0033302f
    1644:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1648:	2f2f2f2f 	svccs	0x002f2f2f
    164c:	2f2f302f 	svccs	0x002f302f
    1650:	2f2f2f2f 	svccs	0x002f2f2f
    1654:	2f2f2f2f 	svccs	0x002f2f2f
    1658:	2f2f2f30 	svccs	0x002f2f30
    165c:	2f2f2f2f 	svccs	0x002f2f2f
    1660:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1664:	312e6e03 	teqcc	lr, r3, lsl #28
    1668:	2f2e1503 	svccs	0x002e1503
    166c:	2f332f33 	svccs	0x00332f33
    1670:	2f302f2f 	svccs	0x00302f2f
    1674:	02022f2f 	andeq	r2, r2, #47, 30	; 0xbc
    1678:	ad010100 	stfges	f0, [r1, #-0]
    167c:	02000000 	andeq	r0, r0, #0
    1680:	00001d00 	andeq	r1, r0, r0, lsl #26
    1684:	fb010200 	blx	41e8e <IRQ_STACK_SIZE+0x39e8e>
    1688:	01000d0e 	tsteq	r0, lr, lsl #26
    168c:	00010101 	andeq	r0, r1, r1, lsl #2
    1690:	00010000 	andeq	r0, r1, r0
    1694:	63000100 	movwvs	r0, #256	; 0x100
    1698:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    169c:	00000073 	andeq	r0, r0, r3, ror r0
    16a0:	05000000 	streq	r0, [r0, #-0]
    16a4:	00000002 	andeq	r0, r0, r2
    16a8:	010d0340 	tsteq	sp, r0, asr #6
    16ac:	2f2f2f2f 	svccs	0x002f2f2f
    16b0:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    16b4:	2f2f2e09 	svccs	0x002f2e09
    16b8:	2f2f2f2f 	svccs	0x002f2f2f
    16bc:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    16c0:	2f2f2e0c 	svccs	0x002f2e0c
    16c4:	2f2f2f2f 	svccs	0x002f2f2f
    16c8:	2f2f2f33 	svccs	0x002f2f33
    16cc:	31302f2f 	teqcc	r0, pc, lsr #30
    16d0:	2f2f2f2f 	svccs	0x002f2f2f
    16d4:	2f312f2f 	svccs	0x00312f2f
    16d8:	2f2f2f2f 	svccs	0x002f2f2f
    16dc:	2f2e0c03 	svccs	0x002e0c03
    16e0:	2f2f362f 	svccs	0x002f362f
    16e4:	312f312f 	teqcc	pc, pc, lsr #2
    16e8:	032f322f 	teqeq	pc, #-268435454	; 0xf0000002
    16ec:	2f2f2e10 	svccs	0x002f2e10
    16f0:	2f322f2f 	svccs	0x00322f2f
    16f4:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    16f8:	2f2f2e0b 	svccs	0x002f2e0b
    16fc:	322f2f30 	eorcc	r2, pc, #48, 30	; 0xc0
    1700:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1704:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1708:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    170c:	7ed90332 	mrcvc	3, 6, r0, cr9, cr2, {1}
    1710:	0330302e 	teqeq	r0, #46	; 0x2e
    1714:	0a032e3e 	beq	cd014 <IRQ_STACK_SIZE+0xc5014>
    1718:	2e20032e 	cdpcs	3, 2, cr0, cr0, cr14, {1}
    171c:	2e0f0336 	mcrcs	3, 0, r0, cr15, cr6, {1}
    1720:	2e0d032f 	cdpcs	3, 0, cr0, cr13, cr15, {1}
    1724:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1728:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	41440052 	qdaddmi	r0, r2, r4
   c:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  10:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  14:	6174535f 	cmnvs	r4, pc, asr r3
  18:	00737574 	rsbseq	r7, r3, r4, ror r5
  1c:	5f434947 	svcpl	0x00434947
  20:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
  24:	4f455f65 	svcmi	0x00455f65
  28:	654b0049 	strbvs	r0, [fp, #-73]	; 0xffffffb7
  2c:	495f3479 	ldmdbmi	pc, {r0, r3, r4, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
  30:	73005253 	movwvc	r5, #595	; 0x253
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	61440074 	hvcvs	16388	; 0x4004
  48:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  4c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  50:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  54:	5f647300 	svcpl	0x00647300
  58:	625f6472 	subsvs	r6, pc, #1912602624	; 0x72000000
  5c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  60:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
  64:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
  68:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
  6c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  70:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  74:	736e7500 	cmnvc	lr, #0, 10
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  80:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
  84:	5f544241 	svcpl	0x00544241
  88:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
  8c:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
  90:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
  94:	64730073 	ldrbtvs	r0, [r3], #-115	; 0xffffff8d
  98:	736e695f 	cmnvc	lr, #1556480	; 0x17c000
  9c:	5f747265 	svcpl	0x00747265
  a0:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
  a4:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
  a8:	78450072 	stmdavc	r5, {r1, r4, r5, r6}^
  ac:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d
  b0:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
  b4:	69540063 	ldmdbvs	r4, {r0, r1, r5, r6}^
  b8:	3072656d 	rsbscc	r6, r2, sp, ror #10
  bc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  c0:	5f647300 	svcpl	0x00647300
  c4:	625f7277 	subsvs	r7, pc, #1879048199	; 0x70000007
  c8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  cc:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
  d0:	43006761 	movwmi	r6, #1889	; 0x761
  d4:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
  d8:	70704165 	rsbsvc	r4, r0, r5, ror #2
  dc:	43565300 	cmpmi	r6, #0, 6
  e0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  e4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  e8:	42415000 	submi	r5, r1, #0
  ec:	61465f54 	cmpvs	r6, r4, asr pc
  f0:	5f74756c 	svcpl	0x0074756c
  f4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
  f8:	00737365 	rsbseq	r7, r3, r5, ror #6
  fc:	5f434947 	svcpl	0x00434947
 100:	61656c43 	cmnvs	r5, r3, asr #24
 104:	65505f72 	ldrbvs	r5, [r0, #-3954]	; 0xfffff08e
 108:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 10c:	6c435f67 	mcrrvs	15, 6, r5, r3, cr7
 110:	00726165 	rsbseq	r6, r2, r5, ror #2
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 11c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 120:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	4300746e 	movwmi	r7, #1134	; 0x46e
 12c:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
 130:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
 134:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
 138:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
 13c:	69535c42 	ldmdbvs	r3, {r1, r6, sl, fp, ip, lr}^
 140:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
 144:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
 148:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
 14c:	545f534f 	ldrbpl	r5, [pc], #-847	; 154 <NOINT+0x94>
 150:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
 154:	00657461 	rsbeq	r7, r5, r1, ror #8
 158:	20554e47 	subscs	r4, r5, r7, asr #28
 15c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 160:	20312e38 	eorscs	r2, r1, r8, lsr lr
 164:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 168:	6f633d75 	svcvs	0x00633d75
 16c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 170:	2039612d 	eorscs	r6, r9, sp, lsr #2
 174:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 178:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 17c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 180:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 184:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 188:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 18c:	6f656e3d 	svcvs	0x00656e3d
 190:	66762d6e 	ldrbtvs	r2, [r6], -lr, ror #26
 194:	20347670 	eorscs	r7, r4, r0, ror r6
 198:	70616d2d 	rsbvc	r6, r1, sp, lsr #26
 19c:	2d207363 	stccs	3, cr7, [r0, #-396]!	; 0xfffffe74
 1a0:	4f2d2067 	svcmi	0x002d2067
 1a4:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 1a8:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 1ac:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 1b0:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 1b4:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 1b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1bc:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 1c0:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 1c4:	65727466 	ldrbvs	r7, [r2, #-1126]!	; 0xfffffb9a
 1c8:	65762d65 	ldrbvs	r2, [r6, #-3429]!	; 0xfffff29b
 1cc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 1d0:	20657a69 	rsbcs	r7, r5, r9, ror #20
 1d4:	7274662d 	rsbsvc	r6, r4, #47185920	; 0x2d00000
 1d8:	762d6565 	strtvc	r6, [sp], -r5, ror #10
 1dc:	6f746365 	svcvs	0x00746365
 1e0:	657a6972 	ldrbvs	r6, [sl, #-2418]!	; 0xfffff68e
 1e4:	65762d72 	ldrbvs	r2, [r6, #-3442]!	; 0xfffff28e
 1e8:	736f6272 	cmnvc	pc, #536870919	; 0x20000007
 1ec:	20303d65 	eorscs	r3, r0, r5, ror #26
 1f0:	6f6e662d 	svcvs	0x006e662d
 1f4:	7274732d 	rsbsvc	r7, r4, #-1275068416	; 0xb4000000
 1f8:	2d746369 	ldclcs	3, cr6, [r4, #-420]!	; 0xfffffe5c
 1fc:	61696c61 	cmnvs	r9, r1, ror #24
 200:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
 204:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 208:	6f632d6f 	svcvs	0x00632d6f
 20c:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 210:	7a697300 	bvc	1a5ce18 <STACK_SIZE+0x125ce18>
 214:	70797465 	rsbsvc	r7, r9, r5, ror #8
 218:	64730065 	ldrbtvs	r0, [r3], #-101	; 0xffffff9b
 21c:	5f72745f 	svcpl	0x0072745f
 220:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
 224:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 228:	6f6c2067 	svcvs	0x006c2067
 22c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 230:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 234:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 238:	495f6469 	ldmdbmi	pc, {r0, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 23c:	50005253 	andpl	r5, r0, r3, asr r2
 240:	5f544241 	svcpl	0x00544241
 244:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
 248:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 24c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 250:	6f687300 	svcvs	0x00687300
 254:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 258:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 25c:	565f5253 			; <UNDEFINED> instruction: 0x565f5253
 260:	6f746365 	svcvs	0x00746365
 264:	654b0072 	strbvs	r0, [fp, #-114]	; 0xffffff8e
 268:	495f3379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 26c:	50005253 	andpl	r5, r0, r3, asr r2
 270:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
 274:	61485f74 	hvcvs	34292	; 0x85f4
 278:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 27c:	61550072 	cmpvs	r5, r2, ror r0
 280:	5f317472 	svcpl	0x00317472
 284:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
 288:	53006674 	movwpl	r6, #1652	; 0x674
 28c:	5f434844 	svcpl	0x00434844
 290:	00525349 	subseq	r5, r2, r9, asr #6
 294:	635f6473 	cmpvs	pc, #1929379840	; 0x73000000
 298:	616d6d6f 	cmnvs	sp, pc, ror #26
 29c:	635f646e 	cmpvs	pc, #1845493760	; 0x6e000000
 2a0:	6c706d6f 	ldclvs	13, cr6, [r0], #-444	; 0xfffffe44
 2a4:	5f657465 	svcpl	0x00657465
 2a8:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
 2ac:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 2b0:	00707041 	rsbseq	r7, r0, r1, asr #32
 2b4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 2b8:	00707041 	rsbseq	r7, r0, r1, asr #32
 2bc:	43746567 	cmnmi	r4, #432013312	; 0x19c00000
 2c0:	70417275 	subvc	r7, r1, r5, ror r2
 2c4:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
 2c8:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
 2cc:	41727543 	cmnmi	r2, r3, asr #10
 2d0:	754e7070 	strbvc	r7, [lr, #-112]	; 0xffffff90
 2d4:	6572006d 	ldrbvs	r0, [r2, #-109]!	; 0xffffff93
 2d8:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
 2dc:	70706100 	rsbsvc	r6, r0, r0, lsl #2
 2e0:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
 2e4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 11c <NOINT+0x5c>
 2e8:	2e72656c 	cdpcs	5, 7, cr6, cr2, cr12, {3}
 2ec:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
 2f0:	70417469 	subvc	r7, r1, r9, ror #8
 2f4:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
 2f8:	70417478 	subvc	r7, r1, r8, ror r4
 2fc:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
 300:	7a697300 	bvc	1a5cf08 <STACK_SIZE+0x125cf08>
 304:	70704165 	rsbsvc	r4, r0, r5, ror #2
 308:	72756300 	rsbsvc	r6, r5, #0, 6
 30c:	4e707041 	cdpmi	0, 7, cr7, cr0, cr1, {2}
 310:	73006d75 	movwvc	r6, #3445	; 0xd75
 314:	6b636174 	blvs	18d88ec <STACK_SIZE+0x10d88ec>
 318:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
 31c:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
 320:	70415f74 	subvc	r5, r1, r4, ror pc
 324:	74730070 	ldrbtvc	r0, [r3], #-112	; 0xffffff90
 328:	4c6b6361 	stclmi	3, cr6, [fp], #-388	; 0xfffffe7c
 32c:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
 330:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 334:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 338:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 33c:	69614d65 	stmdbvs	r1!, {r0, r2, r5, r6, r8, sl, fp, lr}^
 340:	626c546e 	rsbvs	r5, ip, #1845493760	; 0x6e000000
 344:	70706100 	rsbsvc	r6, r0, r0, lsl #2
 348:	7265735f 	rsbvc	r7, r5, #2080374785	; 0x7c000001
 34c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 350:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 354:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 358:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
 35c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 360:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
 364:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
 368:	415f6e75 	cmpmi	pc, r5, ror lr	; <UNPREDICTABLE>
 36c:	4c007070 	stcmi	0, cr7, [r0], {112}	; 0x70
 370:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 374:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 378:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 37c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 380:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 384:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
 388:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
 38c:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 390:	4d74696e 	ldclmi	9, cr6, [r4, #-440]!	; 0xfffffe48
 394:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 398:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 39c:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 3a0:	43006568 	movwmi	r6, #1384	; 0x568
 3a4:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 3a8:	72664150 	rsbvc	r4, r6, #80, 2
 3ac:	41566d6f 	cmpmi	r6, pc, ror #26
 3b0:	43324c00 	teqmi	r2, #0, 24
 3b4:	616e455f 	cmnvs	lr, pc, asr r5
 3b8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 3bc:	6e797865 	cdpvs	8, 7, cr7, cr9, cr5, {3}
 3c0:	735f736f 	cmpvc	pc, #-1140850687	; 0xbc000001
 3c4:	4300636d 	movwmi	r6, #877	; 0x36d
 3c8:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
 3cc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 3d0:	6e617242 	cdpvs	2, 6, cr7, cr1, cr2, {2}
 3d4:	72506863 	subsvc	r6, r0, #6488064	; 0x630000
 3d8:	63696465 	cmnvs	r9, #1694498816	; 0x65000000
 3dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 3e0:	754e6e00 	strbvc	r6, [lr, #-3584]	; 0xfffff200
 3e4:	53664f6d 	cmnpl	r6, #436	; 0x1b4
 3e8:	4c006365 	stcmi	3, cr6, [r0], {101}	; 0x65
 3ec:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 3f0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 3f4:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 3f8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 3fc:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 400:	41505f65 	cmpmi	r0, r5, ror #30
 404:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 408:	534f7465 	movtpl	r7, #62565	; 0xf465
 40c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 410:	43004150 	movwmi	r4, #336	; 0x150
 414:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 418:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 41c:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 420:	00415065 	subeq	r5, r1, r5, rrx
 424:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 428:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 42c:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 430:	43006568 	movwmi	r6, #1384	; 0x568
 434:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
 438:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 43c:	00324c31 	eorseq	r4, r2, r1, lsr ip
 440:	53615675 	cmnpl	r1, #122683392	; 0x7500000
 444:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 448:	446f4300 	strbtmi	r4, [pc], #-768	; 450 <ABORT_STACK_SIZE+0x50>
 44c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 450:	324c656c 	subcc	r6, ip, #108, 10	; 0x1b000000
 454:	66657250 			; <UNDEFINED> instruction: 0x66657250
 458:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
 45c:	746e6948 	strbtvc	r6, [lr], #-2376	; 0xfffff6b8
 460:	43324c00 	teqmi	r2, #0, 24
 464:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 468:	505f6e61 	subspl	r6, pc, r1, ror #28
 46c:	324c0041 	subcc	r0, ip, #65	; 0x41
 470:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 474:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 478:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 47c:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 480:	74746100 	ldrbtvc	r6, [r4], #-256	; 0xffffff00
 484:	56750072 			; <UNDEFINED> instruction: 0x56750072
 488:	646e4561 	strbtvs	r4, [lr], #-1377	; 0xfffffa9f
 48c:	456f4300 	strbmi	r4, [pc, #-768]!	; 194 <NOINT+0xd4>
 490:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 494:	50324c65 	eorspl	r4, r2, r5, ror #24
 498:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 49c:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 4a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 4a4:	5f43324c 	svcpl	0x0043324c
 4a8:	61656c43 	cmnvs	r5, r3, asr #24
 4ac:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 4b0:	61766e49 	cmnvs	r6, r9, asr #28
 4b4:	6164696c 	cmnvs	r4, ip, ror #18
 4b8:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
 4bc:	6f430041 	svcvs	0x00430041
 4c0:	61656c43 	cmnvs	r5, r3, asr #24
 4c4:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 4c8:	61766e49 	cmnvs	r6, r9, asr #28
 4cc:	6164696c 	cmnvs	r4, ip, ror #18
 4d0:	43446574 	movtmi	r6, #17780	; 0x4574
 4d4:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 4d8:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 4dc:	6f430078 	svcvs	0x00430078
 4e0:	61736944 	cmnvs	r3, r4, asr #18
 4e4:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 4e8:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 4ec:	324c0065 	subcc	r0, ip, #101	; 0x65
 4f0:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 4f4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 4f8:	70630065 	rsbvc	r0, r3, r5, rrx
 4fc:	632e3531 	teqvs	lr, #205520896	; 0xc400000
 500:	456f4300 	strbmi	r4, [pc, #-768]!	; 208 <NOINT+0x148>
 504:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 508:	61724265 	cmnvs	r2, r5, ror #4
 50c:	5068636e 	rsbpl	r6, r8, lr, ror #6
 510:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 514:	6f697463 	svcvs	0x00697463
 518:	6f43006e 	svcvs	0x0043006e
 51c:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 520:	314c5f74 	hvccc	50676	; 0xc5f4
 524:	446f4300 	strbtmi	r4, [pc], #-768	; 52c <ABORT_STACK_SIZE+0x12c>
 528:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 52c:	6d4d656c 	cfstr64vs	mvdx6, [sp, #-432]	; 0xfffffe50
 530:	6f430075 	svcvs	0x00430075
 534:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 538:	73614254 	cmnvc	r1, #84, 4	; 0x40000005
 53c:	324c0065 	subcc	r0, ip, #101	; 0x65
 540:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 544:	5f6e6165 	svcpl	0x006e6165
 548:	00796157 	rsbseq	r6, r9, r7, asr r1
 54c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 550:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
 554:	61655272 	smcvs	21794	; 0x5522
 558:	00415064 	subeq	r5, r1, r4, rrx
 55c:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 560:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 564:	00756d4d 	rsbseq	r6, r5, sp, asr #26
 568:	5f43324c 	svcpl	0x0043324c
 56c:	61656c43 	cmnvs	r5, r3, asr #24
 570:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 574:	61766e49 	cmnvs	r6, r9, asr #28
 578:	6164696c 	cmnvs	r4, ip, ror #18
 57c:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
 580:	75007961 	strvc	r7, [r0, #-2401]	; 0xfffff69f
 584:	74536150 	ldrbvc	r6, [r3], #-336	; 0xfffffeb0
 588:	00747261 	rsbseq	r7, r4, r1, ror #4
 58c:	5f43324c 	svcpl	0x0043324c
 590:	61656c43 	cmnvs	r5, r3, asr #24
 594:	65535f6e 	ldrbvs	r5, [r3, #-3950]	; 0xfffff092
 598:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
 59c:	536f4300 	cmnpl	pc, #0, 6
 5a0:	4d706f74 	ldclmi	15, cr6, [r0, #-464]!	; 0xfffffe30
 5a4:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 5a8:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 5ac:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 5b0:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5b4:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 5b8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5bc:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 5c0:	41505f65 	cmpmi	r0, r5, ror #30
 5c4:	536f4300 	cmnpl	pc, #0, 6
 5c8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 5cc:	41756d4d 	cmnmi	r5, sp, asr #26
 5d0:	314c646e 	cmpcc	ip, lr, ror #8
 5d4:	6143324c 	cmpvs	r3, ip, asr #4
 5d8:	00656863 	rsbeq	r6, r5, r3, ror #16
 5dc:	5f43324c 	svcpl	0x0043324c
 5e0:	61766e49 	cmnvs	r6, r9, asr #28
 5e4:	6164696c 	cmnvs	r4, ip, ror #18
 5e8:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
 5ec:	4c007961 	stcmi	9, cr7, [r0], {97}	; 0x61
 5f0:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 5f4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 5f8:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 5fc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 600:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 604:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
 608:	6f43006c 	svcvs	0x0043006c
 60c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 610:	756d4d74 	strbvc	r4, [sp, #-3444]!	; 0xfffff28c
 614:	44646e41 	strbtmi	r6, [r4], #-3649	; 0xfffff1bf
 618:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 61c:	324c0065 	subcc	r0, ip, #101	; 0x65
 620:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 624:	5f6e6165 	svcpl	0x006e6165
 628:	006c6c41 	rsbeq	r6, ip, r1, asr #24
 62c:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 630:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 634:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 638:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 63c:	6e496568 	cdpvs	5, 4, cr6, cr9, cr8, {3}
 640:	00786564 	rsbseq	r6, r8, r4, ror #10
 644:	65536f43 	ldrbvs	r6, [r3, #-3907]	; 0xfffff0bd
 648:	6d6f4474 	cfstrdvs	mvd4, [pc, #-464]!	; 480 <ABORT_STACK_SIZE+0x80>
 64c:	006e6961 	rsbeq	r6, lr, r1, ror #18
 650:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 654:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 658:	63614349 	cmnvs	r1, #603979777	; 0x24000001
 65c:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 660:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 664:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 668:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 66c:	41565f65 	cmpmi	r6, r5, ror #30
 670:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 674:	534f7465 	movtpl	r7, #62565	; 0xf465
 678:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 67c:	00415065 	subeq	r5, r1, r5, rrx
 680:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 684:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 688:	61434465 	cmpvs	r3, r5, ror #8
 68c:	00656863 	rsbeq	r6, r5, r3, ror #16
 690:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 694:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 698:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 69c:	63614349 	cmnvs	r1, #603979777	; 0x24000001
 6a0:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 6a4:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 6a8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 6ac:	0041565f 	subeq	r5, r1, pc, asr r6
 6b0:	6f697270 	svcvs	0x00697270
 6b4:	43434900 	movtmi	r4, #14592	; 0x3900
 6b8:	00524149 	subseq	r4, r2, r9, asr #2
 6bc:	5f434947 	svcpl	0x00434947
 6c0:	5f746553 	svcpl	0x00746553
 6c4:	6f697250 	svcvs	0x00697250
 6c8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 6cc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
 6d0:	7063006b 	rsbvc	r0, r3, fp, rrx
 6d4:	6e695f75 	mcrvs	15, 3, r5, cr9, cr5, {3}
 6d8:	64695f74 	strbtvs	r5, [r9], #-3956	; 0xfffff08c
 6dc:	43434900 	movtmi	r4, #14592	; 0x3900
 6e0:	00524349 	subseq	r4, r2, r9, asr #6
 6e4:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
 6e8:	43490065 	movtmi	r0, #36965	; 0x9065
 6ec:	45534944 	ldrbmi	r4, [r3, #-2372]	; 0xfffff6bc
 6f0:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 6f4:	43494443 	movtmi	r4, #37955	; 0x9443
 6f8:	006e5245 	rsbeq	r5, lr, r5, asr #4
 6fc:	5f434947 	svcpl	0x00434947
 700:	5f746553 	svcpl	0x00746553
 704:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 708:	70757272 	rsbsvc	r7, r5, r2, ror r2
 70c:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 710:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 714:	49007974 	stmdbmi	r0, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
 718:	43494443 	movtmi	r4, #37955	; 0x9443
 71c:	00305250 	eorseq	r5, r0, r0, asr r2
 720:	5f434947 	svcpl	0x00434947
 724:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 728:	70757272 	rsbsvc	r7, r5, r2, ror r2
 72c:	69445f74 	stmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 730:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 734:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
 738:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 73c:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 740:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
 744:	5f726f73 	svcpl	0x00726f73
 748:	67726154 			; <UNDEFINED> instruction: 0x67726154
 74c:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 750:	50494443 	subpl	r4, r9, r3, asr #8
 754:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 758:	50494443 	subpl	r4, r9, r3, asr #8
 75c:	00305254 	eorseq	r5, r0, r4, asr r2
 760:	45434349 	strbmi	r4, [r3, #-841]	; 0xfffffcb7
 764:	0052494f 	subseq	r4, r2, pc, asr #18
 768:	69757063 	ldmdbvs	r5!, {r0, r1, r5, r6, ip, sp, lr}^
 76c:	49470064 	stmdbmi	r7, {r2, r5, r6}^
 770:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 774:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 778:	5f747075 	svcpl	0x00747075
 77c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 780:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 784:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
 788:	5f646165 	svcpl	0x00646165
 78c:	41544e49 	cmpmi	r4, r9, asr #28
 790:	49004b43 	stmdbmi	r0, {r0, r1, r6, r8, r9, fp, lr}
 794:	53494443 	movtpl	r4, #37955	; 0x9443
 798:	006e5245 	rsbeq	r5, lr, r5, asr #4
 79c:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
 7a0:	43490063 	movtmi	r0, #36963	; 0x9063
 7a4:	45434944 	strbmi	r4, [r3, #-2372]	; 0xfffff6bc
 7a8:	47003052 	smlsdmi	r0, r2, r0, r3
 7ac:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
 7b0:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 7b4:	5f657461 	svcpl	0x00657461
 7b8:	00494753 	subeq	r4, r9, r3, asr r7
 7bc:	50434349 	subpl	r4, r3, r9, asr #6
 7c0:	4700524d 	strmi	r5, [r0, -sp, asr #4]
 7c4:	445f4349 	ldrbmi	r4, [pc], #-841	; 7cc <ABORT_STACK_SIZE+0x3cc>
 7c8:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
 7cc:	74756269 	ldrbtvc	r6, [r5], #-617	; 0xfffffd97
 7d0:	455f726f 	ldrbmi	r7, [pc, #-623]	; 569 <ABORT_STACK_SIZE+0x169>
 7d4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 7d8:	70630065 	rsbvc	r0, r3, r5, rrx
 7dc:	74696275 	strbtvc	r6, [r9], #-629	; 0xfffffd8b
 7e0:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 7e4:	74006469 	strvc	r6, [r0], #-1129	; 0xfffffb97
 7e8:	67657261 	strbvs	r7, [r5, -r1, ror #4]!
 7ec:	6c696674 	stclvs	6, cr6, [r9], #-464	; 0xfffffe30
 7f0:	00726574 	rsbseq	r6, r2, r4, ror r5
 7f4:	5f434947 	svcpl	0x00434947
 7f8:	5f555043 	svcpl	0x00555043
 7fc:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 800:	63616672 	cmnvs	r1, #119537664	; 0x7200000
 804:	6e455f65 	cdpvs	15, 4, cr5, cr5, cr5, {3}
 808:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 80c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 810:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 814:	61480073 	hvcvs	32771	; 0x8003
 818:	6261546e 	rsbvs	r5, r1, #1845493760	; 0x6e000000
 81c:	4100656c 	tstmi	r0, ip, ror #10
 820:	69577272 	ldmdbvs	r7, {r1, r4, r5, r6, r9, ip, sp, lr}^
 824:	666e496e 	strbtvs	r4, [lr], -lr, ror #18
 828:	634c006f 	movtvs	r0, #49263	; 0xc06f
 82c:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
 830:	63535f72 	cmpvs	r3, #456	; 0x1c8
 834:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
 838:	73626100 	cmnvc	r2, #0, 2
 83c:	5f700066 	svcpl	0x00700066
 840:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 844:	5f700078 	svcpl	0x00700078
 848:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 84c:	6f6a0079 	svcvs	0x006a0079
 850:	4c00676e 	stcmi	7, cr6, [r0], {110}	; 0x6e
 854:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 858:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 85c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 860:	5f64634c 	svcpl	0x0064634c
 864:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 868:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
 86c:	6f435f6b 	svcvs	0x00435f6b
 870:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 874:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
 878:	634c006c 	movtvs	r0, #49260	; 0xc06c
 87c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 880:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 884:	6172445f 	cmnvs	r2, pc, asr r4
 888:	72465f77 	subvc	r5, r6, #476	; 0x1dc
 88c:	5f656d61 	svcpl	0x00656d61
 890:	66667542 	strbtvs	r7, [r6], -r2, asr #10
 894:	76007265 	strvc	r7, [r0], -r5, ror #4
 898:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 89c:	0066746e 	rsbeq	r7, r6, lr, ror #8
 8a0:	5f64634c 	svcpl	0x0064634c
 8a4:	5f746547 	svcpl	0x00746547
 8a8:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 8ac:	634c006c 	movtvs	r0, #49260	; 0xc06c
 8b0:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 8b4:	495f7761 	ldmdbmi	pc, {r0, r5, r6, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 8b8:	6567616d 	strbvs	r6, [r7, #-365]!	; 0xfffffe93
 8bc:	74796200 	ldrbtvc	r6, [r9], #-512	; 0xfffffe00
 8c0:	705f7365 	subsvc	r7, pc, r5, ror #6
 8c4:	705f7265 	subsvc	r7, pc, r5, ror #4
 8c8:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 8cc:	61726700 	cmnvs	r2, r0, lsl #14
 8d0:	63696870 	cmnvs	r9, #112, 16	; 0x700000
 8d4:	00632e73 	rsbeq	r2, r3, r3, ror lr
 8d8:	5f64634c 	svcpl	0x0064634c
 8dc:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 8e0:	4154535f 	cmpmi	r4, pc, asr r3
 8e4:	4c004b43 	stcmi	11, cr4, [r0], {67}	; 0x43
 8e8:	425f6463 	subsmi	r6, pc, #1660944384	; 0x63000000
 8ec:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 8f0:	73656e74 	cmnvc	r5, #116, 28	; 0x740
 8f4:	6f435f73 	svcvs	0x00435f73
 8f8:	6f72746e 	svcvs	0x0072746e
 8fc:	634c006c 	movtvs	r0, #49260	; 0xc06c
 900:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 904:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 908:	6300504d 	movwvs	r5, #77	; 0x4d
 90c:	00326f68 	eorseq	r6, r2, r8, ror #30
 910:	6d746962 	ldclvs	9, cr6, [r4, #-392]!	; 0xfffffe78
 914:	006b7361 	rsbeq	r7, fp, r1, ror #6
 918:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
 91c:	6f6c0074 	svcvs	0x006c0074
 920:	7000706f 	andvc	r7, r0, pc, rrx
 924:	4664634c 	strbtmi	r6, [r4], -ip, asr #6
 928:	73750062 	cmnvc	r5, #98	; 0x62
 92c:	5f006365 	svcpl	0x00006365
 930:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 934:	61765f63 	cmnvs	r6, r3, ror #30
 938:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 93c:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
 940:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
 944:	4e495700 	cdpmi	7, 4, cr5, cr9, cr0, {0}
 948:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
 94c:	54535f4f 	ldrbpl	r5, [r3], #-3919	; 0xfffff0b1
 950:	67617000 	strbvs	r7, [r1, -r0]!
 954:	69775f65 	ldmdbvs	r7!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 958:	00687464 	rsbeq	r7, r8, r4, ror #8
 95c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 960:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
 964:	6e69775f 	mcrvs	7, 3, r7, cr9, cr15, {2}
 968:	44434c00 	strbmi	r4, [r3], #-3072	; 0xfffff400
 96c:	6f6c435f 	svcvs	0x006c435f
 970:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 974:	0074696e 	rsbseq	r6, r4, lr, ror #18
 978:	5f66666f 	svcpl	0x0066666f
 97c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 980:	696d5f00 	stmdbvs	sp!, {r8, r9, sl, fp, ip, lr}^
 984:	656c6464 	strbvs	r6, [ip, #-1124]!	; 0xfffffb9c
 988:	72747300 	rsbsvc	r7, r4, #0, 6
 98c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 990:	5f6e6977 	svcpl	0x006e6977
 994:	76006469 	strvc	r6, [r0], -r9, ror #8
 998:	7a69735f 	bvc	1a5d71c <STACK_SIZE+0x125d71c>
 99c:	76007865 	strvc	r7, [r0], -r5, ror #16
 9a0:	7a69735f 	bvc	1a5d724 <STACK_SIZE+0x125d724>
 9a4:	64007965 	strvs	r7, [r0], #-2405	; 0xfffff69b
 9a8:	00617461 	rsbeq	r7, r1, r1, ror #8
 9ac:	5f64634c 	svcpl	0x0064634c
 9b0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 9b4:	72724100 	rsbsvc	r4, r2, #0, 2
 9b8:	65536246 	ldrbvs	r6, [r3, #-582]	; 0xfffffdba
 9bc:	5f5f006c 	svcpl	0x005f006c
 9c0:	4c007061 	stcmi	0, cr7, [r0], {97}	; 0x61
 9c4:	505f6463 	subspl	r6, pc, r3, ror #8
 9c8:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
 9cc:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 9d0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 9d4:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 9d8:	0066746e 	rsbeq	r7, r6, lr, ror #8
 9dc:	5f64634c 	svcpl	0x0064634c
 9e0:	5f746547 	svcpl	0x00746547
 9e4:	6f666e49 	svcvs	0x00666e49
 9e8:	504d425f 	subpl	r4, sp, pc, asr r2
 9ec:	69656800 	stmdbvs	r5!, {fp, sp, lr}^
 9f0:	00746867 	rsbseq	r6, r4, r7, ror #16
 9f4:	70736944 	rsbsvc	r6, r3, r4, asr #18
 9f8:	5f79616c 	svcpl	0x0079616c
 9fc:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
 a00:	634c0065 	movtvs	r0, #49253	; 0xc065
 a04:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 a08:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 a0c:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 a10:	6e5f6675 	mrcvs	6, 2, r6, cr15, cr5, {3}
 a14:	4c006d75 	stcmi	13, cr6, [r0], {117}	; 0x75
 a18:	445f6463 	ldrbmi	r6, [pc], #-1123	; a20 <ABORT_STACK_SIZE+0x620>
 a1c:	5f776172 	svcpl	0x00776172
 a20:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
 a24:	636b6200 	cmnvs	fp, #0, 4
 a28:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 a2c:	676e6500 	strbvs	r6, [lr, -r0, lsl #10]!
 a30:	36317838 			; <UNDEFINED> instruction: 0x36317838
 a34:	5f626600 	svcpl	0x00626600
 a38:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 a3c:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
 a40:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
 a44:	6c6f4377 	stclvs	3, cr4, [pc], #-476	; 870 <ABORT_STACK_SIZE+0x470>
 a48:	5f00726f 	svcpl	0x0000726f
 a4c:	5f61765f 	svcpl	0x0061765f
 a50:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 a54:	6c655300 	stclvs	3, cr5, [r5], #-0
 a58:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 a5c:	72665f64 	rsbvc	r5, r6, #100, 30	; 0x190
 a60:	00656d61 	rsbeq	r6, r5, r1, ror #26
 a64:	5f707062 	svcpl	0x00707062
 a68:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
 a6c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a70:	6172445f 	cmnvs	r2, pc, asr r4
 a74:	4d425f77 	stclmi	15, cr5, [r2, #-476]	; 0xfffffe24
 a78:	69465f50 	stmdbvs	r6, {r4, r6, r8, r9, sl, fp, ip, lr}^
 a7c:	325f656c 	subscc	r6, pc, #108, 10	; 0x1b000000
 a80:	70706234 	rsbsvc	r6, r0, r4, lsr r2
 a84:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a88:	676e455f 			; <UNDEFINED> instruction: 0x676e455f
 a8c:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 a90:	6c006863 	stcvs	8, cr6, [r0], {99}	; 0x63
 a94:	73706f6f 	cmnvc	r0, #444	; 0x1bc
 a98:	65647500 	strbvs	r7, [r4, #-1280]!	; 0xfffffb00
 a9c:	5f79616c 	svcpl	0x0079616c
 aa0:	634c0066 	movtvs	r0, #49254	; 0xc066
 aa4:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 aa8:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 aac:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 ab0:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 ab4:	6172465f 	cmnvs	r2, pc, asr r6
 ab8:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
 abc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 ac0:	6f700072 	svcvs	0x00700072
 ac4:	70007873 	andvc	r7, r0, r3, ror r8
 ac8:	0079736f 	rsbseq	r7, r9, pc, ror #6
 acc:	7269665f 	rsbvc	r6, r9, #99614720	; 0x5f00000
 ad0:	68007473 	stmdavs	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 ad4:	36316e61 	ldrtcc	r6, [r1], -r1, ror #28
 ad8:	00363178 	eorseq	r3, r6, r8, ror r1
 adc:	5f64634c 	svcpl	0x0064634c
 ae0:	5f746547 	svcpl	0x00746547
 ae4:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 ae8:	64415f6c 	strbvs	r5, [r1], #-3948	; 0xfffff094
 aec:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 af0:	6f640073 	svcvs	0x00640073
 af4:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 af8:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 afc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 b00:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 b04:	4b006863 	blmi	1ac98 <IRQ_STACK_SIZE+0x12c98>
 b08:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 b0c:	5f746961 	svcpl	0x00746961
 b10:	5f79654b 	svcpl	0x0079654b
 b14:	73657250 	cmnvc	r5, #80, 4
 b18:	00646573 	rsbeq	r6, r4, r3, ror r5
 b1c:	5f79654b 	svcpl	0x0079654b
 b20:	5f746547 	svcpl	0x00746547
 b24:	5f79654b 	svcpl	0x0079654b
 b28:	73657250 	cmnvc	r5, #80, 4
 b2c:	00646573 	rsbeq	r6, r4, r3, ror r5
 b30:	5f79654b 	svcpl	0x0079654b
 b34:	5f525349 	svcpl	0x00525349
 b38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b3c:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 b40:	4b00632e 	blmi	19800 <IRQ_STACK_SIZE+0x11800>
 b44:	505f7965 	subspl	r7, pc, r5, ror #18
 b48:	5f6c6c6f 	svcpl	0x006c6c6f
 b4c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b50:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 b54:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 b58:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 b5c:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 b60:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 b64:	4b006465 	blmi	19d00 <IRQ_STACK_SIZE+0x11d00>
 b68:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 b6c:	455f5253 	ldrbmi	r5, [pc, #-595]	; 921 <ABORT_STACK_SIZE+0x521>
 b70:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 b74:	454c0065 	strbmi	r0, [ip, #-101]	; 0xffffff9b
 b78:	69445f44 	stmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
 b7c:	616c7073 	smcvs	50947	; 0xc703
 b80:	454c0079 	strbmi	r0, [ip, #-121]	; 0xffffff87
 b84:	6e495f44 	cdpvs	15, 4, cr5, cr9, cr4, {2}
 b88:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
 b8c:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
 b90:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
 b94:	6155006e 	cmpvs	r5, lr, rrx
 b98:	5f317472 	svcpl	0x00317472
 b9c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 ba0:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 ba4:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 ba8:	5f707041 	svcpl	0x00707041
 bac:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 bb0:	63657300 	cmnvs	r5, #0, 6
 bb4:	00726f74 	rsbseq	r6, r2, r4, ror pc
 bb8:	525f4453 	subspl	r4, pc, #1392508928	; 0x53000000
 bbc:	5f646165 	svcpl	0x00646165
 bc0:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 bc4:	5500726f 	strpl	r7, [r0, #-623]	; 0xfffffd91
 bc8:	31747261 	cmncc	r4, r1, ror #4
 bcc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 bd0:	616e455f 	cmnvs	lr, pc, asr r5
 bd4:	00656c62 	rsbeq	r6, r5, r2, ror #24
 bd8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 bdc:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
 be0:	445f746e 	ldrbmi	r7, [pc], #-1134	; be8 <ABORT_STACK_SIZE+0x7e8>
 be4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 be8:	62735f00 	rsbsvs	r5, r3, #0, 30
 bec:	47006b72 	smlsdxmi	r0, r2, fp, r6
 bf0:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 bf4:	5f706165 	svcpl	0x00706165
 bf8:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 bfc:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 c00:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 c04:	5f6b6361 	svcpl	0x006b6361
 c08:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 c0c:	75720074 	ldrbvc	r0, [r2, #-116]!	; 0xffffff8c
 c10:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 c14:	00632e65 	rsbeq	r2, r3, r5, ror #28
 c18:	64646163 	strbtvs	r6, [r4], #-355	; 0xfffffe9d
 c1c:	00745f72 	rsbseq	r5, r4, r2, ror pc
 c20:	5f746547 	svcpl	0x00746547
 c24:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 c28:	61425f6b 	cmpvs	r2, fp, ror #30
 c2c:	68006573 	stmdavs	r0, {r0, r1, r4, r5, r6, r8, sl, sp, lr}
 c30:	00706165 	rsbseq	r6, r0, r5, ror #2
 c34:	76657270 			; <UNDEFINED> instruction: 0x76657270
 c38:	70616548 	rsbvc	r6, r1, r8, asr #10
 c3c:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 c40:	61654874 	smcvs	21636	; 0x5484
 c44:	65470070 	strbvs	r0, [r7, #-112]	; 0xffffff90
 c48:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 c4c:	425f7061 	subsmi	r7, pc, #97	; 0x61
 c50:	00657361 	rsbeq	r7, r5, r1, ror #6
 c54:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 c58:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 c5c:	5f5f5449 	svcpl	0x005f5449
 c60:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c64:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c68:	53003044 	movwpl	r3, #68	; 0x44
 c6c:	5f434844 	svcpl	0x00434844
 c70:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 c74:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
 c78:	5300706f 	movwpl	r7, #111	; 0x6f
 c7c:	5f434844 	svcpl	0x00434844
 c80:	32444d43 	subcc	r4, r4, #4288	; 0x10c0
 c84:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c88:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c8c:	53003344 	movwpl	r3, #836	; 0x344
 c90:	5f434844 	svcpl	0x00434844
 c94:	37444d43 	strbcc	r4, [r4, -r3, asr #26]
 c98:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c9c:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 ca0:	53003844 	movwpl	r3, #2116	; 0x844
 ca4:	5f434844 	svcpl	0x00434844
 ca8:	5f525349 	svcpl	0x00525349
 cac:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 cb0:	5300656c 	movwpl	r6, #1388	; 0x56c
 cb4:	5f434844 	svcpl	0x00434844
 cb8:	50737542 	rsbspl	r7, r3, r2, asr #10
 cbc:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 cc0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 cc4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; afc <ABORT_STACK_SIZE+0x6fc>
 cc8:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 ccc:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 cd0:	00353544 	eorseq	r3, r5, r4, asr #10
 cd4:	5f706d74 	svcpl	0x00706d74
 cd8:	61706163 	cmnvs	r0, r3, ror #2
 cdc:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
 ce0:	00632e63 	rsbeq	r2, r3, r3, ror #28
 ce4:	43484453 	movtmi	r4, #33875	; 0x8453
 ce8:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
 cec:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 cf0:	53007469 	movwpl	r7, #1129	; 0x469
 cf4:	72575f44 	subsvc	r5, r7, #68, 30	; 0x110
 cf8:	5f657469 	svcpl	0x00657469
 cfc:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 d00:	5300726f 	movwpl	r7, #623	; 0x26f
 d04:	5f434844 	svcpl	0x00434844
 d08:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 d0c:	62345f36 	eorsvs	r5, r4, #54, 30	; 0xd8
 d10:	73007469 	movwvc	r7, #1129	; 0x469
 d14:	63725f64 	cmnvs	r2, #100, 30	; 0x190
 d18:	44530061 	ldrbmi	r0, [r3], #-97	; 0xffffff9f
 d1c:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 d20:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 d24:	61445f65 	cmpvs	r4, r5, ror #30
 d28:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 d2c:	5f687464 	svcpl	0x00687464
 d30:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 d34:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d38:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 d3c:	5f6b636f 	svcpl	0x006b636f
 d40:	70707553 	rsbsvc	r7, r0, r3, asr r5
 d44:	5300796c 	movwpl	r7, #2412	; 0x96c
 d48:	5f434844 	svcpl	0x00434844
 d4c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 d50:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 d54:	0072775f 	rsbseq	r7, r2, pc, asr r7
 d58:	5f667562 	svcpl	0x00667562
 d5c:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 d60:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d64:	61435f43 	cmpvs	r3, r3, asr #30
 d68:	495f6472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 d6c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 d70:	43484453 	movtmi	r4, #33875	; 0x8453
 d74:	4d43415f 	stfmie	f4, [r3, #-380]	; 0xfffffe84
 d78:	00313444 	eorseq	r3, r1, r4, asr #8
 d7c:	6d69746d 	cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c
 d80:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
 d84:	3072656d 	rsbscc	r6, r2, sp, ror #10
 d88:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
 d8c:	74007961 	strvc	r7, [r0], #-2401	; 0xfffff69f
 d90:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 d94:	7300632e 	movwvc	r6, #814	; 0x32e
 d98:	5f657a69 	svcpl	0x00657a69
 d9c:	5f640074 	svcpl	0x00640074
 da0:	00766964 	rsbseq	r6, r6, r4, ror #18
 da4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 da8:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 dac:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
 db0:	006d754e 	rsbeq	r7, sp, lr, asr #10
 db4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 db8:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 dbc:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
 dc0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 dc4:	61750067 	cmnvs	r5, r7, rrx
 dc8:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 dcc:	72615500 	rsbvc	r5, r1, #0, 10
 dd0:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 dd4:	505f7465 	subspl	r7, pc, r5, ror #8
 dd8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 ddc:	55006465 	strpl	r6, [r0, #-1125]	; 0xfffffb9b
 de0:	31747261 	cmncc	r4, r1, ror #4
 de4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 de8:	79425f64 	stmdbvc	r2, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 dec:	73006574 	movwvc	r6, #1396	; 0x574
 df0:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
 df4:	5f5f006e 	svcpl	0x005f006e
 df8:	70797463 	rsbsvc	r7, r9, r3, ror #8
 dfc:	74705f65 	ldrbtvc	r5, [r0], #-3941	; 0xfffff09b
 e00:	005f5f72 	subseq	r5, pc, r2, ror pc	; <UNPREDICTABLE>
 e04:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
 e08:	645f7500 	ldrbvs	r7, [pc], #-1280	; e10 <ABORT_STACK_SIZE+0xa10>
 e0c:	6c007669 	stcvs	6, cr7, [r0], {105}	; 0x69
 e10:	49747361 	ldmdbmi	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 e14:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 e18:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
 e1c:	62007375 	andvs	r7, r0, #-738197503	; 0xd4000001
 e20:	00657361 	rsbeq	r7, r5, r1, ror #6
 e24:	696f7461 	stmdbvs	pc!, {r0, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 e28:	72615500 	rsbvc	r5, r1, #0, 10
 e2c:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 e30:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 e34:	00726168 	rsbseq	r6, r2, r8, ror #2
 e38:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 e3c:	0032676e 	eorseq	r6, r2, lr, ror #14
 e40:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 e44:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 e48:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
 e4c:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	40000194 	mulmi	r0, r4, r1
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001c0 	andmi	r0, r0, r0, asr #3
      44:	000000f8 	strdeq	r0, [r0], -r8
      48:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      4c:	07810880 	streq	r0, [r1, r0, lsl #17]
      50:	05830682 	streq	r0, [r3, #1666]	; 0x682
      54:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      58:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      5c:	0000040b 	andeq	r0, r0, fp, lsl #8
      60:	00000028 	andeq	r0, r0, r8, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
      6c:	0000005c 	andeq	r0, r0, ip, asr r0
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	09810a80 	stmibeq	r1, {r7, r9, fp}
      78:	07830882 	streq	r0, [r3, r2, lsl #17]
      7c:	05850684 	streq	r0, [r5, #1668]	; 0x684
      80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      84:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      88:	0000040b 	andeq	r0, r0, fp, lsl #8
      8c:	00000024 	andeq	r0, r0, r4, lsr #32
      90:	00000000 	andeq	r0, r0, r0
      94:	40000314 	andmi	r0, r0, r4, lsl r3
      98:	00000050 	andeq	r0, r0, r0, asr r0
      9c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      a0:	07810880 	streq	r0, [r1, r0, lsl #17]
      a4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	40000364 	andmi	r0, r0, r4, ror #6
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000024 	andeq	r0, r0, r4, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	400003b4 			; <UNDEFINED> instruction: 0x400003b4
      e8:	00000050 	andeq	r0, r0, r0, asr r0
      ec:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      f0:	07810880 	streq	r0, [r1, r0, lsl #17]
      f4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      fc:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     100:	0000040b 	andeq	r0, r0, fp, lsl #8
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	00000000 	andeq	r0, r0, r0
     10c:	40000404 	andmi	r0, r0, r4, lsl #8
     110:	00000038 	andeq	r0, r0, r8, lsr r0
     114:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     118:	05840683 	streq	r0, [r4, #1667]	; 0x683
     11c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     120:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     124:	0000040b 	andeq	r0, r0, fp, lsl #8
     128:	0000001c 	andeq	r0, r0, ip, lsl r0
     12c:	00000000 	andeq	r0, r0, r0
     130:	4000043c 	andmi	r0, r0, ip, lsr r4
     134:	00000074 	andeq	r0, r0, r4, ror r0
     138:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     13c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     140:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     144:	0000040b 	andeq	r0, r0, fp, lsl #8
     148:	0000001c 	andeq	r0, r0, ip, lsl r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	400004b0 			; <UNDEFINED> instruction: 0x400004b0
     154:	00000060 	andeq	r0, r0, r0, rrx
     158:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     15c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     160:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     164:	0000040b 	andeq	r0, r0, fp, lsl #8
     168:	00000020 	andeq	r0, r0, r0, lsr #32
     16c:	00000000 	andeq	r0, r0, r0
     170:	40000510 	andmi	r0, r0, r0, lsl r5
     174:	00000040 	andeq	r0, r0, r0, asr #32
     178:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     17c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     180:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     184:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     188:	0000040b 	andeq	r0, r0, fp, lsl #8
     18c:	0000000c 	andeq	r0, r0, ip
     190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     194:	7c020001 	stcvc	0, cr0, [r2], {1}
     198:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     19c:	00000020 	andeq	r0, r0, r0, lsr #32
     1a0:	0000018c 	andeq	r0, r0, ip, lsl #3
     1a4:	40000550 	andmi	r0, r0, r0, asr r5
     1a8:	00000028 	andeq	r0, r0, r8, lsr #32
     1ac:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1b0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1c0:	00000020 	andeq	r0, r0, r0, lsr #32
     1c4:	0000018c 	andeq	r0, r0, ip, lsl #3
     1c8:	40000578 	andmi	r0, r0, r8, ror r5
     1cc:	00000068 	andeq	r0, r0, r8, rrx
     1d0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1d4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1d8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1dc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1e0:	0000040b 	andeq	r0, r0, fp, lsl #8
     1e4:	0000000c 	andeq	r0, r0, ip
     1e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     1f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1f4:	0000001c 	andeq	r0, r0, ip, lsl r0
     1f8:	000001e4 	andeq	r0, r0, r4, ror #3
     1fc:	400005e0 	andmi	r0, r0, r0, ror #11
     200:	0000002c 	andeq	r0, r0, ip, lsr #32
     204:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     208:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     20c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     210:	0000040b 	andeq	r0, r0, fp, lsl #8
     214:	00000020 	andeq	r0, r0, r0, lsr #32
     218:	000001e4 	andeq	r0, r0, r4, ror #3
     21c:	4000060c 	andmi	r0, r0, ip, lsl #12
     220:	00000074 	andeq	r0, r0, r4, ror r0
     224:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     228:	05840683 	streq	r0, [r4, #1667]	; 0x683
     22c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     230:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     234:	0000040b 	andeq	r0, r0, fp, lsl #8
     238:	0000000c 	andeq	r0, r0, ip
     23c:	000001e4 	andeq	r0, r0, r4, ror #3
     240:	40000680 	andmi	r0, r0, r0, lsl #13
     244:	00000010 	andeq	r0, r0, r0, lsl r0
     248:	0000000c 	andeq	r0, r0, ip
     24c:	000001e4 	andeq	r0, r0, r4, ror #3
     250:	40000690 	mulmi	r0, r0, r6
     254:	00000010 	andeq	r0, r0, r0, lsl r0
     258:	0000000c 	andeq	r0, r0, ip
     25c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     260:	7c020001 	stcvc	0, cr0, [r2], {1}
     264:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     268:	00000028 	andeq	r0, r0, r8, lsr #32
     26c:	00000258 	andeq	r0, r0, r8, asr r2
     270:	400006a0 	andmi	r0, r0, r0, lsr #13
     274:	00000844 	andeq	r0, r0, r4, asr #16
     278:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     27c:	0a850b84 	beq	fe143094 <PCB_BASE_APP1+0xb9642e94>
     280:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     284:	06890788 	streq	r0, [r9], r8, lsl #15
     288:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     28c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     290:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     294:	00000020 	andeq	r0, r0, r0, lsr #32
     298:	00000258 	andeq	r0, r0, r8, asr r2
     29c:	40000ee4 	andmi	r0, r0, r4, ror #29
     2a0:	00000080 	andeq	r0, r0, r0, lsl #1
     2a4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2a8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2ac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2b0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2b4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2b8:	00000020 	andeq	r0, r0, r0, lsr #32
     2bc:	00000258 	andeq	r0, r0, r8, asr r2
     2c0:	40000f64 	andmi	r0, r0, r4, ror #30
     2c4:	00000088 	andeq	r0, r0, r8, lsl #1
     2c8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2cc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2d4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2d8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2dc:	00000020 	andeq	r0, r0, r0, lsr #32
     2e0:	00000258 	andeq	r0, r0, r8, asr r2
     2e4:	40000fec 	andmi	r0, r0, ip, ror #31
     2e8:	00000088 	andeq	r0, r0, r8, lsl #1
     2ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2f8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     300:	00000020 	andeq	r0, r0, r0, lsr #32
     304:	00000258 	andeq	r0, r0, r8, asr r2
     308:	40001074 	andmi	r1, r0, r4, ror r0
     30c:	00000088 	andeq	r0, r0, r8, lsl #1
     310:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     314:	05840683 	streq	r0, [r4, #1667]	; 0x683
     318:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     31c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     320:	0000040b 	andeq	r0, r0, fp, lsl #8
     324:	0000001c 	andeq	r0, r0, ip, lsl r0
     328:	00000258 	andeq	r0, r0, r8, asr r2
     32c:	400010fc 	strdmi	r1, [r0], -ip
     330:	0000005c 	andeq	r0, r0, ip, asr r0
     334:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     338:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     33c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     340:	0000040b 	andeq	r0, r0, fp, lsl #8
     344:	0000001c 	andeq	r0, r0, ip, lsl r0
     348:	00000258 	andeq	r0, r0, r8, asr r2
     34c:	40001158 	andmi	r1, r0, r8, asr r1
     350:	0000002c 	andeq	r0, r0, ip, lsr #32
     354:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     358:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     35c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     360:	0000040b 	andeq	r0, r0, fp, lsl #8
     364:	0000000c 	andeq	r0, r0, ip
     368:	00000258 	andeq	r0, r0, r8, asr r2
     36c:	40001184 	andmi	r1, r0, r4, lsl #3
     370:	00000030 	andeq	r0, r0, r0, lsr r0
     374:	0000000c 	andeq	r0, r0, ip
     378:	00000258 	andeq	r0, r0, r8, asr r2
     37c:	400011b4 			; <UNDEFINED> instruction: 0x400011b4
     380:	0000001c 	andeq	r0, r0, ip, lsl r0
     384:	0000000c 	andeq	r0, r0, ip
     388:	00000258 	andeq	r0, r0, r8, asr r2
     38c:	400011d0 	ldrdmi	r1, [r0], -r0
     390:	00000034 	andeq	r0, r0, r4, lsr r0
     394:	0000000c 	andeq	r0, r0, ip
     398:	00000258 	andeq	r0, r0, r8, asr r2
     39c:	40001204 	andmi	r1, r0, r4, lsl #4
     3a0:	00000030 	andeq	r0, r0, r0, lsr r0
     3a4:	0000000c 	andeq	r0, r0, ip
     3a8:	00000258 	andeq	r0, r0, r8, asr r2
     3ac:	40001234 	andmi	r1, r0, r4, lsr r2
     3b0:	0000001c 	andeq	r0, r0, ip, lsl r0
     3b4:	0000000c 	andeq	r0, r0, ip
     3b8:	00000258 	andeq	r0, r0, r8, asr r2
     3bc:	40001250 	andmi	r1, r0, r0, asr r2
     3c0:	00000020 	andeq	r0, r0, r0, lsr #32
     3c4:	0000000c 	andeq	r0, r0, ip
     3c8:	00000258 	andeq	r0, r0, r8, asr r2
     3cc:	40001270 	andmi	r1, r0, r0, ror r2
     3d0:	00000034 	andeq	r0, r0, r4, lsr r0
     3d4:	0000000c 	andeq	r0, r0, ip
     3d8:	00000258 	andeq	r0, r0, r8, asr r2
     3dc:	400012a4 	andmi	r1, r0, r4, lsr #5
     3e0:	00000030 	andeq	r0, r0, r0, lsr r0
     3e4:	0000000c 	andeq	r0, r0, ip
     3e8:	00000258 	andeq	r0, r0, r8, asr r2
     3ec:	400012d4 	ldrdmi	r1, [r0], -r4
     3f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     3f4:	0000000c 	andeq	r0, r0, ip
     3f8:	00000258 	andeq	r0, r0, r8, asr r2
     3fc:	400012f0 	strdmi	r1, [r0], -r0
     400:	00000020 	andeq	r0, r0, r0, lsr #32
     404:	0000000c 	andeq	r0, r0, ip
     408:	00000258 	andeq	r0, r0, r8, asr r2
     40c:	40001310 	andmi	r1, r0, r0, lsl r3
     410:	00000034 	andeq	r0, r0, r4, lsr r0
     414:	00000014 	andeq	r0, r0, r4, lsl r0
     418:	00000258 	andeq	r0, r0, r8, asr r2
     41c:	40001344 	andmi	r1, r0, r4, asr #6
     420:	00000044 	andeq	r0, r0, r4, asr #32
     424:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     428:	00000001 	andeq	r0, r0, r1
     42c:	00000024 	andeq	r0, r0, r4, lsr #32
     430:	00000258 	andeq	r0, r0, r8, asr r2
     434:	40001388 	andmi	r1, r0, r8, lsl #7
     438:	000000a8 	andeq	r0, r0, r8, lsr #1
     43c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     440:	07840883 	streq	r0, [r4, r3, lsl #17]
     444:	05860685 	streq	r0, [r6, #1669]	; 0x685
     448:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     44c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     450:	0000040b 	andeq	r0, r0, fp, lsl #8
     454:	00000028 	andeq	r0, r0, r8, lsr #32
     458:	00000258 	andeq	r0, r0, r8, asr r2
     45c:	40001430 	andmi	r1, r0, r0, lsr r4
     460:	000008dc 	ldrdeq	r0, [r0], -ip
     464:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     468:	0a850b84 	beq	fe143280 <PCB_BASE_APP1+0xb9643080>
     46c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     470:	06890788 	streq	r0, [r9], r8, lsl #15
     474:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     478:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     47c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     480:	00000024 	andeq	r0, r0, r4, lsr #32
     484:	00000258 	andeq	r0, r0, r8, asr r2
     488:	40001d0c 	andmi	r1, r0, ip, lsl #26
     48c:	000000e0 	andeq	r0, r0, r0, ror #1
     490:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     494:	07840883 	streq	r0, [r4, r3, lsl #17]
     498:	05860685 	streq	r0, [r6, #1669]	; 0x685
     49c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4a0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4a4:	0000040b 	andeq	r0, r0, fp, lsl #8
     4a8:	00000024 	andeq	r0, r0, r4, lsr #32
     4ac:	00000258 	andeq	r0, r0, r8, asr r2
     4b0:	40001dec 	andmi	r1, r0, ip, ror #27
     4b4:	000000f8 	strdeq	r0, [r0], -r8
     4b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4bc:	07840883 	streq	r0, [r4, r3, lsl #17]
     4c0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4c8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     4d0:	0000000c 	andeq	r0, r0, ip
     4d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4d8:	7c020001 	stcvc	0, cr0, [r2], {1}
     4dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4e0:	0000000c 	andeq	r0, r0, ip
     4e4:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     4e8:	40001ee4 	andmi	r1, r0, r4, ror #29
     4ec:	00000018 	andeq	r0, r0, r8, lsl r0
     4f0:	0000000c 	andeq	r0, r0, ip
     4f4:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     4f8:	40001efc 	strdmi	r1, [r0], -ip
     4fc:	00000014 	andeq	r0, r0, r4, lsl r0
     500:	0000000c 	andeq	r0, r0, ip
     504:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     508:	40001f10 	andmi	r1, r0, r0, lsl pc
     50c:	00000018 	andeq	r0, r0, r8, lsl r0
     510:	0000000c 	andeq	r0, r0, ip
     514:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     518:	40001f28 	andmi	r1, r0, r8, lsr #30
     51c:	0000004c 	andeq	r0, r0, ip, asr #32
     520:	0000000c 	andeq	r0, r0, ip
     524:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     528:	40001f74 	andmi	r1, r0, r4, ror pc
     52c:	0000004c 	andeq	r0, r0, ip, asr #32
     530:	00000014 	andeq	r0, r0, r4, lsl r0
     534:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     538:	40001fc0 	andmi	r1, r0, r0, asr #31
     53c:	00000084 	andeq	r0, r0, r4, lsl #1
     540:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     544:	00018502 	andeq	r8, r1, r2, lsl #10
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     550:	40002044 	andmi	r2, r0, r4, asr #32
     554:	0000008c 	andeq	r0, r0, ip, lsl #1
     558:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     55c:	00018502 	andeq	r8, r1, r2, lsl #10
     560:	0000000c 	andeq	r0, r0, ip
     564:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     568:	400020d0 	ldrdmi	r2, [r0], -r0
     56c:	00000048 	andeq	r0, r0, r8, asr #32
     570:	0000000c 	andeq	r0, r0, ip
     574:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     578:	40002118 	andmi	r2, r0, r8, lsl r1
     57c:	0000001c 	andeq	r0, r0, ip, lsl r0
     580:	0000000c 	andeq	r0, r0, ip
     584:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     588:	40002134 	andmi	r2, r0, r4, lsr r1
     58c:	00000018 	andeq	r0, r0, r8, lsl r0
     590:	0000000c 	andeq	r0, r0, ip
     594:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     598:	4000214c 	andmi	r2, r0, ip, asr #2
     59c:	00000018 	andeq	r0, r0, r8, lsl r0
     5a0:	0000000c 	andeq	r0, r0, ip
     5a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5a8:	7c020001 	stcvc	0, cr0, [r2], {1}
     5ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     5b0:	00000028 	andeq	r0, r0, r8, lsr #32
     5b4:	000005a0 	andeq	r0, r0, r0, lsr #11
     5b8:	40002164 	andmi	r2, r0, r4, ror #2
     5bc:	000007c4 	andeq	r0, r0, r4, asr #15
     5c0:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     5c4:	0a850b84 	beq	fe1433dc <PCB_BASE_APP1+0xb96431dc>
     5c8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     5cc:	06890788 	streq	r0, [r9], r8, lsl #15
     5d0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     5d4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     5d8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     5dc:	0000000c 	andeq	r0, r0, ip
     5e0:	000005a0 	andeq	r0, r0, r0, lsr #11
     5e4:	40002928 	andmi	r2, r0, r8, lsr #18
     5e8:	00000004 	andeq	r0, r0, r4
     5ec:	0000000c 	andeq	r0, r0, ip
     5f0:	000005a0 	andeq	r0, r0, r0, lsr #11
     5f4:	4000292c 	andmi	r2, r0, ip, lsr #18
     5f8:	00000068 	andeq	r0, r0, r8, rrx
     5fc:	0000001c 	andeq	r0, r0, ip, lsl r0
     600:	000005a0 	andeq	r0, r0, r0, lsr #11
     604:	40002994 	mulmi	r0, r4, r9
     608:	000001c8 	andeq	r0, r0, r8, asr #3
     60c:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     610:	86058506 	strhi	r8, [r5], -r6, lsl #10
     614:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     618:	00018902 	andeq	r8, r1, r2, lsl #18
     61c:	00000020 	andeq	r0, r0, r0, lsr #32
     620:	000005a0 	andeq	r0, r0, r0, lsr #11
     624:	40002b5c 	andmi	r2, r0, ip, asr fp
     628:	0000017c 	andeq	r0, r0, ip, ror r1
     62c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     630:	86068507 	strhi	r8, [r6], -r7, lsl #10
     634:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     638:	8a028903 	bhi	a2a4c <IRQ_STACK_SIZE+0x9aa4c>
     63c:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     640:	00000014 	andeq	r0, r0, r4, lsl r0
     644:	000005a0 	andeq	r0, r0, r0, lsr #11
     648:	40002cd8 	ldrdmi	r2, [r0], -r8
     64c:	00000030 	andeq	r0, r0, r0, lsr r0
     650:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     654:	00000001 	andeq	r0, r0, r1
     658:	0000000c 	andeq	r0, r0, ip
     65c:	000005a0 	andeq	r0, r0, r0, lsr #11
     660:	40002d08 	andmi	r2, r0, r8, lsl #26
     664:	00000028 	andeq	r0, r0, r8, lsr #32
     668:	0000000c 	andeq	r0, r0, ip
     66c:	000005a0 	andeq	r0, r0, r0, lsr #11
     670:	40002d30 	andmi	r2, r0, r0, lsr sp
     674:	00000024 	andeq	r0, r0, r4, lsr #32
     678:	00000018 	andeq	r0, r0, r8, lsl r0
     67c:	000005a0 	andeq	r0, r0, r0, lsr #11
     680:	40002d54 	andmi	r2, r0, r4, asr sp
     684:	00000088 	andeq	r0, r0, r8, lsl #1
     688:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     68c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     690:	00000001 	andeq	r0, r0, r1
     694:	00000018 	andeq	r0, r0, r8, lsl r0
     698:	000005a0 	andeq	r0, r0, r0, lsr #11
     69c:	40002ddc 	ldrdmi	r2, [r0], -ip
     6a0:	00000088 	andeq	r0, r0, r8, lsl #1
     6a4:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     6a8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	0000000c 	andeq	r0, r0, ip
     6b4:	000005a0 	andeq	r0, r0, r0, lsr #11
     6b8:	40002e64 	andmi	r2, r0, r4, ror #28
     6bc:	00000014 	andeq	r0, r0, r4, lsl r0
     6c0:	00000020 	andeq	r0, r0, r0, lsr #32
     6c4:	000005a0 	andeq	r0, r0, r0, lsr #11
     6c8:	40002e78 	andmi	r2, r0, r8, ror lr
     6cc:	000000a4 	andeq	r0, r0, r4, lsr #1
     6d0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6d4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6d8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6dc:	8a028903 	bhi	a2af0 <IRQ_STACK_SIZE+0x9aaf0>
     6e0:	300e4201 	andcc	r4, lr, r1, lsl #4
     6e4:	00000020 	andeq	r0, r0, r0, lsr #32
     6e8:	000005a0 	andeq	r0, r0, r0, lsr #11
     6ec:	40002f1c 	andmi	r2, r0, ip, lsl pc
     6f0:	0000008c 	andeq	r0, r0, ip, lsl #1
     6f4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6f8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6fc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     700:	8a028903 	bhi	a2b14 <IRQ_STACK_SIZE+0x9ab14>
     704:	280e4201 	stmdacs	lr, {r0, r9, lr}
     708:	0000000c 	andeq	r0, r0, ip
     70c:	000005a0 	andeq	r0, r0, r0, lsr #11
     710:	40002fa8 	andmi	r2, r0, r8, lsr #31
     714:	00000028 	andeq	r0, r0, r8, lsr #32
     718:	0000000c 	andeq	r0, r0, ip
     71c:	000005a0 	andeq	r0, r0, r0, lsr #11
     720:	40002fd0 	ldrdmi	r2, [r0], -r0
     724:	00000034 	andeq	r0, r0, r4, lsr r0
     728:	0000000c 	andeq	r0, r0, ip
     72c:	000005a0 	andeq	r0, r0, r0, lsr #11
     730:	40003004 	andmi	r3, r0, r4
     734:	0000001c 	andeq	r0, r0, ip, lsl r0
     738:	0000000c 	andeq	r0, r0, ip
     73c:	000005a0 	andeq	r0, r0, r0, lsr #11
     740:	40003020 	andmi	r3, r0, r0, lsr #32
     744:	00000024 	andeq	r0, r0, r4, lsr #32
     748:	00000028 	andeq	r0, r0, r8, lsr #32
     74c:	000005a0 	andeq	r0, r0, r0, lsr #11
     750:	40003044 	andmi	r3, r0, r4, asr #32
     754:	00000144 	andeq	r0, r0, r4, asr #2
     758:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     75c:	0a850b84 	beq	fe143574 <PCB_BASE_APP1+0xb9643374>
     760:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     764:	06890788 	streq	r0, [r9], r8, lsl #15
     768:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     76c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     770:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     774:	00000020 	andeq	r0, r0, r0, lsr #32
     778:	000005a0 	andeq	r0, r0, r0, lsr #11
     77c:	40003188 	andmi	r3, r0, r8, lsl #3
     780:	000003c8 	andeq	r0, r0, r8, asr #7
     784:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     788:	86068507 	strhi	r8, [r6], -r7, lsl #10
     78c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     790:	8a028903 	bhi	a2ba4 <IRQ_STACK_SIZE+0x9aba4>
     794:	780e4201 	stmdavc	lr, {r0, r9, lr}
     798:	00000020 	andeq	r0, r0, r0, lsr #32
     79c:	000005a0 	andeq	r0, r0, r0, lsr #11
     7a0:	40003550 	andmi	r3, r0, r0, asr r5
     7a4:	00000174 	andeq	r0, r0, r4, ror r1
     7a8:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     7ac:	86068507 	strhi	r8, [r6], -r7, lsl #10
     7b0:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     7b4:	8a028903 	bhi	a2bc8 <IRQ_STACK_SIZE+0x9abc8>
     7b8:	680e4201 	stmdavs	lr, {r0, r9, lr}
     7bc:	00000028 	andeq	r0, r0, r8, lsr #32
     7c0:	000005a0 	andeq	r0, r0, r0, lsr #11
     7c4:	400036c4 	andmi	r3, r0, r4, asr #13
     7c8:	0000021c 	andeq	r0, r0, ip, lsl r2
     7cc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7d0:	0a850b84 	beq	fe1435e8 <PCB_BASE_APP1+0xb96433e8>
     7d4:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7d8:	06890788 	streq	r0, [r9], r8, lsl #15
     7dc:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7e0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     7e4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     7e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     7ec:	000005a0 	andeq	r0, r0, r0, lsr #11
     7f0:	400038e0 	andmi	r3, r0, r0, ror #17
     7f4:	00000080 	andeq	r0, r0, r0, lsl #1
     7f8:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     7fc:	86048505 	strhi	r8, [r4], -r5, lsl #10
     800:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     804:	00000001 	andeq	r0, r0, r1
     808:	00000014 	andeq	r0, r0, r4, lsl r0
     80c:	000005a0 	andeq	r0, r0, r0, lsr #11
     810:	40003960 	andmi	r3, r0, r0, ror #18
     814:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     818:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     81c:	00000001 	andeq	r0, r0, r1
     820:	00000028 	andeq	r0, r0, r8, lsr #32
     824:	000005a0 	andeq	r0, r0, r0, lsr #11
     828:	40003b14 	andmi	r3, r0, r4, lsl fp
     82c:	00000238 	andeq	r0, r0, r8, lsr r2
     830:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     834:	0a850b84 	beq	fe14364c <PCB_BASE_APP1+0xb964344c>
     838:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     83c:	06890788 	streq	r0, [r9], r8, lsl #15
     840:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     844:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     848:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     84c:	0000001c 	andeq	r0, r0, ip, lsl r0
     850:	000005a0 	andeq	r0, r0, r0, lsr #11
     854:	40003d4c 	andmi	r3, r0, ip, asr #26
     858:	0000004c 	andeq	r0, r0, ip, asr #32
     85c:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     860:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     864:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     868:	0000040b 	andeq	r0, r0, fp, lsl #8
     86c:	0000000c 	andeq	r0, r0, ip
     870:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     874:	7c020001 	stcvc	0, cr0, [r2], {1}
     878:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     87c:	0000000c 	andeq	r0, r0, ip
     880:	0000086c 	andeq	r0, r0, ip, ror #16
     884:	40003d98 	mulmi	r0, r8, sp
     888:	00000014 	andeq	r0, r0, r4, lsl r0
     88c:	0000000c 	andeq	r0, r0, ip
     890:	0000086c 	andeq	r0, r0, ip, ror #16
     894:	40003dac 	andmi	r3, r0, ip, lsr #27
     898:	00000014 	andeq	r0, r0, r4, lsl r0
     89c:	0000000c 	andeq	r0, r0, ip
     8a0:	0000086c 	andeq	r0, r0, ip, ror #16
     8a4:	40003dc0 	andmi	r3, r0, r0, asr #27
     8a8:	00000018 	andeq	r0, r0, r8, lsl r0
     8ac:	0000000c 	andeq	r0, r0, ip
     8b0:	0000086c 	andeq	r0, r0, ip, ror #16
     8b4:	40003dd8 	ldrdmi	r3, [r0], -r8
     8b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8bc:	0000000c 	andeq	r0, r0, ip
     8c0:	0000086c 	andeq	r0, r0, ip, ror #16
     8c4:	40003df4 	strdmi	r3, [r0], -r4
     8c8:	00000030 	andeq	r0, r0, r0, lsr r0
     8cc:	00000020 	andeq	r0, r0, r0, lsr #32
     8d0:	0000086c 	andeq	r0, r0, ip, ror #16
     8d4:	40003e24 	andmi	r3, r0, r4, lsr #28
     8d8:	000000a8 	andeq	r0, r0, r8, lsr #1
     8dc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8e0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     8e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8e8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8f8:	7c020001 	stcvc	0, cr0, [r2], {1}
     8fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     900:	0000000c 	andeq	r0, r0, ip
     904:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     908:	40003ecc 	andmi	r3, r0, ip, asr #29
     90c:	00000024 	andeq	r0, r0, r4, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     918:	40003ef0 	strdmi	r3, [r0], -r0
     91c:	0000001c 	andeq	r0, r0, ip, lsl r0
     920:	0000000c 	andeq	r0, r0, ip
     924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     928:	7c020001 	stcvc	0, cr0, [r2], {1}
     92c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     930:	00000024 	andeq	r0, r0, r4, lsr #32
     934:	00000920 	andeq	r0, r0, r0, lsr #18
     938:	40003f0c 	andmi	r3, r0, ip, lsl #30
     93c:	0000004c 	andeq	r0, r0, ip, asr #32
     940:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     944:	07840883 	streq	r0, [r4, r3, lsl #17]
     948:	05860685 	streq	r0, [r6, #1669]	; 0x685
     94c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     950:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     954:	0000040b 	andeq	r0, r0, fp, lsl #8
     958:	0000001c 	andeq	r0, r0, ip, lsl r0
     95c:	00000920 	andeq	r0, r0, r0, lsr #18
     960:	40003f58 	andmi	r3, r0, r8, asr pc
     964:	000000f4 	strdeq	r0, [r0], -r4
     968:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     96c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     970:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     974:	0000040b 	andeq	r0, r0, fp, lsl #8
     978:	0000000c 	andeq	r0, r0, ip
     97c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     980:	7c020001 	stcvc	0, cr0, [r2], {1}
     984:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     988:	0000000c 	andeq	r0, r0, ip
     98c:	00000978 	andeq	r0, r0, r8, ror r9
     990:	4000404c 	andmi	r4, r0, ip, asr #32
     994:	0000004c 	andeq	r0, r0, ip, asr #32
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000978 	andeq	r0, r0, r8, ror r9
     9a0:	40004098 	mulmi	r0, r8, r0
     9a4:	00000008 	andeq	r0, r0, r8
     9a8:	0000000c 	andeq	r0, r0, ip
     9ac:	00000978 	andeq	r0, r0, r8, ror r9
     9b0:	400040a0 	andmi	r4, r0, r0, lsr #1
     9b4:	0000000c 	andeq	r0, r0, ip
     9b8:	0000000c 	andeq	r0, r0, ip
     9bc:	00000978 	andeq	r0, r0, r8, ror r9
     9c0:	400040ac 	andmi	r4, r0, ip, lsr #1
     9c4:	00000010 	andeq	r0, r0, r0, lsl r0
     9c8:	0000000c 	andeq	r0, r0, ip
     9cc:	00000978 	andeq	r0, r0, r8, ror r9
     9d0:	400040bc 	strhmi	r4, [r0], -ip
     9d4:	0000000c 	andeq	r0, r0, ip
     9d8:	00000010 	andeq	r0, r0, r0, lsl r0
     9dc:	00000978 	andeq	r0, r0, r8, ror r9
     9e0:	400040c8 	andmi	r4, r0, r8, asr #1
     9e4:	00000038 	andeq	r0, r0, r8, lsr r0
     9e8:	00080e42 	andeq	r0, r8, r2, asr #28
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9f4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9fc:	00000014 	andeq	r0, r0, r4, lsl r0
     a00:	000009ec 	andeq	r0, r0, ip, ror #19
     a04:	40004100 	andmi	r4, r0, r0, lsl #2
     a08:	000000a8 	andeq	r0, r0, r8, lsr #1
     a0c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     a10:	00000001 	andeq	r0, r0, r1
     a14:	0000001c 	andeq	r0, r0, ip, lsl r0
     a18:	000009ec 	andeq	r0, r0, ip, ror #19
     a1c:	400041a8 	andmi	r4, r0, r8, lsr #3
     a20:	00000310 	andeq	r0, r0, r0, lsl r3
     a24:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     a28:	86058506 	strhi	r8, [r5], -r6, lsl #10
     a2c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     a30:	00018902 	andeq	r8, r1, r2, lsl #18
     a34:	0000000c 	andeq	r0, r0, ip
     a38:	000009ec 	andeq	r0, r0, ip, ror #19
     a3c:	400044b8 			; <UNDEFINED> instruction: 0x400044b8
     a40:	00000040 	andeq	r0, r0, r0, asr #32
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	000009ec 	andeq	r0, r0, ip, ror #19
     a4c:	400044f8 	strdmi	r4, [r0], -r8
     a50:	00000044 	andeq	r0, r0, r4, asr #32
     a54:	0000000c 	andeq	r0, r0, ip
     a58:	000009ec 	andeq	r0, r0, ip, ror #19
     a5c:	4000453c 	andmi	r4, r0, ip, lsr r5
     a60:	00000018 	andeq	r0, r0, r8, lsl r0
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	000009ec 	andeq	r0, r0, ip, ror #19
     a6c:	40004554 	andmi	r4, r0, r4, asr r5
     a70:	00000060 	andeq	r0, r0, r0, rrx
     a74:	0000000c 	andeq	r0, r0, ip
     a78:	000009ec 	andeq	r0, r0, ip, ror #19
     a7c:	400045b4 			; <UNDEFINED> instruction: 0x400045b4
     a80:	00000068 	andeq	r0, r0, r8, rrx
     a84:	0000000c 	andeq	r0, r0, ip
     a88:	000009ec 	andeq	r0, r0, ip, ror #19
     a8c:	4000461c 	andmi	r4, r0, ip, lsl r6
     a90:	00000060 	andeq	r0, r0, r0, rrx
     a94:	0000000c 	andeq	r0, r0, ip
     a98:	000009ec 	andeq	r0, r0, ip, ror #19
     a9c:	4000467c 	andmi	r4, r0, ip, ror r6
     aa0:	000000bc 	strheq	r0, [r0], -ip
     aa4:	0000000c 	andeq	r0, r0, ip
     aa8:	000009ec 	andeq	r0, r0, ip, ror #19
     aac:	40004738 	andmi	r4, r0, r8, lsr r7
     ab0:	00000068 	andeq	r0, r0, r8, rrx
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	000009ec 	andeq	r0, r0, ip, ror #19
     abc:	400047a0 	andmi	r4, r0, r0, lsr #15
     ac0:	0000006c 	andeq	r0, r0, ip, rrx
     ac4:	0000000c 	andeq	r0, r0, ip
     ac8:	000009ec 	andeq	r0, r0, ip, ror #19
     acc:	4000480c 	andmi	r4, r0, ip, lsl #16
     ad0:	00000088 	andeq	r0, r0, r8, lsl #1
     ad4:	0000000c 	andeq	r0, r0, ip
     ad8:	000009ec 	andeq	r0, r0, ip, ror #19
     adc:	40004894 	mulmi	r0, r4, r8
     ae0:	000000c0 	andeq	r0, r0, r0, asr #1
     ae4:	00000024 	andeq	r0, r0, r4, lsr #32
     ae8:	000009ec 	andeq	r0, r0, ip, ror #19
     aec:	40004954 	andmi	r4, r0, r4, asr r9
     af0:	000000e0 	andeq	r0, r0, r0, ror #1
     af4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     af8:	07840883 	streq	r0, [r4, r3, lsl #17]
     afc:	05860685 	streq	r0, [r6, #1669]	; 0x685
     b00:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b04:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     b08:	0000040b 	andeq	r0, r0, fp, lsl #8
     b0c:	0000000c 	andeq	r0, r0, ip
     b10:	000009ec 	andeq	r0, r0, ip, ror #19
     b14:	40004a34 	andmi	r4, r0, r4, lsr sl
     b18:	0000008c 	andeq	r0, r0, ip, lsl #1
     b1c:	0000000c 	andeq	r0, r0, ip
     b20:	000009ec 	andeq	r0, r0, ip, ror #19
     b24:	40004ac0 	andmi	r4, r0, r0, asr #21
     b28:	000000cc 	andeq	r0, r0, ip, asr #1
     b2c:	00000018 	andeq	r0, r0, r8, lsl r0
     b30:	000009ec 	andeq	r0, r0, ip, ror #19
     b34:	40004b8c 	andmi	r4, r0, ip, lsl #23
     b38:	00000110 	andeq	r0, r0, r0, lsl r1
     b3c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b40:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b44:	00000001 	andeq	r0, r0, r1
     b48:	00000018 	andeq	r0, r0, r8, lsl r0
     b4c:	000009ec 	andeq	r0, r0, ip, ror #19
     b50:	40004c9c 	mulmi	r0, ip, ip
     b54:	00000124 	andeq	r0, r0, r4, lsr #2
     b58:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b5c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b60:	00000001 	andeq	r0, r0, r1
     b64:	0000000c 	andeq	r0, r0, ip
     b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b6c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b70:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b74:	0000000c 	andeq	r0, r0, ip
     b78:	00000b64 	andeq	r0, r0, r4, ror #22
     b7c:	40004dc0 	andmi	r4, r0, r0, asr #27
     b80:	00000084 	andeq	r0, r0, r4, lsl #1
     b84:	0000001c 	andeq	r0, r0, ip, lsl r0
     b88:	00000b64 	andeq	r0, r0, r4, ror #22
     b8c:	40004e44 	andmi	r4, r0, r4, asr #28
     b90:	000000b8 	strheq	r0, [r0], -r8
     b94:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     b98:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b9c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     ba0:	0000040b 	andeq	r0, r0, fp, lsl #8
     ba4:	0000000c 	andeq	r0, r0, ip
     ba8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bac:	7c020001 	stcvc	0, cr0, [r2], {1}
     bb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bb4:	00000018 	andeq	r0, r0, r8, lsl r0
     bb8:	00000ba4 	andeq	r0, r0, r4, lsr #23
     bbc:	40004f00 	andmi	r4, r0, r0, lsl #30
     bc0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     bc4:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     bc8:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     bcc:	0000100e 	andeq	r1, r0, lr
     bd0:	0000000c 	andeq	r0, r0, ip
     bd4:	00000ba4 	andeq	r0, r0, r4, lsr #23
     bd8:	40004fd0 	ldrdmi	r4, [r0], -r0
     bdc:	00000054 	andeq	r0, r0, r4, asr r0
     be0:	00000014 	andeq	r0, r0, r4, lsl r0
     be4:	00000ba4 	andeq	r0, r0, r4, lsr #23
     be8:	40005024 	andmi	r5, r0, r4, lsr #32
     bec:	0000006c 	andeq	r0, r0, ip, rrx
     bf0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     bf4:	00000001 	andeq	r0, r0, r1
     bf8:	00000024 	andeq	r0, r0, r4, lsr #32
     bfc:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c00:	40005090 	mulmi	r0, r0, r0
     c04:	00000098 	muleq	r0, r8, r0
     c08:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c0c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     c10:	01830282 	orreq	r0, r3, r2, lsl #5
     c14:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     c18:	068e078d 	streq	r0, [lr], sp, lsl #15
     c1c:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c28:	40005128 	andmi	r5, r0, r8, lsr #2
     c2c:	00000028 	andeq	r0, r0, r8, lsr #32
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c38:	40005150 	andmi	r5, r0, r0, asr r1
     c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c40:	00000024 	andeq	r0, r0, r4, lsr #32
     c44:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c48:	4000516c 	andmi	r5, r0, ip, ror #2
     c4c:	000000cc 	andeq	r0, r0, ip, asr #1
     c50:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c54:	07850884 	streq	r0, [r5, r4, lsl #17]
     c58:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c5c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c60:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     c64:	0000040b 	andeq	r0, r0, fp, lsl #8
     c68:	00000024 	andeq	r0, r0, r4, lsr #32
     c6c:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c70:	40005238 	andmi	r5, r0, r8, lsr r2
     c74:	000000f8 	strdeq	r0, [r0], -r8
     c78:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c7c:	07850884 	streq	r0, [r5, r4, lsl #17]
     c80:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c84:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c88:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     c8c:	0000040b 	andeq	r0, r0, fp, lsl #8
     c90:	00000024 	andeq	r0, r0, r4, lsr #32
     c94:	00000ba4 	andeq	r0, r0, r4, lsr #23
     c98:	40005330 	andmi	r5, r0, r0, lsr r3
     c9c:	000001fc 	strdeq	r0, [r0], -ip
     ca0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ca4:	07850884 	streq	r0, [r5, r4, lsl #17]
     ca8:	05870686 	streq	r0, [r7, #1670]	; 0x686
     cac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     cb0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     cb4:	0000040b 	andeq	r0, r0, fp, lsl #8
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     cc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cc8:	00000014 	andeq	r0, r0, r4, lsl r0
     ccc:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     cd0:	40005bb0 			; <UNDEFINED> instruction: 0x40005bb0
     cd4:	00000018 	andeq	r0, r0, r8, lsl r0
     cd8:	83080e42 	movwhi	r0, #36418	; 0x8e42
     cdc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ce0:	00000014 	andeq	r0, r0, r4, lsl r0
     ce4:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     ce8:	40005bc8 	andmi	r5, r0, r8, asr #23
     cec:	00000018 	andeq	r0, r0, r8, lsl r0
     cf0:	83080e42 	movwhi	r0, #36418	; 0x8e42
     cf4:	00018e02 	andeq	r8, r1, r2, lsl #28
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d00:	7c020001 	stcvc	0, cr0, [r2], {1}
     d04:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000cf8 	strdeq	r0, [r0], -r8
     d10:	40005be0 	andmi	r5, r0, r0, ror #23
     d14:	00000060 	andeq	r0, r0, r0, rrx
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d20:	7c020001 	stcvc	0, cr0, [r2], {1}
     d24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d28:	00000024 	andeq	r0, r0, r4, lsr #32
     d2c:	00000d18 	andeq	r0, r0, r8, lsl sp
     d30:	40005c40 	andmi	r5, r0, r0, asr #24
     d34:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d38:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d3c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d40:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d44:	8a048905 	bhi	123160 <IRQ_STACK_SIZE+0x11b160>
     d48:	8e028b03 	vmlahi.f64	d8, d2, d3
     d4c:	380e4401 	stmdacc	lr, {r0, sl, lr}
     d50:	00000014 	andeq	r0, r0, r4, lsl r0
     d54:	00000d18 	andeq	r0, r0, r8, lsl sp
     d58:	40005e10 	andmi	r5, r0, r0, lsl lr
     d5c:	00000028 	andeq	r0, r0, r8, lsr #32
     d60:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d64:	00000001 	andeq	r0, r0, r1
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d70:	7c020001 	stcvc	0, cr0, [r2], {1}
     d74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d78:	00000018 	andeq	r0, r0, r8, lsl r0
     d7c:	00000d68 	andeq	r0, r0, r8, ror #26
     d80:	40005e38 	andmi	r5, r0, r8, lsr lr
     d84:	00000050 	andeq	r0, r0, r0, asr r0
     d88:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     d8c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d90:	780e4201 	stmdavc	lr, {r0, r9, lr}
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000d68 	andeq	r0, r0, r8, ror #26
     d9c:	40005e88 	andmi	r5, r0, r8, lsl #29
     da0:	00000028 	andeq	r0, r0, r8, lsr #32
     da4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     da8:	00000001 	andeq	r0, r0, r1
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db4:	7c020001 	stcvc	0, cr0, [r2], {1}
     db8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dbc:	00000028 	andeq	r0, r0, r8, lsr #32
     dc0:	00000dac 	andeq	r0, r0, ip, lsr #27
     dc4:	40005eb0 			; <UNDEFINED> instruction: 0x40005eb0
     dc8:	00001f0c 	andeq	r1, r0, ip, lsl #30
     dcc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     dd0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     dd4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     dd8:	8a048905 	bhi	1231f4 <IRQ_STACK_SIZE+0x11b1f4>
     ddc:	8e028b03 	vmlahi.f64	d8, d2, d3
     de0:	b00e4201 	andlt	r4, lr, r1, lsl #4
     de4:	00000002 	andeq	r0, r0, r2
     de8:	0000000c 	andeq	r0, r0, ip
     dec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     df0:	7c020001 	stcvc	0, cr0, [r2], {1}
     df4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     df8:	00000024 	andeq	r0, r0, r4, lsr #32
     dfc:	00000de8 	andeq	r0, r0, r8, ror #27
     e00:	40007dc0 	andmi	r7, r0, r0, asr #27
     e04:	000001e0 	andeq	r0, r0, r0, ror #3
     e08:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e0c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e10:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e14:	8a048905 	bhi	123230 <IRQ_STACK_SIZE+0x11b230>
     e18:	8e028b03 	vmlahi.f64	d8, d2, d3
     e1c:	300e4a01 	andcc	r4, lr, r1, lsl #20
     e20:	00000028 	andeq	r0, r0, r8, lsr #32
     e24:	00000de8 	andeq	r0, r0, r8, ror #27
     e28:	40007fa0 	andmi	r7, r0, r0, lsr #31
     e2c:	000016f4 	strdeq	r1, [r0], -r4
     e30:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e34:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e38:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e3c:	8a048905 	bhi	123258 <IRQ_STACK_SIZE+0x11b258>
     e40:	8e028b03 	vmlahi.f64	d8, d2, d3
     e44:	980e4401 	stmdals	lr, {r0, sl, lr}
     e48:	00000001 	andeq	r0, r0, r1
     e4c:	0000000c 	andeq	r0, r0, ip
     e50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e54:	7c020001 	stcvc	0, cr0, [r2], {1}
     e58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e5c:	00000014 	andeq	r0, r0, r4, lsl r0
     e60:	00000e4c 	andeq	r0, r0, ip, asr #28
     e64:	40009698 	mulmi	r0, r8, r6
     e68:	00000070 	andeq	r0, r0, r0, ror r0
     e6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e70:	00018e02 	andeq	r8, r1, r2, lsl #28
     e74:	0000000c 	andeq	r0, r0, ip
     e78:	00000e4c 	andeq	r0, r0, ip, asr #28
     e7c:	40009708 	andmi	r9, r0, r8, lsl #14
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	00000e4c 	andeq	r0, r0, ip, asr #28
     e8c:	40009714 	andmi	r9, r0, r4, lsl r7
     e90:	00000010 	andeq	r0, r0, r0, lsl r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	00000e4c 	andeq	r0, r0, ip, asr #28
     e9c:	40009724 	andmi	r9, r0, r4, lsr #14
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	00000e4c 	andeq	r0, r0, ip, asr #28
     eac:	40009730 	andmi	r9, r0, r0, lsr r7
     eb0:	00000008 	andeq	r0, r0, r8
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	00000e4c 	andeq	r0, r0, ip, asr #28
     ebc:	40009738 	andmi	r9, r0, r8, lsr r7
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	00000e4c 	andeq	r0, r0, ip, asr #28
     ecc:	40009744 	andmi	r9, r0, r4, asr #14
     ed0:	00000018 	andeq	r0, r0, r8, lsl r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	00000e4c 	andeq	r0, r0, ip, asr #28
     edc:	4000975c 	andmi	r9, r0, ip, asr r7
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	0000000c 	andeq	r0, r0, ip
     ee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eec:	7c020001 	stcvc	0, cr0, [r2], {1}
     ef0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ef4:	00000024 	andeq	r0, r0, r4, lsr #32
     ef8:	00000ee4 	andeq	r0, r0, r4, ror #29
     efc:	40009768 	andmi	r9, r0, r8, ror #14
     f00:	0000072c 	andeq	r0, r0, ip, lsr #14
     f04:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f08:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f0c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f10:	8a048905 	bhi	12332c <IRQ_STACK_SIZE+0x11b32c>
     f14:	8e028b03 	vmlahi.f64	d8, d2, d3
     f18:	300e5801 	andcc	r5, lr, r1, lsl #16
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f24:	7c020001 	stcvc	0, cr0, [r2], {1}
     f28:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f2c:	00000018 	andeq	r0, r0, r8, lsl r0
     f30:	00000f1c 	andeq	r0, r0, ip, lsl pc
     f34:	40009e94 	mulmi	r0, r4, lr
     f38:	00000114 	andeq	r0, r0, r4, lsl r1
     f3c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     f40:	86028503 	strhi	r8, [r2], -r3, lsl #10
     f44:	00000001 	andeq	r0, r0, r1
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f50:	7c020001 	stcvc	0, cr0, [r2], {1}
     f54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f58:	00000018 	andeq	r0, r0, r8, lsl r0
     f5c:	00000f48 	andeq	r0, r0, r8, asr #30
     f60:	40009fa8 	andmi	r9, r0, r8, lsr #31
     f64:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f68:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     f6c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f70:	00018702 	andeq	r8, r1, r2, lsl #14
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	00000f74 	andeq	r0, r0, r4, ror pc
     f8c:	4000a098 	mulmi	r0, r8, r0
     f90:	00000004 	andeq	r0, r0, r4
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	00000f74 	andeq	r0, r0, r4, ror pc
     f9c:	4000a09c 	mulmi	r0, ip, r0
     fa0:	00000004 	andeq	r0, r0, r4
     fa4:	0000000c 	andeq	r0, r0, ip
     fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fac:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb4:	00000018 	andeq	r0, r0, r8, lsl r0
     fb8:	00000fa4 	andeq	r0, r0, r4, lsr #31
     fbc:	4000a0a0 	andmi	sl, r0, r0, lsr #1
     fc0:	0000008c 	andeq	r0, r0, ip, lsl #1
     fc4:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
     fc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fcc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000fa4 	andeq	r0, r0, r4, lsr #31
     fd8:	4000a12c 	andmi	sl, r0, ip, lsr #2
     fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
     fe0:	00000020 	andeq	r0, r0, r0, lsr #32
     fe4:	00000fa4 	andeq	r0, r0, r4, lsr #31
     fe8:	4000a148 	andmi	sl, r0, r8, asr #2
     fec:	000000dc 	ldrdeq	r0, [r0], -ip
     ff0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     ff4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     ff8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     ffc:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1000:	280e4401 	stmdacs	lr, {r0, sl, lr}
    1004:	00000020 	andeq	r0, r0, r0, lsr #32
    1008:	00000fa4 	andeq	r0, r0, r4, lsr #31
    100c:	4000a224 	andmi	sl, r0, r4, lsr #4
    1010:	000000e8 	andeq	r0, r0, r8, ror #1
    1014:	83200e42 	teqhi	r0, #1056	; 0x420
    1018:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    101c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1020:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1024:	00018e02 	andeq	r8, r1, r2, lsl #28
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1030:	4000a30c 	andmi	sl, r0, ip, lsl #6
    1034:	0000005c 	andeq	r0, r0, ip, asr r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1040:	4000a368 	andmi	sl, r0, r8, ror #6
    1044:	00000094 	muleq	r0, r4, r0
    1048:	00000014 	andeq	r0, r0, r4, lsl r0
    104c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1050:	4000a3fc 	strdmi	sl, [r0], -ip
    1054:	00000024 	andeq	r0, r0, r4, lsr #32
    1058:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    105c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1060:	00000024 	andeq	r0, r0, r4, lsr #32
    1064:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1068:	4000a420 	andmi	sl, r0, r0, lsr #8
    106c:	000001e8 	andeq	r0, r0, r8, ror #3
    1070:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1074:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1078:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    107c:	8a048905 	bhi	123498 <IRQ_STACK_SIZE+0x11b498>
    1080:	8e028b03 	vmlahi.f64	d8, d2, d3
    1084:	380e4801 	stmdacc	lr, {r0, fp, lr}
    1088:	0000001c 	andeq	r0, r0, ip, lsl r0
    108c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1090:	4000a608 	andmi	sl, r0, r8, lsl #12
    1094:	00000104 	andeq	r0, r0, r4, lsl #2
    1098:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    109c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    10a0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    10a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a8:	00000020 	andeq	r0, r0, r0, lsr #32
    10ac:	00000fa4 	andeq	r0, r0, r4, lsr #31
    10b0:	4000a70c 	andmi	sl, r0, ip, lsl #14
    10b4:	0000010c 	andeq	r0, r0, ip, lsl #2
    10b8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    10bc:	86078508 	strhi	r8, [r7], -r8, lsl #10
    10c0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    10c4:	8a038904 	bhi	e34dc <IRQ_STACK_SIZE+0xdb4dc>
    10c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    10cc:	0000000c 	andeq	r0, r0, ip
    10d0:	00000fa4 	andeq	r0, r0, r4, lsr #31
    10d4:	4000a818 	andmi	sl, r0, r8, lsl r8
    10d8:	00000060 	andeq	r0, r0, r0, rrx
    10dc:	00000020 	andeq	r0, r0, r0, lsr #32
    10e0:	00000fa4 	andeq	r0, r0, r4, lsr #31
    10e4:	4000a878 	andmi	sl, r0, r8, ror r8
    10e8:	00000144 	andeq	r0, r0, r4, asr #2
    10ec:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    10f0:	86078508 	strhi	r8, [r7], -r8, lsl #10
    10f4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    10f8:	8a038904 	bhi	e3510 <IRQ_STACK_SIZE+0xdb510>
    10fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1108:	4000a9bc 			; <UNDEFINED> instruction: 0x4000a9bc
    110c:	00000064 	andeq	r0, r0, r4, rrx
    1110:	00000018 	andeq	r0, r0, r8, lsl r0
    1114:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1118:	4000aa20 	andmi	sl, r0, r0, lsr #20
    111c:	000000d4 	ldrdeq	r0, [r0], -r4
    1120:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1124:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1128:	00018e02 	andeq	r8, r1, r2, lsl #28
    112c:	00000020 	andeq	r0, r0, r0, lsr #32
    1130:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1134:	4000aaf4 	strdmi	sl, [r0], -r4
    1138:	0000010c 	andeq	r0, r0, ip, lsl #2
    113c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1140:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1144:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1148:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    114c:	0000200e 	andeq	r2, r0, lr
    1150:	0000001c 	andeq	r0, r0, ip, lsl r0
    1154:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1158:	4000ac00 	andmi	sl, r0, r0, lsl #24
    115c:	00000088 	andeq	r0, r0, r8, lsl #1
    1160:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1164:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1168:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    116c:	200e4201 	andcs	r4, lr, r1, lsl #4
    1170:	00000014 	andeq	r0, r0, r4, lsl r0
    1174:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1178:	4000ac88 	andmi	sl, r0, r8, lsl #25
    117c:	00000058 	andeq	r0, r0, r8, asr r0
    1180:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1184:	00018e02 	andeq	r8, r1, r2, lsl #28
    1188:	00000014 	andeq	r0, r0, r4, lsl r0
    118c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1190:	4000ace0 	andmi	sl, r0, r0, ror #25
    1194:	00000070 	andeq	r0, r0, r0, ror r0
    1198:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    119c:	00018502 	andeq	r8, r1, r2, lsl #10
    11a0:	0000000c 	andeq	r0, r0, ip
    11a4:	00000fa4 	andeq	r0, r0, r4, lsr #31
    11a8:	4000ad50 	andmi	sl, r0, r0, asr sp
    11ac:	0000007c 	andeq	r0, r0, ip, ror r0
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    11c8:	4000adcc 	andmi	sl, r0, ip, asr #27
    11cc:	0000006c 	andeq	r0, r0, ip, rrx
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11e0:	00000018 	andeq	r0, r0, r8, lsl r0
    11e4:	000011d0 	ldrdeq	r1, [r0], -r0
    11e8:	4000ae38 	andmi	sl, r0, r8, lsr lr
    11ec:	00000044 	andeq	r0, r0, r4, asr #32
    11f0:	83100e42 	tsthi	r0, #1056	; 0x420
    11f4:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    11f8:	00018e02 	andeq	r8, r1, r2, lsl #28
    11fc:	0000000c 	andeq	r0, r0, ip
    1200:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1204:	7c020001 	stcvc	0, cr0, [r2], {1}
    1208:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    120c:	00000024 	andeq	r0, r0, r4, lsr #32
    1210:	000011fc 	strdeq	r1, [r0], -ip
    1214:	4000b0ac 	andmi	fp, r0, ip, lsr #1
    1218:	000001ac 	andeq	r0, r0, ip, lsr #3
    121c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1220:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1224:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1228:	8a048905 	bhi	123644 <IRQ_STACK_SIZE+0x11b644>
    122c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1230:	300e4601 	andcc	r4, lr, r1, lsl #12
    1234:	00000028 	andeq	r0, r0, r8, lsr #32
    1238:	000011fc 	strdeq	r1, [r0], -ip
    123c:	4000b258 	andmi	fp, r0, r8, asr r2
    1240:	000010e0 	andeq	r1, r0, r0, ror #1
    1244:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1248:	86088509 	strhi	r8, [r8], -r9, lsl #10
    124c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1250:	8a048905 	bhi	12366c <IRQ_STACK_SIZE+0x11b66c>
    1254:	8e028b03 	vmlahi.f64	d8, d2, d3
    1258:	e80e4201 	stmda	lr, {r0, r9, lr}
    125c:	00000001 	andeq	r0, r0, r1
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1268:	7c020001 	stcvc	0, cr0, [r2], {1}
    126c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1270:	00000014 	andeq	r0, r0, r4, lsl r0
    1274:	00001260 	andeq	r1, r0, r0, ror #4
    1278:	4000c338 	andmi	ip, r0, r8, lsr r3
    127c:	0000009c 	muleq	r0, ip, r0
    1280:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1284:	00018e02 	andeq	r8, r1, r2, lsl #28
    1288:	0000000c 	andeq	r0, r0, ip
    128c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1290:	7c020001 	stcvc	0, cr0, [r2], {1}
    1294:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1298:	0000001c 	andeq	r0, r0, ip, lsl r0
    129c:	00001288 	andeq	r1, r0, r8, lsl #5
    12a0:	4000c3d4 	ldrdmi	ip, [r0], -r4
    12a4:	00000100 	andeq	r0, r0, r0, lsl #2
    12a8:	83180e42 	tsthi	r8, #1056	; 0x420
    12ac:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    12b0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    12b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    12bc:	00001288 	andeq	r1, r0, r8, lsl #5
    12c0:	4000c4d4 	ldrdmi	ip, [r0], -r4
    12c4:	0000026c 	andeq	r0, r0, ip, ror #4
    12c8:	83180e42 	tsthi	r8, #1056	; 0x420
    12cc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    12d0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    12d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12e8:	00000018 	andeq	r0, r0, r8, lsl r0
    12ec:	000012d8 	ldrdeq	r1, [r0], -r8
    12f0:	4000c740 	andmi	ip, r0, r0, asr #14
    12f4:	00000134 	andeq	r0, r0, r4, lsr r1
    12f8:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    12fc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1300:	00018702 	andeq	r8, r1, r2, lsl #14
    1304:	0000000c 	andeq	r0, r0, ip
    1308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    130c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1310:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	00001304 	andeq	r1, r0, r4, lsl #6
    131c:	4000c874 	andmi	ip, r0, r4, ror r8
    1320:	000000f4 	strdeq	r0, [r0], -r4
    1324:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1328:	86028503 	strhi	r8, [r2], -r3, lsl #10
    132c:	00000001 	andeq	r0, r0, r1
    1330:	0000000c 	andeq	r0, r0, ip
    1334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1338:	7c020001 	stcvc	0, cr0, [r2], {1}
    133c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1340:	00000024 	andeq	r0, r0, r4, lsr #32
    1344:	00001330 	andeq	r1, r0, r0, lsr r3
    1348:	4000c968 	andmi	ip, r0, r8, ror #18
    134c:	0000056c 	andeq	r0, r0, ip, ror #10
    1350:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1354:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1358:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    135c:	8a048905 	bhi	123778 <IRQ_STACK_SIZE+0x11b778>
    1360:	8e028b03 	vmlahi.f64	d8, d2, d3
    1364:	300e4401 	andcc	r4, lr, r1, lsl #8
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1370:	7c020001 	stcvc	0, cr0, [r2], {1}
    1374:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1378:	00000018 	andeq	r0, r0, r8, lsl r0
    137c:	00001368 	andeq	r1, r0, r8, ror #6
    1380:	4000ced4 	ldrdmi	ip, [r0], -r4
    1384:	0000002c 	andeq	r0, r0, ip, lsr #32
    1388:	83100e42 	tsthi	r0, #1056	; 0x420
    138c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1390:	00018e02 	andeq	r8, r1, r2, lsl #28
    1394:	00000018 	andeq	r0, r0, r8, lsl r0
    1398:	00001368 	andeq	r1, r0, r8, ror #6
    139c:	4000cf00 	andmi	ip, r0, r0, lsl #30
    13a0:	00000108 	andeq	r0, r0, r8, lsl #2
    13a4:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    13a8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    13b0:	0000000c 	andeq	r0, r0, ip
    13b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13b8:	7c010001 	stcvc	0, cr0, [r1], {1}
    13bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
    13c8:	4000d008 	andmi	sp, r0, r8
    13cc:	000000f4 	strdeq	r0, [r0], -r4
    13d0:	0000000c 	andeq	r0, r0, ip
    13d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13d8:	7c010001 	stcvc	0, cr0, [r1], {1}
    13dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	000013d0 	ldrdeq	r1, [r0], -r0
    13e8:	4000db78 	andmi	sp, r0, r8, ror fp
    13ec:	0000003c 	andeq	r0, r0, ip, lsr r0
    13f0:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    13f4:	00000010 	andeq	r0, r0, r0, lsl r0
    13f8:	0000000c 	andeq	r0, r0, ip
    13fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1400:	7c020001 	stcvc	0, cr0, [r2], {1}
    1404:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1408:	00000020 	andeq	r0, r0, r0, lsr #32
    140c:	000013f8 	strdeq	r1, [r0], -r8
    1410:	4000dbb4 			; <UNDEFINED> instruction: 0x4000dbb4
    1414:	00000044 	andeq	r0, r0, r4, asr #32
    1418:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    141c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1420:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1424:	8a038904 	bhi	e383c <IRQ_STACK_SIZE+0xdb83c>
    1428:	00018e02 	andeq	r8, r1, r2, lsl #28
    142c:	00000020 	andeq	r0, r0, r0, lsr #32
    1430:	000013f8 	strdeq	r1, [r0], -r8
    1434:	4000dbf8 	strdmi	sp, [r0], -r8
    1438:	00000040 	andeq	r0, r0, r0, asr #32
    143c:	83200e42 	teqhi	r0, #1056	; 0x420
    1440:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1444:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1448:	89038804 	stmdbhi	r3, {r2, fp, pc}
    144c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1458:	7c020001 	stcvc	0, cr0, [r2], {1}
    145c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1460:	00000024 	andeq	r0, r0, r4, lsr #32
    1464:	00001450 	andeq	r1, r0, r0, asr r4
    1468:	4000dc38 	andmi	sp, r0, r8, lsr ip
    146c:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1470:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1474:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1478:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    147c:	8a048905 	bhi	123898 <IRQ_STACK_SIZE+0x11b898>
    1480:	8e028b03 	vmlahi.f64	d8, d2, d3
    1484:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1490:	7c020001 	stcvc	0, cr0, [r2], {1}
    1494:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1498:	00000024 	andeq	r0, r0, r4, lsr #32
    149c:	00001488 	andeq	r1, r0, r8, lsl #9
    14a0:	4000e108 	andmi	lr, r0, r8, lsl #2
    14a4:	00000470 	andeq	r0, r0, r0, ror r4
    14a8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14ac:	86088509 	strhi	r8, [r8], -r9, lsl #10
    14b0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    14b4:	8a048905 	bhi	1238d0 <IRQ_STACK_SIZE+0x11b8d0>
    14b8:	8e028b03 	vmlahi.f64	d8, d2, d3
    14bc:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000038 	andeq	r0, r0, r8, lsr r0
   c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  18:	000001ec 	andeq	r0, r0, ip, ror #3
  1c:	000002e8 	andeq	r0, r0, r8, ror #5
  20:	000002ec 	andeq	r0, r0, ip, ror #5
  24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  28:	000002f4 	strdeq	r0, [r0], -r4
  2c:	000002f8 	strdeq	r0, [r0], -r8
	...
  38:	000002e8 	andeq	r0, r0, r8, ror #5
  3c:	000002ec 	andeq	r0, r0, ip, ror #5
  40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  44:	000002f4 	strdeq	r0, [r0], -r4
  48:	000002f8 	strdeq	r0, [r0], -r8
  4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
  58:	00000420 	andeq	r0, r0, r0, lsr #8
  5c:	00000424 	andeq	r0, r0, r4, lsr #8
  60:	00000428 	andeq	r0, r0, r8, lsr #8
  64:	0000042c 	andeq	r0, r0, ip, lsr #8
  68:	00000434 	andeq	r0, r0, r4, lsr r4
  6c:	00000438 	andeq	r0, r0, r8, lsr r4
  70:	000005a4 	andeq	r0, r0, r4, lsr #11
  74:	000005a8 	andeq	r0, r0, r8, lsr #11
  78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
  7c:	000005c0 	andeq	r0, r0, r0, asr #11
  80:	000005c4 	andeq	r0, r0, r4, asr #11
  84:	000005c8 	andeq	r0, r0, r8, asr #11
  88:	000005cc 	andeq	r0, r0, ip, asr #11
  8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  90:	000005e8 	andeq	r0, r0, r8, ror #11
  94:	000005f8 	strdeq	r0, [r0], -r8
  98:	000005fc 	strdeq	r0, [r0], -ip
  9c:	00000600 	andeq	r0, r0, r0, lsl #12
  a0:	00000618 	andeq	r0, r0, r8, lsl r6
  a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
  b0:	00000424 	andeq	r0, r0, r4, lsr #8
  b4:	00000428 	andeq	r0, r0, r8, lsr #8
  b8:	0000042c 	andeq	r0, r0, ip, lsr #8
  bc:	00000434 	andeq	r0, r0, r4, lsr r4
  c0:	00000438 	andeq	r0, r0, r8, lsr r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	00000464 	andeq	r0, r0, r4, ror #8
  cc:	0000046c 	andeq	r0, r0, ip, ror #8
  d0:	0000047c 	andeq	r0, r0, ip, ror r4
  d4:	00000480 	andeq	r0, r0, r0, lsl #9
  d8:	00000484 	andeq	r0, r0, r4, lsl #9
  dc:	00000488 	andeq	r0, r0, r8, lsl #9
  e0:	000004a0 	andeq	r0, r0, r0, lsr #9
  e4:	000004ac 	andeq	r0, r0, ip, lsr #9
  e8:	000004e4 	andeq	r0, r0, r4, ror #9
  ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
  f8:	00000444 	andeq	r0, r0, r4, asr #8
  fc:	00000454 	andeq	r0, r0, r4, asr r4
 100:	0000046c 	andeq	r0, r0, ip, ror #8
 104:	00000470 	andeq	r0, r0, r0, ror r4
 108:	00000478 	andeq	r0, r0, r8, ror r4
 10c:	0000047c 	andeq	r0, r0, ip, ror r4
 110:	00000488 	andeq	r0, r0, r8, lsl #9
 114:	00000490 	muleq	r0, r0, r4
 118:	000004ac 	andeq	r0, r0, ip, lsr #9
 11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 128:	000004e8 	andeq	r0, r0, r8, ror #9
 12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
 138:	00000454 	andeq	r0, r0, r4, asr r4
 13c:	00000464 	andeq	r0, r0, r4, ror #8
 140:	00000470 	andeq	r0, r0, r0, ror r4
 144:	00000474 	andeq	r0, r0, r4, ror r4
 148:	00000480 	andeq	r0, r0, r0, lsl #9
 14c:	00000484 	andeq	r0, r0, r4, lsl #9
 150:	00000490 	muleq	r0, r0, r4
 154:	00000494 	muleq	r0, r4, r4
 158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 164:	000004c4 	andeq	r0, r0, r4, asr #9
 168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 16c:	000004f4 	strdeq	r0, [r0], -r4
 170:	000004f8 	strdeq	r0, [r0], -r8
 174:	000004fc 	strdeq	r0, [r0], -ip
	...
 180:	00000474 	andeq	r0, r0, r4, ror r4
 184:	00000478 	andeq	r0, r0, r8, ror r4
 188:	00000494 	muleq	r0, r4, r4
 18c:	00000498 	muleq	r0, r8, r4
 190:	000004c4 	andeq	r0, r0, r4, asr #9
 194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	000004ec 	andeq	r0, r0, ip, ror #9
 19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a0:	00000514 	andeq	r0, r0, r4, lsl r5
 1a4:	00000520 	andeq	r0, r0, r0, lsr #10
 1a8:	00000540 	andeq	r0, r0, r0, asr #10
 1ac:	00000544 	andeq	r0, r0, r4, asr #10
 1b0:	00000548 	andeq	r0, r0, r8, asr #10
 1b4:	0000054c 	andeq	r0, r0, ip, asr #10
 1b8:	00000550 	andeq	r0, r0, r0, asr r5
 1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
 1c8:	00000498 	muleq	r0, r8, r4
 1cc:	0000049c 	muleq	r0, ip, r4
 1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1d4:	000004d8 	ldrdeq	r0, [r0], -r8
 1d8:	000004f4 	strdeq	r0, [r0], -r4
 1dc:	000004f8 	strdeq	r0, [r0], -r8
 1e0:	000004fc 	strdeq	r0, [r0], -ip
 1e4:	00000500 	andeq	r0, r0, r0, lsl #10
 1e8:	00000510 	andeq	r0, r0, r0, lsl r5
 1ec:	00000514 	andeq	r0, r0, r4, lsl r5
 1f0:	00000520 	andeq	r0, r0, r0, lsr #10
 1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
 1f8:	00000558 	andeq	r0, r0, r8, asr r5
 1fc:	0000055c 	andeq	r0, r0, ip, asr r5
 200:	00000560 	andeq	r0, r0, r0, ror #10
 204:	00000564 	andeq	r0, r0, r4, ror #10
 208:	00000570 	andeq	r0, r0, r0, ror r5
 20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
 218:	0000049c 	muleq	r0, ip, r4
 21c:	000004a0 	andeq	r0, r0, r0, lsr #9
 220:	000004d8 	ldrdeq	r0, [r0], -r8
 224:	000004dc 	ldrdeq	r0, [r0], -ip
 228:	000004e0 	andeq	r0, r0, r0, ror #9
 22c:	000004e4 	andeq	r0, r0, r4, ror #9
 230:	00000500 	andeq	r0, r0, r0, lsl #10
 234:	0000050c 	andeq	r0, r0, ip, lsl #10
 238:	0000052c 	andeq	r0, r0, ip, lsr #10
 23c:	00000538 	andeq	r0, r0, r8, lsr r5
 240:	00000578 	andeq	r0, r0, r8, ror r5
 244:	0000057c 	andeq	r0, r0, ip, ror r5
 248:	00000580 	andeq	r0, r0, r0, lsl #11
 24c:	00000584 	andeq	r0, r0, r4, lsl #11
 250:	00000588 	andeq	r0, r0, r8, lsl #11
 254:	0000058c 	andeq	r0, r0, ip, lsl #11
 258:	00000590 	muleq	r0, r0, r5
 25c:	00000594 	muleq	r0, r4, r5
 260:	000005c0 	andeq	r0, r0, r0, asr #11
 264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
 270:	000004dc 	ldrdeq	r0, [r0], -ip
 274:	000004e0 	andeq	r0, r0, r0, ror #9
 278:	00000544 	andeq	r0, r0, r4, asr #10
 27c:	00000548 	andeq	r0, r0, r8, asr #10
 280:	0000054c 	andeq	r0, r0, ip, asr #10
 284:	00000550 	andeq	r0, r0, r0, asr r5
 288:	00000554 	andeq	r0, r0, r4, asr r5
 28c:	00000558 	andeq	r0, r0, r8, asr r5
 290:	00000564 	andeq	r0, r0, r4, ror #10
 294:	00000568 	andeq	r0, r0, r8, ror #10
 298:	0000056c 	andeq	r0, r0, ip, ror #10
 29c:	00000570 	andeq	r0, r0, r0, ror r5
 2a0:	00000574 	andeq	r0, r0, r4, ror r5
 2a4:	00000578 	andeq	r0, r0, r8, ror r5
 2a8:	0000057c 	andeq	r0, r0, ip, ror r5
 2ac:	00000580 	andeq	r0, r0, r0, lsl #11
 2b0:	00000598 	muleq	r0, r8, r5
 2b4:	0000059c 	muleq	r0, ip, r5
 2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
 2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
 2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
 2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
 2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
 2dc:	00000510 	andeq	r0, r0, r0, lsl r5
 2e0:	00000538 	andeq	r0, r0, r8, lsr r5
 2e4:	00000540 	andeq	r0, r0, r0, asr #10
 2e8:	0000055c 	andeq	r0, r0, ip, asr r5
 2ec:	00000560 	andeq	r0, r0, r0, ror #10
 2f0:	00000568 	andeq	r0, r0, r8, ror #10
 2f4:	0000056c 	andeq	r0, r0, ip, ror #10
 2f8:	00000584 	andeq	r0, r0, r4, lsl #11
 2fc:	00000588 	andeq	r0, r0, r8, lsl #11
 300:	0000058c 	andeq	r0, r0, ip, lsl #11
 304:	00000590 	muleq	r0, r0, r5
 308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 310:	000005c8 	andeq	r0, r0, r8, asr #11
 314:	000005cc 	andeq	r0, r0, ip, asr #11
 318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	000005d8 	ldrdeq	r0, [r0], -r8
 320:	000005f8 	strdeq	r0, [r0], -r8
 324:	000005fc 	strdeq	r0, [r0], -ip
 328:	00000600 	andeq	r0, r0, r0, lsl #12
 32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
 338:	00000594 	muleq	r0, r4, r5
 33c:	00000598 	muleq	r0, r8, r5
 340:	0000059c 	muleq	r0, ip, r5
 344:	000005a0 	andeq	r0, r0, r0, lsr #11
 348:	000005ac 	andeq	r0, r0, ip, lsr #11
 34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 358:	000005d8 	ldrdeq	r0, [r0], -r8
 35c:	000005e8 	andeq	r0, r0, r8, ror #11
 360:	00000608 	andeq	r0, r0, r8, lsl #12
 364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 370:	000008d4 	ldrdeq	r0, [r0], -r4
 374:	00000908 	andeq	r0, r0, r8, lsl #18
 378:	0000092c 	andeq	r0, r0, ip, lsr #18
 37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
 388:	0000095c 	andeq	r0, r0, ip, asr r9
 38c:	00000990 	muleq	r0, r0, r9
 390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 3a0:	000009e4 	andeq	r0, r0, r4, ror #19
 3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
 3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
 3b8:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3bc:	00000e30 	andeq	r0, r0, r0, lsr lr
 3c0:	00000e50 	andeq	r0, r0, r0, asr lr
 3c4:	00001654 	andeq	r1, r0, r4, asr r6
	...
 3d0:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3d4:	00000e30 	andeq	r0, r0, r0, lsr lr
 3d8:	00000e50 	andeq	r0, r0, r0, asr lr
 3dc:	00000f18 	andeq	r0, r0, r8, lsl pc
	...
 3e8:	00001004 	andeq	r1, r0, r4
 3ec:	00001100 	andeq	r1, r0, r0, lsl #2
 3f0:	00001104 	andeq	r1, r0, r4, lsl #2
 3f4:	00001108 	andeq	r1, r0, r8, lsl #2
 3f8:	0000110c 	andeq	r1, r0, ip, lsl #2
 3fc:	00001110 	andeq	r1, r0, r0, lsl r1
	...
 408:	00001100 	andeq	r1, r0, r0, lsl #2
 40c:	00001104 	andeq	r1, r0, r4, lsl #2
 410:	00001108 	andeq	r1, r0, r8, lsl #2
 414:	0000110c 	andeq	r1, r0, ip, lsl #2
 418:	00001110 	andeq	r1, r0, r0, lsl r1
 41c:	00001130 	andeq	r1, r0, r0, lsr r1
	...
 428:	00001238 	andeq	r1, r0, r8, lsr r2
 42c:	0000123c 	andeq	r1, r0, ip, lsr r2
 430:	00001240 	andeq	r1, r0, r0, asr #4
 434:	00001244 	andeq	r1, r0, r4, asr #4
 438:	0000124c 	andeq	r1, r0, ip, asr #4
 43c:	00001250 	andeq	r1, r0, r0, asr r2
 440:	000013cc 	andeq	r1, r0, ip, asr #7
 444:	000013d0 	ldrdeq	r1, [r0], -r0
 448:	000013d4 	ldrdeq	r1, [r0], -r4
 44c:	000013d8 	ldrdeq	r1, [r0], -r8
 450:	000013dc 	ldrdeq	r1, [r0], -ip
 454:	000013e0 	andeq	r1, r0, r0, ror #7
 458:	000013e4 	andeq	r1, r0, r4, ror #7
 45c:	000013e8 	andeq	r1, r0, r8, ror #7
 460:	00001404 	andeq	r1, r0, r4, lsl #8
 464:	00001414 	andeq	r1, r0, r4, lsl r4
 468:	0000141c 	andeq	r1, r0, ip, lsl r4
 46c:	00001420 	andeq	r1, r0, r0, lsr #8
 470:	00001430 	andeq	r1, r0, r0, lsr r4
 474:	00001444 	andeq	r1, r0, r4, asr #8
	...
 480:	0000123c 	andeq	r1, r0, ip, lsr r2
 484:	00001240 	andeq	r1, r0, r0, asr #4
 488:	00001244 	andeq	r1, r0, r4, asr #4
 48c:	0000124c 	andeq	r1, r0, ip, asr #4
 490:	00001250 	andeq	r1, r0, r0, asr r2
 494:	0000125c 	andeq	r1, r0, ip, asr r2
 498:	0000127c 	andeq	r1, r0, ip, ror r2
 49c:	00001284 	andeq	r1, r0, r4, lsl #5
 4a0:	000012ac 	andeq	r1, r0, ip, lsr #5
 4a4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 4a8:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 4ac:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4b0:	000012e0 	andeq	r1, r0, r0, ror #5
 4b4:	000012e4 	andeq	r1, r0, r4, ror #5
 4b8:	000012e8 	andeq	r1, r0, r8, ror #5
 4bc:	000012ec 	andeq	r1, r0, ip, ror #5
 4c0:	000012f0 	strdeq	r1, [r0], -r0
 4c4:	000012f4 	strdeq	r1, [r0], -r4
	...
 4d0:	0000125c 	andeq	r1, r0, ip, asr r2
 4d4:	0000126c 	andeq	r1, r0, ip, ror #4
 4d8:	00001284 	andeq	r1, r0, r4, lsl #5
 4dc:	00001288 	andeq	r1, r0, r8, lsl #5
 4e0:	00001290 	muleq	r0, r0, r2
 4e4:	00001298 	muleq	r0, r8, r2
 4e8:	000012a8 	andeq	r1, r0, r8, lsr #5
 4ec:	000012ac 	andeq	r1, r0, ip, lsr #5
 4f0:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4f4:	000012c4 	andeq	r1, r0, r4, asr #5
 4f8:	000012f8 	strdeq	r1, [r0], -r8
 4fc:	000012fc 	strdeq	r1, [r0], -ip
 500:	00001300 	andeq	r1, r0, r0, lsl #6
 504:	00001304 	andeq	r1, r0, r4, lsl #6
	...
 510:	0000126c 	andeq	r1, r0, ip, ror #4
 514:	0000127c 	andeq	r1, r0, ip, ror r2
 518:	00001288 	andeq	r1, r0, r8, lsl #5
 51c:	0000128c 	andeq	r1, r0, ip, lsl #5
 520:	00001298 	muleq	r0, r8, r2
 524:	0000129c 	muleq	r0, ip, r2
 528:	000012c4 	andeq	r1, r0, r4, asr #5
 52c:	000012d0 	ldrdeq	r1, [r0], -r0
 530:	00001308 	andeq	r1, r0, r8, lsl #6
 534:	0000130c 	andeq	r1, r0, ip, lsl #6
 538:	00001310 	andeq	r1, r0, r0, lsl r3
 53c:	00001314 	andeq	r1, r0, r4, lsl r3
 540:	00001318 	andeq	r1, r0, r8, lsl r3
 544:	0000131c 	andeq	r1, r0, ip, lsl r3
	...
 550:	0000128c 	andeq	r1, r0, ip, lsl #5
 554:	00001290 	muleq	r0, r0, r2
 558:	0000129c 	muleq	r0, ip, r2
 55c:	000012a0 	andeq	r1, r0, r0, lsr #5
 560:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 564:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 568:	000012e4 	andeq	r1, r0, r4, ror #5
 56c:	000012e8 	andeq	r1, r0, r8, ror #5
 570:	000012ec 	andeq	r1, r0, ip, ror #5
 574:	000012f0 	strdeq	r1, [r0], -r0
 578:	000012f4 	strdeq	r1, [r0], -r4
 57c:	000012f8 	strdeq	r1, [r0], -r8
 580:	00001324 	andeq	r1, r0, r4, lsr #6
 584:	00001328 	andeq	r1, r0, r8, lsr #6
 588:	00001334 	andeq	r1, r0, r4, lsr r3
 58c:	0000133c 	andeq	r1, r0, ip, lsr r3
 590:	00001358 	andeq	r1, r0, r8, asr r3
 594:	0000135c 	andeq	r1, r0, ip, asr r3
 598:	00001360 	andeq	r1, r0, r0, ror #6
 59c:	00001364 	andeq	r1, r0, r4, ror #6
 5a0:	00001368 	andeq	r1, r0, r8, ror #6
 5a4:	0000136c 	andeq	r1, r0, ip, ror #6
	...
 5b0:	000012a0 	andeq	r1, r0, r0, lsr #5
 5b4:	000012a4 	andeq	r1, r0, r4, lsr #5
 5b8:	000012d0 	ldrdeq	r1, [r0], -r0
 5bc:	000012d4 	ldrdeq	r1, [r0], -r4
 5c0:	000012d8 	ldrdeq	r1, [r0], -r8
 5c4:	000012dc 	ldrdeq	r1, [r0], -ip
 5c8:	000012fc 	strdeq	r1, [r0], -ip
 5cc:	00001300 	andeq	r1, r0, r0, lsl #6
 5d0:	00001304 	andeq	r1, r0, r4, lsl #6
 5d4:	00001308 	andeq	r1, r0, r8, lsl #6
 5d8:	00001328 	andeq	r1, r0, r8, lsr #6
 5dc:	0000132c 	andeq	r1, r0, ip, lsr #6
 5e0:	0000133c 	andeq	r1, r0, ip, lsr r3
 5e4:	00001348 	andeq	r1, r0, r8, asr #6
 5e8:	00001370 	andeq	r1, r0, r0, ror r3
 5ec:	00001374 	andeq	r1, r0, r4, ror r3
 5f0:	00001378 	andeq	r1, r0, r8, ror r3
 5f4:	0000137c 	andeq	r1, r0, ip, ror r3
 5f8:	00001388 	andeq	r1, r0, r8, lsl #7
 5fc:	0000138c 	andeq	r1, r0, ip, lsl #7
	...
 608:	000012a4 	andeq	r1, r0, r4, lsr #5
 60c:	000012a8 	andeq	r1, r0, r8, lsr #5
 610:	000012dc 	ldrdeq	r1, [r0], -ip
 614:	000012e0 	andeq	r1, r0, r0, ror #5
 618:	0000130c 	andeq	r1, r0, ip, lsl #6
 61c:	00001310 	andeq	r1, r0, r0, lsl r3
 620:	00001314 	andeq	r1, r0, r4, lsl r3
 624:	00001318 	andeq	r1, r0, r8, lsl r3
 628:	0000131c 	andeq	r1, r0, ip, lsl r3
 62c:	00001324 	andeq	r1, r0, r4, lsr #6
 630:	00001348 	andeq	r1, r0, r8, asr #6
 634:	00001354 	andeq	r1, r0, r4, asr r3
 638:	00001390 	muleq	r0, r0, r3
 63c:	00001394 	muleq	r0, r4, r3
 640:	00001398 	muleq	r0, r8, r3
 644:	0000139c 	muleq	r0, ip, r3
 648:	000013a0 	andeq	r1, r0, r0, lsr #7
 64c:	000013a4 	andeq	r1, r0, r4, lsr #7
 650:	000013a8 	andeq	r1, r0, r8, lsr #7
 654:	000013ac 	andeq	r1, r0, ip, lsr #7
 658:	000013c0 	andeq	r1, r0, r0, asr #7
 65c:	000013c4 	andeq	r1, r0, r4, asr #7
	...
 668:	000012d4 	ldrdeq	r1, [r0], -r4
 66c:	000012d8 	ldrdeq	r1, [r0], -r8
 670:	0000135c 	andeq	r1, r0, ip, asr r3
 674:	00001360 	andeq	r1, r0, r0, ror #6
 678:	00001364 	andeq	r1, r0, r4, ror #6
 67c:	00001368 	andeq	r1, r0, r8, ror #6
 680:	0000136c 	andeq	r1, r0, ip, ror #6
 684:	00001370 	andeq	r1, r0, r0, ror r3
 688:	0000137c 	andeq	r1, r0, ip, ror r3
 68c:	00001380 	andeq	r1, r0, r0, lsl #7
 690:	00001384 	andeq	r1, r0, r4, lsl #7
 694:	00001388 	andeq	r1, r0, r8, lsl #7
 698:	0000138c 	andeq	r1, r0, ip, lsl #7
 69c:	00001390 	muleq	r0, r0, r3
 6a0:	00001394 	muleq	r0, r4, r3
 6a4:	00001398 	muleq	r0, r8, r3
 6a8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 6ac:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 6b0:	000013c8 	andeq	r1, r0, r8, asr #7
 6b4:	000013cc 	andeq	r1, r0, ip, asr #7
 6b8:	000013d0 	ldrdeq	r1, [r0], -r0
 6bc:	000013d4 	ldrdeq	r1, [r0], -r4
 6c0:	000013d8 	ldrdeq	r1, [r0], -r8
 6c4:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 6d0:	0000132c 	andeq	r1, r0, ip, lsr #6
 6d4:	00001334 	andeq	r1, r0, r4, lsr r3
 6d8:	00001354 	andeq	r1, r0, r4, asr r3
 6dc:	00001358 	andeq	r1, r0, r8, asr r3
 6e0:	00001374 	andeq	r1, r0, r4, ror r3
 6e4:	00001378 	andeq	r1, r0, r8, ror r3
 6e8:	00001380 	andeq	r1, r0, r0, lsl #7
 6ec:	00001384 	andeq	r1, r0, r4, lsl #7
 6f0:	0000139c 	muleq	r0, ip, r3
 6f4:	000013a0 	andeq	r1, r0, r0, lsr #7
 6f8:	000013a4 	andeq	r1, r0, r4, lsr #7
 6fc:	000013a8 	andeq	r1, r0, r8, lsr #7
 700:	000013ac 	andeq	r1, r0, ip, lsr #7
 704:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 708:	000013e0 	andeq	r1, r0, r0, ror #7
 70c:	000013e4 	andeq	r1, r0, r4, ror #7
 710:	000013e8 	andeq	r1, r0, r8, ror #7
 714:	000013f4 	strdeq	r1, [r0], -r4
 718:	00001414 	andeq	r1, r0, r4, lsl r4
 71c:	0000141c 	andeq	r1, r0, ip, lsl r4
	...
 728:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 72c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 730:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 734:	000013c0 	andeq	r1, r0, r0, asr #7
 738:	000013c4 	andeq	r1, r0, r4, asr #7
 73c:	000013c8 	andeq	r1, r0, r8, asr #7
 740:	000013f4 	strdeq	r1, [r0], -r4
 744:	00001404 	andeq	r1, r0, r4, lsl #8
 748:	00001420 	andeq	r1, r0, r0, lsr #8
 74c:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 758:	0000001c 	andeq	r0, r0, ip, lsl r0
 75c:	00000020 	andeq	r0, r0, r0, lsr #32
 760:	00000020 	andeq	r0, r0, r0, lsr #32
 764:	00000024 	andeq	r0, r0, r4, lsr #32
 768:	00000040 	andeq	r0, r0, r0, asr #32
 76c:	0000005c 	andeq	r0, r0, ip, asr r0
 770:	00000068 	andeq	r0, r0, r8, rrx
 774:	00000074 	andeq	r0, r0, r4, ror r0
 778:	00000088 	andeq	r0, r0, r8, lsl #1
 77c:	00000504 	andeq	r0, r0, r4, lsl #10
 780:	0000050c 	andeq	r0, r0, ip, lsl #10
 784:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 790:	0000001c 	andeq	r0, r0, ip, lsl r0
 794:	00000020 	andeq	r0, r0, r0, lsr #32
 798:	00000020 	andeq	r0, r0, r0, lsr #32
 79c:	00000024 	andeq	r0, r0, r4, lsr #32
 7a0:	00000040 	andeq	r0, r0, r0, asr #32
 7a4:	00000048 	andeq	r0, r0, r8, asr #32
 7a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 7ac:	000000b4 	strheq	r0, [r0], -r4
 7b0:	000000b8 	strheq	r0, [r0], -r8
 7b4:	000004e8 	andeq	r0, r0, r8, ror #9
 7b8:	00000700 	andeq	r0, r0, r0, lsl #14
 7bc:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 7c8:	00000248 	andeq	r0, r0, r8, asr #4
 7cc:	0000024c 	andeq	r0, r0, ip, asr #4
 7d0:	00000258 	andeq	r0, r0, r8, asr r2
 7d4:	0000025c 	andeq	r0, r0, ip, asr r2
 7d8:	00000264 	andeq	r0, r0, r4, ror #4
 7dc:	00000268 	andeq	r0, r0, r8, ror #4
 7e0:	0000029c 	muleq	r0, ip, r2
 7e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
 7f0:	00000048 	andeq	r0, r0, r8, asr #32
 7f4:	0000005c 	andeq	r0, r0, ip, asr r0
 7f8:	00000068 	andeq	r0, r0, r8, rrx
 7fc:	00000074 	andeq	r0, r0, r4, ror r0
 800:	0000050c 	andeq	r0, r0, ip, lsl #10
 804:	000006ec 	andeq	r0, r0, ip, ror #13
	...
 810:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 814:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 818:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 81c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 820:	000005c0 	andeq	r0, r0, r0, asr #11
 824:	000005c4 	andeq	r0, r0, r4, asr #11
 828:	000005c8 	andeq	r0, r0, r8, asr #11
 82c:	000005cc 	andeq	r0, r0, ip, asr #11
 830:	000005dc 	ldrdeq	r0, [r0], -ip
 834:	000006d4 	ldrdeq	r0, [r0], -r4
	...
 840:	00000830 	andeq	r0, r0, r0, lsr r8
 844:	00000834 	andeq	r0, r0, r4, lsr r8
 848:	00000838 	andeq	r0, r0, r8, lsr r8
 84c:	00000890 	muleq	r0, r0, r8
 850:	000008a4 	andeq	r0, r0, r4, lsr #17
 854:	000008a8 	andeq	r0, r0, r8, lsr #17
 858:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 85c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
 868:	00000c30 	andeq	r0, r0, r0, lsr ip
 86c:	00000c38 	andeq	r0, r0, r8, lsr ip
 870:	00000c40 	andeq	r0, r0, r0, asr #24
 874:	00000c48 	andeq	r0, r0, r8, asr #24
	...
 880:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 884:	00000cc0 	andeq	r0, r0, r0, asr #25
 888:	00000cc8 	andeq	r0, r0, r8, asr #25
 88c:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 898:	00000d60 	andeq	r0, r0, r0, ror #26
 89c:	00000d68 	andeq	r0, r0, r8, ror #26
 8a0:	00000d78 	andeq	r0, r0, r8, ror sp
 8a4:	00000d90 	muleq	r0, r0, sp
	...
 8b0:	00000df8 	strdeq	r0, [r0], -r8
 8b4:	00000dfc 	strdeq	r0, [r0], -ip
 8b8:	00000e00 	andeq	r0, r0, r0, lsl #28
 8bc:	00000e14 	andeq	r0, r0, r4, lsl lr
 8c0:	00000e18 	andeq	r0, r0, r8, lsl lr
 8c4:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
 8d0:	00000fac 	andeq	r0, r0, ip, lsr #31
 8d4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
 8d8:	00000fc4 	andeq	r0, r0, r4, asr #31
 8dc:	00000fc8 	andeq	r0, r0, r8, asr #31
 8e0:	00000fcc 	andeq	r0, r0, ip, asr #31
 8e4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e8:	00000fd8 	ldrdeq	r0, [r0], -r8
 8ec:	00000fdc 	ldrdeq	r0, [r0], -ip
 8f0:	00000fe4 	andeq	r0, r0, r4, ror #31
 8f4:	00000fe8 	andeq	r0, r0, r8, ror #31
 8f8:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8fc:	00000ff4 	strdeq	r0, [r0], -r4
 900:	00000ff8 	strdeq	r0, [r0], -r8
 904:	00000ffc 	strdeq	r0, [r0], -ip
	...
 910:	000011f0 	strdeq	r1, [r0], -r0
 914:	000011f4 	strdeq	r1, [r0], -r4
 918:	00001200 	andeq	r1, r0, r0, lsl #4
 91c:	00001204 	andeq	r1, r0, r4, lsl #4
 920:	0000120c 	andeq	r1, r0, ip, lsl #4
 924:	00001220 	andeq	r1, r0, r0, lsr #4
	...
 930:	0000128c 	andeq	r1, r0, ip, lsl #5
 934:	00001290 	muleq	r0, r0, r2
 938:	0000129c 	muleq	r0, ip, r2
 93c:	000012a0 	andeq	r1, r0, r0, lsr #5
 940:	000012a8 	andeq	r1, r0, r8, lsr #5
 944:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
 950:	000014e4 	andeq	r1, r0, r4, ror #9
 954:	000014e8 	andeq	r1, r0, r8, ror #9
 958:	000014f4 	strdeq	r1, [r0], -r4
 95c:	000014f8 	strdeq	r1, [r0], -r8
 960:	00001500 	andeq	r1, r0, r0, lsl #10
 964:	00001514 	andeq	r1, r0, r4, lsl r5
	...
 970:	000015a0 	andeq	r1, r0, r0, lsr #11
 974:	000015a4 	andeq	r1, r0, r4, lsr #11
 978:	000015a8 	andeq	r1, r0, r8, lsr #11
 97c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
 980:	00001634 	andeq	r1, r0, r4, lsr r6
 984:	00001764 	andeq	r1, r0, r4, ror #14
	...
 990:	000016f4 	strdeq	r1, [r0], -r4
 994:	000016f8 	strdeq	r1, [r0], -r8
 998:	00001704 	andeq	r1, r0, r4, lsl #14
 99c:	00001708 	andeq	r1, r0, r8, lsl #14
 9a0:	00001710 	andeq	r1, r0, r0, lsl r7
 9a4:	00001724 	andeq	r1, r0, r4, lsr #14
	...
 9b0:	000017c0 	andeq	r1, r0, r0, asr #15
 9b4:	000017d4 	ldrdeq	r1, [r0], -r4
 9b8:	000017dc 	ldrdeq	r1, [r0], -ip
 9bc:	000017e4 	andeq	r1, r0, r4, ror #15
	...
 9c8:	00001820 	andeq	r1, r0, r0, lsr #16
 9cc:	0000182c 	andeq	r1, r0, ip, lsr #16
 9d0:	00001830 	andeq	r1, r0, r0, lsr r8
 9d4:	00001834 	andeq	r1, r0, r4, lsr r8
	...
 9e0:	0000182c 	andeq	r1, r0, ip, lsr #16
 9e4:	00001830 	andeq	r1, r0, r0, lsr r8
 9e8:	00001834 	andeq	r1, r0, r4, lsr r8
 9ec:	00001838 	andeq	r1, r0, r8, lsr r8
 9f0:	00001840 	andeq	r1, r0, r0, asr #16
 9f4:	00001844 	andeq	r1, r0, r4, asr #16
 9f8:	00001858 	andeq	r1, r0, r8, asr r8
 9fc:	0000185c 	andeq	r1, r0, ip, asr r8
	...
 a08:	00001850 	andeq	r1, r0, r0, asr r8
 a0c:	00001858 	andeq	r1, r0, r8, asr r8
 a10:	00001914 	andeq	r1, r0, r4, lsl r9
 a14:	00001924 	andeq	r1, r0, r4, lsr #18
	...
 a20:	000018a4 	andeq	r1, r0, r4, lsr #17
 a24:	000018a8 	andeq	r1, r0, r8, lsr #17
 a28:	000018ac 	andeq	r1, r0, ip, lsr #17
 a2c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
 a30:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
 a34:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
 a38:	000018c0 	andeq	r1, r0, r0, asr #17
 a3c:	000018c4 	andeq	r1, r0, r4, asr #17
 a40:	000018d0 	ldrdeq	r1, [r0], -r0
 a44:	000018dc 	ldrdeq	r1, [r0], -ip
	...
 a50:	000018e0 	andeq	r1, r0, r0, ror #17
 a54:	000018e4 	andeq	r1, r0, r4, ror #17
 a58:	000018e8 	andeq	r1, r0, r8, ror #17
 a5c:	000018f0 	strdeq	r1, [r0], -r0
 a60:	000018f8 	strdeq	r1, [r0], -r8
 a64:	000018fc 	strdeq	r1, [r0], -ip
 a68:	00001900 	andeq	r1, r0, r0, lsl #18
 a6c:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
 a78:	00001964 	andeq	r1, r0, r4, ror #18
 a7c:	0000196c 	andeq	r1, r0, ip, ror #18
 a80:	00001974 	andeq	r1, r0, r4, ror r9
 a84:	00001978 	andeq	r1, r0, r8, ror r9
 a88:	00001980 	andeq	r1, r0, r0, lsl #19
 a8c:	00001984 	andeq	r1, r0, r4, lsl #19
 a90:	0000198c 	andeq	r1, r0, ip, lsl #19
 a94:	00001990 	muleq	r0, r0, r9
 a98:	00001994 	muleq	r0, r4, r9
 a9c:	0000199c 	muleq	r0, ip, r9
	...
 aa8:	000019dc 	ldrdeq	r1, [r0], -ip
 aac:	000019e4 	andeq	r1, r0, r4, ror #19
 ab0:	000019fc 	strdeq	r1, [r0], -ip
 ab4:	00001a04 	andeq	r1, r0, r4, lsl #20
 ab8:	00001a10 	andeq	r1, r0, r0, lsl sl
 abc:	00001a8c 	andeq	r1, r0, ip, lsl #21
 ac0:	00001a94 	muleq	r0, r4, sl
 ac4:	00001be8 	andeq	r1, r0, r8, ror #23
	...
 ad0:	000019dc 	ldrdeq	r1, [r0], -ip
 ad4:	000019e4 	andeq	r1, r0, r4, ror #19
 ad8:	00001a00 	andeq	r1, r0, r0, lsl #20
 adc:	00001a04 	andeq	r1, r0, r4, lsl #20
 ae0:	00001a94 	muleq	r0, r4, sl
 ae4:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
 af0:	00001b60 	andeq	r1, r0, r0, ror #22
 af4:	00001b64 	andeq	r1, r0, r4, ror #22
 af8:	00001b70 	andeq	r1, r0, r0, ror fp
 afc:	00001b74 	andeq	r1, r0, r4, ror fp
 b00:	00001b7c 	andeq	r1, r0, ip, ror fp
 b04:	00001b90 	muleq	r0, r0, fp
	...
 b14:	00000004 	andeq	r0, r0, r4
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	00000014 	andeq	r0, r0, r4, lsl r0
 b20:	00000020 	andeq	r0, r0, r0, lsr #32
 b24:	00000024 	andeq	r0, r0, r4, lsr #32
 b28:	00000028 	andeq	r0, r0, r8, lsr #32
 b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
 b30:	00000030 	andeq	r0, r0, r0, lsr r0
 b34:	00000034 	andeq	r0, r0, r4, lsr r0
 b38:	00000038 	andeq	r0, r0, r8, lsr r0
 b3c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 b48:	000000a8 	andeq	r0, r0, r8, lsr #1
 b4c:	000000b4 	strheq	r0, [r0], -r4
 b50:	000000b8 	strheq	r0, [r0], -r8
 b54:	000000e4 	andeq	r0, r0, r4, ror #1
 b58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 b5c:	000000f8 	strdeq	r0, [r0], -r8
	...
 b68:	000000e4 	andeq	r0, r0, r4, ror #1
 b6c:	000000e8 	andeq	r0, r0, r8, ror #1
 b70:	0000010c 	andeq	r0, r0, ip, lsl #2
 b74:	00000158 	andeq	r0, r0, r8, asr r1
 b78:	0000015c 	andeq	r0, r0, ip, asr r1
 b7c:	00000160 	andeq	r0, r0, r0, ror #2
 b80:	00000178 	andeq	r0, r0, r8, ror r1
 b84:	00000180 	andeq	r0, r0, r0, lsl #3
	...
 b90:	00000158 	andeq	r0, r0, r8, asr r1
 b94:	0000015c 	andeq	r0, r0, ip, asr r1
 b98:	00000160 	andeq	r0, r0, r0, ror #2
 b9c:	00000178 	andeq	r0, r0, r8, ror r1
 ba0:	00000180 	andeq	r0, r0, r0, lsl #3
 ba4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 bb0:	00000160 	andeq	r0, r0, r0, ror #2
 bb4:	0000016c 	andeq	r0, r0, ip, ror #2
 bb8:	00000170 	andeq	r0, r0, r0, ror r1
 bbc:	00000174 	andeq	r0, r0, r4, ror r1
 bc0:	00000180 	andeq	r0, r0, r0, lsl #3
 bc4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 bd0:	000001dc 	ldrdeq	r0, [r0], -ip
 bd4:	0000022c 	andeq	r0, r0, ip, lsr #4
 bd8:	00000230 	andeq	r0, r0, r0, lsr r2
 bdc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 be8:	0000022c 	andeq	r0, r0, ip, lsr #4
 bec:	00000230 	andeq	r0, r0, r0, lsr r2
 bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
 bf4:	00000284 	andeq	r0, r0, r4, lsl #5
 bf8:	00000288 	andeq	r0, r0, r8, lsl #5
 bfc:	00000298 	muleq	r0, r8, r2
	...
 c08:	00000284 	andeq	r0, r0, r4, lsl #5
 c0c:	00000288 	andeq	r0, r0, r8, lsl #5
 c10:	000002a0 	andeq	r0, r0, r0, lsr #5
 c14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c18:	000002f4 	strdeq	r0, [r0], -r4
 c1c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
 c28:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	000002f4 	strdeq	r0, [r0], -r4
 c30:	00000300 	andeq	r0, r0, r0, lsl #6
 c34:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
 c40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c44:	000002f4 	strdeq	r0, [r0], -r4
 c48:	00000300 	andeq	r0, r0, r0, lsl #6
 c4c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 c58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c5c:	000002f4 	strdeq	r0, [r0], -r4
 c60:	00000300 	andeq	r0, r0, r0, lsl #6
 c64:	0000033c 	andeq	r0, r0, ip, lsr r3
 c68:	00000340 	andeq	r0, r0, r0, asr #6
 c6c:	00000344 	andeq	r0, r0, r4, asr #6
 c70:	00000348 	andeq	r0, r0, r8, asr #6
 c74:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 c80:	0000057c 	andeq	r0, r0, ip, ror r5
 c84:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c88:	000005d4 	ldrdeq	r0, [r0], -r4
 c8c:	000005d8 	ldrdeq	r0, [r0], -r8
 c90:	000005dc 	ldrdeq	r0, [r0], -ip
 c94:	000005e0 	andeq	r0, r0, r0, ror #11
	...
 ca0:	00000794 	muleq	r0, r4, r7
 ca4:	000007e8 	andeq	r0, r0, r8, ror #15
 ca8:	000007ec 	andeq	r0, r0, ip, ror #15
 cac:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cb0:	000007f4 	strdeq	r0, [r0], -r4
 cb4:	000007f8 	strdeq	r0, [r0], -r8
	...
 cc0:	000009c0 	andeq	r0, r0, r0, asr #19
 cc4:	00000a14 	andeq	r0, r0, r4, lsl sl
 cc8:	00000a18 	andeq	r0, r0, r8, lsl sl
 ccc:	00000a1c 	andeq	r0, r0, ip, lsl sl
 cd0:	00000a20 	andeq	r0, r0, r0, lsr #20
 cd4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 ce0:	00000134 	andeq	r0, r0, r4, lsr r1
 ce4:	00000160 	andeq	r0, r0, r0, ror #2
 ce8:	00000174 	andeq	r0, r0, r4, ror r1
 cec:	00000190 	muleq	r0, r0, r1
	...
 cf8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 cfc:	00000204 	andeq	r0, r0, r4, lsl #4
 d00:	0000020c 	andeq	r0, r0, ip, lsl #4
 d04:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d10:	000001c8 	andeq	r0, r0, r8, asr #3
 d14:	000001f8 	strdeq	r0, [r0], -r8
 d18:	0000020c 	andeq	r0, r0, ip, lsl #4
 d1c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d28:	00000340 	andeq	r0, r0, r0, asr #6
 d2c:	00000344 	andeq	r0, r0, r4, asr #6
 d30:	00000350 	andeq	r0, r0, r0, asr r3
 d34:	00000354 	andeq	r0, r0, r4, asr r3
 d38:	00000358 	andeq	r0, r0, r8, asr r3
 d3c:	00000374 	andeq	r0, r0, r4, ror r3
	...
 d48:	00000354 	andeq	r0, r0, r4, asr r3
 d4c:	00000358 	andeq	r0, r0, r8, asr r3
 d50:	00000384 	andeq	r0, r0, r4, lsl #7
 d54:	00000388 	andeq	r0, r0, r8, lsl #7
 d58:	00000390 	muleq	r0, r0, r3
 d5c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
 d68:	00000440 	andeq	r0, r0, r0, asr #8
 d6c:	00000448 	andeq	r0, r0, r8, asr #8
 d70:	00000448 	andeq	r0, r0, r8, asr #8
 d74:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 d80:	00000444 	andeq	r0, r0, r4, asr #8
 d84:	00000448 	andeq	r0, r0, r8, asr #8
 d88:	0000044c 	andeq	r0, r0, ip, asr #8
 d8c:	00000450 	andeq	r0, r0, r0, asr r4
 d90:	00000454 	andeq	r0, r0, r4, asr r4
 d94:	00000470 	andeq	r0, r0, r0, ror r4
	...
 da0:	00000450 	andeq	r0, r0, r0, asr r4
 da4:	00000454 	andeq	r0, r0, r4, asr r4
 da8:	00000480 	andeq	r0, r0, r0, lsl #9
 dac:	00000484 	andeq	r0, r0, r4, lsl #9
 db0:	0000048c 	andeq	r0, r0, ip, lsl #9
 db4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
