

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:25:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.424 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.213 us|  0.213 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       14|       14|         7|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln54 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %for.inc.split"   --->   Operation 23 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 25 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln54 = add i4 %indvar_flatten_load, i4 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 26 'add' 'add_ln54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 27 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load_1 = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 28 'load' 'j_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 30 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load_1, i2 3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 31 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns)   --->   "%or_ln7 = or i1 %icmp_ln56, i1 %first_iter_0" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution5/directives.tcl:7]   --->   Operation 32 'or' 'or_ln7' <Predicate = (!icmp_ln54)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %or_ln7, void %for.inc.split, void %for.first.iter.for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 33 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %j_load, i2 1" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 35 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i2 1, i2 %add_ln56" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 36 'select' 'select_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln56 = store i4 %add_ln54, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 37 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %select_ln56, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 38 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 39 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 40 [1/1] (1.42ns)   --->   "%a_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %a"   --->   Operation 40 'read' 'a_read' <Predicate = (or_ln7)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln56 = store i24 %a_read, i24 %empty" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = (or_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.split" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 42 'br' 'br_ln56' <Predicate = (or_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty"   --->   Operation 43 'load' 'p_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_9 = trunc i24 %p_load"   --->   Operation 44 'trunc' 'empty_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_load, i32 8, i32 15"   --->   Operation 45 'partselect' 'tmp5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_load, i32 16, i32 23"   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_s" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'read' 'b_read' <Predicate = (!icmp_ln54)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %b_read" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %empty_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 54 'sext' 'sext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %trunc_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 56 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 56 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 57 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %tmp5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 59 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 60 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.55ns)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 63 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 65 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 71 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution5/directives.tcl:8]   --->   Operation 67 'specpipeline' 'specpipeline_ln8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 68 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (1.42ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'write' 'write_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 3.6ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', Design_Optimization/lab1/matrixmul.cpp:56) on local variable 'j' [35]  (0 ns)
	'add' operation ('add_ln56', Design_Optimization/lab1/matrixmul.cpp:56) [58]  (0.436 ns)
	'select' operation ('select_ln56', Design_Optimization/lab1/matrixmul.cpp:56) [59]  (0.278 ns)
	'store' operation ('store_ln56', Design_Optimization/lab1/matrixmul.cpp:56) of variable 'select_ln56', Design_Optimization/lab1/matrixmul.cpp:56 on local variable 'j' [61]  (0.387 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	fifo read operation ('a_read') on port 'a' [31]  (1.43 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	fifo read operation ('b_read', Design_Optimization/lab1/matrixmul.cpp:60) on port 'b' (Design_Optimization/lab1/matrixmul.cpp:60) [45]  (1.43 ns)
	'mul' operation of DSP[55] ('mul_ln60_2', Design_Optimization/lab1/matrixmul.cpp:60) [54]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln60', Design_Optimization/lab1/matrixmul.cpp:60) [48]  (0.996 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', Design_Optimization/lab1/matrixmul.cpp:60) [51]  (1.55 ns)
	'add' operation of DSP[55] ('add_ln60', Design_Optimization/lab1/matrixmul.cpp:60) [55]  (0.645 ns)

 <State 6>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[55] ('add_ln60', Design_Optimization/lab1/matrixmul.cpp:60) [55]  (0.645 ns)
	'add' operation of DSP[56] ('add_ln60_1', Design_Optimization/lab1/matrixmul.cpp:60) [56]  (0.645 ns)

 <State 7>: 2.07ns
The critical path consists of the following:
	'add' operation of DSP[56] ('add_ln60_1', Design_Optimization/lab1/matrixmul.cpp:60) [56]  (0.645 ns)
	fifo write operation ('write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) on port 'res' (Design_Optimization/lab1/matrixmul.cpp:60) [57]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
