<def f='tvm/include/tvm/tir/stmt.h' l='1552' type='const char *const'/>
<doc f='tvm/include/tvm/tir/stmt.h' l='1551'>/*! \brief Mark the local stage for the shared memory access should be added. */</doc>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='324' u='r' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode19AddSoftwarePipelineENS0_15TensorCoreStateE'/>
<use f='tvm/src/tir/transforms/manifest_shared_memory_local_stage.cc' l='186' u='r' c='_ZN3tvm3tir30SharedMemoryLocalStageInserter10VisitStmt_EPKNS0_9BlockNodeE'/>
<use f='tvm/src/tir/transforms/manifest_shared_memory_local_stage.cc' l='195' u='r' c='_ZN3tvm3tir30SharedMemoryLocalStageInserter10VisitStmt_EPKNS0_9BlockNodeE'/>
