const zag = @import("zag");

const apic = zag.arch.x64.apic;
const cpu = zag.arch.x64.cpu;
const device_region = zag.devices.device_region;
const exceptions = zag.arch.x64.exceptions;
const fpu = zag.sched.fpu;
const futex = zag.sched.futex;
const gdt = zag.arch.x64.gdt;
const idt = zag.arch.x64.idt;
const interrupts = zag.arch.x64.interrupts;
const kprof_dump = zag.kprof.dump;
const paging_mod = zag.arch.x64.paging;
const port = zag.sched.port;
const sched = zag.sched.scheduler;
const serial = zag.arch.x64.serial;
const time = zag.arch.dispatch.time;
const timer_wheel = zag.sched.timer;

const ExecutionContext = zag.sched.execution_context.ExecutionContext;
const GateType = zag.arch.x64.idt.GateType;
const PrivilegeLevel = zag.arch.x64.cpu.PrivilegeLevel;
const SpinLock = zag.utils.sync.SpinLock;

/// 16 IRQ lines (vectors 32-47) — legacy ISA IRQs remapped above the 32 exception
/// vectors reserved by the architecture.
/// Intel SDM Vol 3A, §7.2 "Exception and Interrupt Vectors", Table 7-1 — vectors
/// 0-31 are reserved for exceptions; external device interrupts start at vector 32.
const num_irq_entries = 16;

var spurious_interrupts: u64 = 0;

/// I/O APIC MMIO base virtual address. Set during ACPI parsing.
var ioapic_base: u64 = 0;
var ioapic_lock: SpinLock = .{ .class = "irq.ioapic_lock" };

/// Sets up IDT gates for hardware IRQs, the spurious interrupt vector, the TLB
/// shootdown IPI vector, and the scheduler timer vector.
pub fn init() void {
    const offset = exceptions.NUM_ISR_ENTRIES;
    for (offset..offset + num_irq_entries) |i| {
        idt.openInterruptGate(
            @intCast(i),
            interrupts.stubs[i],
            gdt.KERNEL_CODE_OFFSET,
            PrivilegeLevel.ring_0,
            GateType.interrupt_gate,
        );
    }

    // Intel SDM Vol 3A, §13.9 "Spurious Interrupt" — the spurious-interrupt vector
    // register (SVR) at FEE0_00F0H specifies the vector delivered when the APIC
    // generates a spurious interrupt. Default after reset is 0xFF. The handler must
    // NOT send an EOI (spurious delivery does not set ISR).
    const spurious_int_vec = @intFromEnum(interrupts.IntVecs.spurious);
    idt.openInterruptGate(
        @intCast(spurious_int_vec),
        interrupts.stubs[spurious_int_vec],
        gdt.KERNEL_CODE_OFFSET,
        PrivilegeLevel.ring_0,
        GateType.interrupt_gate,
    );
    interrupts.registerVector(
        spurious_int_vec,
        spuriousHandler,
        .external,
    );

    const tlb_vec = @intFromEnum(interrupts.IntVecs.tlb_shootdown);
    idt.openInterruptGate(
        tlb_vec,
        interrupts.stubs[tlb_vec],
        gdt.KERNEL_CODE_OFFSET,
        PrivilegeLevel.ring_0,
        GateType.interrupt_gate,
    );
    interrupts.registerVector(
        tlb_vec,
        paging_mod.tlbShootdownHandler,
        .external,
    );

    const kprof_vec = @intFromEnum(interrupts.IntVecs.kprof_dump);
    idt.openInterruptGate(
        kprof_vec,
        interrupts.stubs[kprof_vec],
        gdt.KERNEL_CODE_OFFSET,
        PrivilegeLevel.ring_0,
        GateType.interrupt_gate,
    );
    interrupts.registerVector(
        kprof_vec,
        kprofDumpHandler,
        .external,
    );

    // Lazy-FPU cross-core flush IPI vector. Sent by `cpu.fpuFlushIpi`
    // when the scheduler migrates an EC whose FP regs still live on
    // a remote core's hardware. Receiver runs `fpuFlushIpiHandler` to
    // FXSAVE the requested EC's state from this core's regs into
    // the EC's `fpu_state` buffer, then acks the mailbox.
    const fpu_flush_vec = @intFromEnum(interrupts.IntVecs.fpu_flush);
    idt.openInterruptGate(
        fpu_flush_vec,
        interrupts.stubs[fpu_flush_vec],
        gdt.KERNEL_CODE_OFFSET,
        PrivilegeLevel.ring_0,
        GateType.interrupt_gate,
    );
    interrupts.registerVector(
        fpu_flush_vec,
        fpuFlushIpiHandler,
        .external,
    );

    const sched_int_vec = @intFromEnum(interrupts.IntVecs.sched);
    idt.openInterruptGate(
        @intCast(sched_int_vec),
        interrupts.stubs[sched_int_vec],
        gdt.KERNEL_CODE_OFFSET,
        PrivilegeLevel.ring_0,
        GateType.interrupt_gate,
    );
    interrupts.registerVector(
        sched_int_vec,
        schedTimerHandler,
        .external,
    );

    // Register device IRQ handlers for vectors 32-47 (ISA IRQ lines 0-15).
    // Intel SDM Vol 3A, §7.2 — vectors 32+ are available for external interrupts.
    for (offset..offset + num_irq_entries) |i| {
        interrupts.registerVector(
            @intCast(i),
            deviceIrqHandler,
            .external,
        );
    }

    // SYSCALL/SYSRET replaces the old INT 0x80 path. The SYSCALL entry
    // point is set via MSR_LSTAR in cpu.initSyscall(); no IDT gate needed.
    // Intel SDM Vol 3A, §8.5.4 "SYSCALL and SYSENTER" — SYSCALL transfers
    // control without the IDT, using IA32_LSTAR for the entry point RIP.
}

/// Device IRQ handler — called for vectors 32-47 (ISA IRQ lines 0-15).
/// Resolves the firing vector to its bound device_region and delegates
/// to the generic `device_region.onIrq` path which masks the line, bumps
/// every domain-local copy of `field1.irq_count`, and futex-wakes
/// waiters per Spec §[device_irq].
fn deviceIrqHandler(ctx: *cpu.Context) void {
    // The vector number is embedded in the Context by the interrupt stub.
    // The IRQ source identifier the device_region table is keyed on is
    // the LAPIC vector itself.
    const vector: u8 = @truncate(ctx.int_num);
    const dr = device_region.findDeviceByIrqSource(vector) orelse return;
    device_region.onIrq(dr);
}

/// Intel SDM Vol 3A, §13.9 — spurious interrupt handler must return without EOI
/// because the APIC does not set the ISR bit for spurious deliveries.
fn spuriousHandler(ctx: *cpu.Context) void {
    _ = ctx;
    spurious_interrupts += 1;
}

/// Kprof-dump IPI handler: park this CPU inside kprof.dump so the
/// dumping core can quiesce every other CPU before serial-dumping.
/// Never returns — parkForDump halts after dump_done is observed.
fn kprofDumpHandler(_: *cpu.Context) void {
    kprof_dump.parkForDump();
}

/// IPI handler for the lazy-FPU cross-core flush. Reads the requested
/// EC from this core's mailbox, calls into the generic FPU module
/// (which checks if this core is still the owner and FXSAVEs if so),
/// then acks the mailbox so the requester unblocks.
fn fpuFlushIpiHandler(_: *cpu.Context) void {
    const core_id: u8 = @truncate(apic.coreID());
    const slot = &cpu.fpu_flush_mailbox[core_id];
    const opaque_ptr = @atomicLoad(?*anyopaque, &slot.requested_thread, .acquire) orelse {
        slot.ackDone();
        return;
    };
    const ec: *ExecutionContext = @ptrCast(@alignCast(opaque_ptr));
    fpu.flushIpiHandler(ec);
    slot.ackDone();
}

/// LAPIC-timer preemption tick. The scheduler reads the current EC and
/// per-core state from `core_states[apic.coreID()]` directly, so the
/// vector handler just delegates.
///
/// Both LAPIC one-shot and TSC-deadline mode disarm themselves on
/// fire (Intel SDM Vol 3A §13.5.4 / §13.5.4.1), so the handler must
/// re-arm before yielding to keep round-robin alive. The same vector
/// is also used by `apic.sendSchedulerIpi` for cross-core / self
/// preempt IPIs (`enqueueOnCore`, `yield`), which is harmless: each
/// invocation just resets the next tick to `TIMESLICE_NS` from now.
var _dbg_tick_count: u64 = 0;
fn schedTimerHandler(ctx: *cpu.Context) void {
    _ = ctx;
    const n = @atomicRmw(u64, &_dbg_tick_count, .Add, 1, .monotonic);
    if (n < 5 or n % 100 == 0) serial.print("[tick {}]\n", .{n});
    time.getPreemptionTimer().armInterruptTimer(sched.TIMESLICE_NS);
    // Drive any deadline-based wakeups for recv-with-timeout and
    // futex_wait_val/futex_wait_change. No-op when nothing has expired.
    port.expireTimedRecvWaiters();
    futex.expireTimedWaiters();
    // Drain the per-core timer-object wheel — fires onFire for every
    // entry whose deadline_ns <= now and re-arms the LAPIC against
    // whatever entry sits at the heap top after draining (no-op when
    // empty). Spec §[timer].
    timer_wheel.wheelExpireDue();
    sched.preempt();
}

/// Mask an IRQ line by setting bit 16 (interrupt mask) of the low dword of
/// the I/O APIC redirection table entry for the given IRQ.
/// 82093AA I/O APIC Datasheet, §3.2.4 "I/O Redirection Table Registers" —
/// bit 16 of the low dword is the Interrupt Mask bit; 1 = masked.
/// Redirection table entry n occupies registers 0x10+2n (low) and 0x11+2n (high).
pub fn maskIrq(irq_line: u8) void {
    if (ioapic_base == 0) return;
    const reg = @as(u32, 0x10) + @as(u32, irq_line) * 2;
    const irq_state = ioapic_lock.lockIrqSave(@src());
    const val = ioapicRead(reg);
    ioapicWrite(reg, val | (1 << 16));
    ioapic_lock.unlockIrqRestore(irq_state);
}

/// Unmask an IRQ line by clearing bit 16 (interrupt mask) of the low dword of
/// the I/O APIC redirection table entry for the given IRQ.
/// 82093AA I/O APIC Datasheet, §3.2.4 "I/O Redirection Table Registers" —
/// bit 16 of the low dword is the Interrupt Mask bit; 0 = unmasked.
pub fn unmaskIrq(irq_line: u8) void {
    if (ioapic_base == 0) return;
    const reg = @as(u32, 0x10) + @as(u32, irq_line) * 2;
    const irq_state = ioapic_lock.lockIrqSave(@src());
    const val = ioapicRead(reg);
    ioapicWrite(reg, val & ~@as(u32, 1 << 16));
    ioapic_lock.unlockIrqRestore(irq_state);
}

/// Read a 32-bit register from the I/O APIC via the indirect MMIO interface.
/// 82093AA I/O APIC Datasheet, §3.1 "I/O APIC Registers" — IOREGSEL at
/// base+0x00 selects the register index; IOWIN at base+0x10 is the data window.
fn ioapicRead(reg: u32) u32 {
    const sel: *volatile u32 = @ptrFromInt(ioapic_base);
    const win: *const volatile u32 = @ptrFromInt(ioapic_base + 0x10);
    sel.* = reg;
    return win.*;
}

/// Write a 32-bit register to the I/O APIC via the indirect MMIO interface.
/// 82093AA I/O APIC Datasheet, §3.1 "I/O APIC Registers" — IOREGSEL at
/// base+0x00 selects the register index; IOWIN at base+0x10 is the data window.
fn ioapicWrite(reg: u32, val: u32) void {
    const sel: *volatile u32 = @ptrFromInt(ioapic_base);
    const win: *volatile u32 = @ptrFromInt(ioapic_base + 0x10);
    sel.* = reg;
    win.* = val;
}
