initSidebarItems({"fn":[["__msa_add_a_b","Vector Add Absolute Values."],["__msa_add_a_d","Vector Add Absolute Values"],["__msa_add_a_h","Vector Add Absolute Values"],["__msa_add_a_w","Vector Add Absolute Values"],["__msa_adds_a_b","Signed Saturated Vector Saturated Add of Absolute Values"],["__msa_adds_a_d","Vector Saturated Add of Absolute Values"],["__msa_adds_a_h","Vector Saturated Add of Absolute Values"],["__msa_adds_a_w","Vector Saturated Add of Absolute Values"],["__msa_adds_s_b","Vector Signed Saturated Add of Signed Values"],["__msa_adds_s_d","Vector Signed Saturated Add of Signed Values"],["__msa_adds_s_h","Vector Signed Saturated Add of Signed Values"],["__msa_adds_s_w","Vector Signed Saturated Add of Signed Values"],["__msa_adds_u_b","Vector Unsigned Saturated Add of Unsigned Values"],["__msa_adds_u_d","Vector Unsigned Saturated Add of Unsigned Values"],["__msa_adds_u_h","Vector Unsigned Saturated Add of Unsigned Values"],["__msa_adds_u_w","Vector Unsigned Saturated Add of Unsigned Values"],["__msa_addv_b","Vector Add"],["__msa_addv_d","Vector Add"],["__msa_addv_h","Vector Add"],["__msa_addv_w","Vector Add"],["__msa_addvi_b","Immediate Add"],["__msa_addvi_d","Immediate Add"],["__msa_addvi_h","Immediate Add"],["__msa_addvi_w","Immediate Add"],["__msa_and_v","Vector Logical And"],["__msa_andi_b","Immediate Logical And"],["__msa_asub_s_b","Vector Absolute Values of Signed Subtract"],["__msa_asub_s_d","Vector Absolute Values of Signed Subtract"],["__msa_asub_s_h","Vector Absolute Values of Signed Subtract"],["__msa_asub_s_w","Vector Absolute Values of Signed Subtract"],["__msa_asub_u_b","Vector Absolute Values of Unsigned Subtract"],["__msa_asub_u_d","Vector Absolute Values of Unsigned Subtract"],["__msa_asub_u_h","Vector Absolute Values of Unsigned Subtract"],["__msa_asub_u_w","Vector Absolute Values of Unsigned Subtract"],["__msa_ave_s_b","Vector Signed Average"],["__msa_ave_s_d","Vector Signed Average"],["__msa_ave_s_h","Vector Signed Average"],["__msa_ave_s_w","Vector Signed Average"],["__msa_ave_u_b","Vector Unsigned Average"],["__msa_ave_u_d","Vector Unsigned Average"],["__msa_ave_u_h","Vector Unsigned Average"],["__msa_ave_u_w","Vector Unsigned Average"],["__msa_aver_s_b","Vector Signed Average Rounded"],["__msa_aver_s_d","Vector Signed Average Rounded"],["__msa_aver_s_h","Vector Signed Average Rounded"],["__msa_aver_s_w","Vector Signed Average Rounded"],["__msa_aver_u_b","Vector Unsigned Average Rounded"],["__msa_aver_u_d","Vector Unsigned Average Rounded"],["__msa_aver_u_h","Vector Unsigned Average Rounded"],["__msa_aver_u_w","Vector Unsigned Average Rounded"],["__msa_bclr_b","Vector Bit Clear"],["__msa_bclr_d","Vector Bit Clear"],["__msa_bclr_h","Vector Bit Clear"],["__msa_bclr_w","Vector Bit Clear"],["__msa_bclri_b","Immediate Bit Clear"],["__msa_bclri_d","Immediate Bit Clear"],["__msa_bclri_h","Immediate Bit Clear"],["__msa_bclri_w","Immediate Bit Clear"],["__msa_binsl_b","Vector Bit Insert Left"],["__msa_binsl_d","Vector Bit Insert Left"],["__msa_binsl_h","Vector Bit Insert Left"],["__msa_binsl_w","Vector Bit Insert Left"],["__msa_binsli_b","Immediate Bit Insert Left"],["__msa_binsli_d","Immediate Bit Insert Left"],["__msa_binsli_h","Immediate Bit Insert Left"],["__msa_binsli_w","Immediate Bit Insert Left"],["__msa_binsr_b","Vector Bit Insert Right"],["__msa_binsr_d","Vector Bit Insert Right"],["__msa_binsr_h","Vector Bit Insert Right"],["__msa_binsr_w","Vector Bit Insert Right"],["__msa_binsri_b","Immediate Bit Insert Right"],["__msa_binsri_d","Immediate Bit Insert Right"],["__msa_binsri_h","Immediate Bit Insert Right"],["__msa_binsri_w","Immediate Bit Insert Right"],["__msa_bmnz_v","Vector Bit Move If Not Zero"],["__msa_bmnzi_b","Immediate Bit Move If Not Zero"],["__msa_bmz_v","Vector Bit Move If Zero"],["__msa_bmzi_b","Immediate Bit Move If Zero"],["__msa_bneg_b","Vector Bit Negate"],["__msa_bneg_d","Vector Bit Negate"],["__msa_bneg_h","Vector Bit Negate"],["__msa_bneg_w","Vector Bit Negate"],["__msa_bnegi_b","Immediate Bit Negate"],["__msa_bnegi_d","Immediate Bit Negate"],["__msa_bnegi_h","Immediate Bit Negate"],["__msa_bnegi_w","Immediate Bit Negate"],["__msa_bnz_b","Immediate Branch If All Elements Are Not Zero"],["__msa_bnz_d","Immediate Branch If All Elements Are Not Zero"],["__msa_bnz_h","Immediate Branch If All Elements Are Not Zero"],["__msa_bnz_v","Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero)"],["__msa_bnz_w","Immediate Branch If All Elements Are Not Zero"],["__msa_bsel_v","Vector Bit Select"],["__msa_bseli_b","Immediate Bit Select"],["__msa_bset_b","Vector Bit Set"],["__msa_bset_d","Vector Bit Set"],["__msa_bset_h","Vector Bit Set"],["__msa_bset_w","Vector Bit Set"],["__msa_bseti_b","Immediate Bit Set"],["__msa_bseti_d","Immediate Bit Set"],["__msa_bseti_h","Immediate Bit Set"],["__msa_bseti_w","Immediate Bit Set"],["__msa_bz_b","Immediate Branch If At Least One Element Is Zero"],["__msa_bz_d","Immediate Branch If At Least One Element Is Zero"],["__msa_bz_h","Immediate Branch If At Least One Element Is Zero"],["__msa_bz_v","Immediate Branch If Zero (All Elements of Any Format Are Zero)"],["__msa_bz_w","Immediate Branch If At Least One Element Is Zero"],["__msa_ceq_b","Vector Compare Equal"],["__msa_ceq_d","Vector Compare Equal"],["__msa_ceq_h","Vector Compare Equal"],["__msa_ceq_w","Vector Compare Equal"],["__msa_ceqi_b","Immediate Compare Equal"],["__msa_ceqi_d","Immediate Compare Equal"],["__msa_ceqi_h","Immediate Compare Equal"],["__msa_ceqi_w","Immediate Compare Equal"],["__msa_cfcmsa","GPR Copy from MSA Control Register"],["__msa_cle_s_b","Vector Compare Signed Less Than or Equal"],["__msa_cle_s_d","Vector Compare Signed Less Than or Equal"],["__msa_cle_s_h","Vector Compare Signed Less Than or Equal"],["__msa_cle_s_w","Vector Compare Signed Less Than or Equal"],["__msa_cle_u_b","Vector Compare Unsigned Less Than or Equal"],["__msa_cle_u_d","Vector Compare Unsigned Less Than or Equal"],["__msa_cle_u_h","Vector Compare Unsigned Less Than or Equal"],["__msa_cle_u_w","Vector Compare Unsigned Less Than or Equal"],["__msa_clei_s_b","Immediate Compare Signed Less Than or Equal"],["__msa_clei_s_d","Immediate Compare Signed Less Than or Equal"],["__msa_clei_s_h","Immediate Compare Signed Less Than or Equal"],["__msa_clei_s_w","Immediate Compare Signed Less Than or Equal"],["__msa_clei_u_b","Immediate Compare Unsigned Less Than or Equal"],["__msa_clei_u_d","Immediate Compare Unsigned Less Than or Equal"],["__msa_clei_u_h","Immediate Compare Unsigned Less Than or Equal"],["__msa_clei_u_w","Immediate Compare Unsigned Less Than or Equal"],["__msa_clt_s_b","Vector Compare Signed Less Than"],["__msa_clt_s_d","Vector Compare Signed Less Than"],["__msa_clt_s_h","Vector Compare Signed Less Than"],["__msa_clt_s_w","Vector Compare Signed Less Than"],["__msa_clt_u_b","Vector Compare Unsigned Less Than"],["__msa_clt_u_d","Vector Compare Unsigned Less Than"],["__msa_clt_u_h","Vector Compare Unsigned Less Than"],["__msa_clt_u_w","Vector Compare Unsigned Less Than"],["__msa_clti_s_b","Immediate Compare Signed Less Than"],["__msa_clti_s_d","Immediate Compare Signed Less Than"],["__msa_clti_s_h","Immediate Compare Signed Less Than"],["__msa_clti_s_w","Immediate Compare Signed Less Than"],["__msa_clti_u_b","Immediate Compare Unsigned Less Than"],["__msa_clti_u_d","Immediate Compare Unsigned Less Than"],["__msa_clti_u_h","Immediate Compare Unsigned Less Than"],["__msa_clti_u_w","Immediate Compare Unsigned Less Than"],["__msa_copy_s_b","Element Copy to GPR Signed"],["__msa_copy_s_d","Element Copy to GPR Signed"],["__msa_copy_s_h","Element Copy to GPR Signed"],["__msa_copy_s_w","Element Copy to GPR Signed"],["__msa_copy_u_b","Element Copy to GPR Unsigned"],["__msa_copy_u_d","Element Copy to GPR Unsigned"],["__msa_copy_u_h","Element Copy to GPR Unsigned"],["__msa_copy_u_w","Element Copy to GPR Unsigned"],["__msa_ctcmsa","GPR Copy to MSA Control Register"],["__msa_div_s_b","Vector Signed Divide"],["__msa_div_s_d","Vector Signed Divide"],["__msa_div_s_h","Vector Signed Divide"],["__msa_div_s_w","Vector Signed Divide"],["__msa_div_u_b","Vector Unsigned Divide"],["__msa_div_u_d","Vector Unsigned Divide"],["__msa_div_u_h","Vector Unsigned Divide"],["__msa_div_u_w","Vector Unsigned Divide"],["__msa_dotp_s_d","Vector Signed Dot Product"],["__msa_dotp_s_h","Vector Signed Dot Product"],["__msa_dotp_s_w","Vector Signed Dot Product"],["__msa_dotp_u_d","Vector Unsigned Dot Product"],["__msa_dotp_u_h","Vector Unsigned Dot Product"],["__msa_dotp_u_w","Vector Unsigned Dot Product"],["__msa_dpadd_s_d","Vector Signed Dot Product and Add"],["__msa_dpadd_s_h","Vector Signed Dot Product and Add"],["__msa_dpadd_s_w","Vector Signed Dot Product and Add"],["__msa_dpadd_u_d","Vector Unsigned Dot Product and Add"],["__msa_dpadd_u_h","Vector Unsigned Dot Product and Add"],["__msa_dpadd_u_w","Vector Unsigned Dot Product and Add"],["__msa_dpsub_s_d","Vector Signed Dot Product and Add"],["__msa_dpsub_s_h","Vector Signed Dot Product and Add"],["__msa_dpsub_s_w","Vector Signed Dot Product and Add"],["__msa_dpsub_u_d","Vector Unsigned Dot Product and Add"],["__msa_dpsub_u_h","Vector Unsigned Dot Product and Add"],["__msa_dpsub_u_w","Vector Unsigned Dot Product and Add"],["__msa_fadd_d","Vector Floating-Point Addition"],["__msa_fadd_w","Vector Floating-Point Addition"],["__msa_fcaf_d","Vector Floating-Point Quiet Compare Always False"],["__msa_fcaf_w","Vector Floating-Point Quiet Compare Always False"],["__msa_fceq_d","Vector Floating-Point Quiet Compare Equal"],["__msa_fceq_w","Vector Floating-Point Quiet Compare Equal"],["__msa_fclass_d","Vector Floating-Point Class Mask"],["__msa_fclass_w","Vector Floating-Point Class Mask"],["__msa_fcle_d","Vector Floating-Point Quiet Compare Less or Equal"],["__msa_fcle_w","Vector Floating-Point Quiet Compare Less or Equal"],["__msa_fclt_d","Vector Floating-Point Quiet Compare Less Than"],["__msa_fclt_w","Vector Floating-Point Quiet Compare Less Than"],["__msa_fcne_d","Vector Floating-Point Quiet Compare Not Equal"],["__msa_fcne_w","Vector Floating-Point Quiet Compare Not Equal"],["__msa_fcor_d","Vector Floating-Point Quiet Compare Ordered"],["__msa_fcor_w","Vector Floating-Point Quiet Compare Ordered"],["__msa_fcueq_d","Vector Floating-Point Quiet Compare Unordered or Equal"],["__msa_fcueq_w","Vector Floating-Point Quiet Compare Unordered or Equal"],["__msa_fcule_d","Vector Floating-Point Quiet Compare Unordered or Less or Equal"],["__msa_fcule_w","Vector Floating-Point Quiet Compare Unordered or Less or Equal"],["__msa_fcult_d","Vector Floating-Point Quiet Compare Unordered or Less Than"],["__msa_fcult_w","Vector Floating-Point Quiet Compare Unordered or Less Than"],["__msa_fcun_d","Vector Floating-Point Quiet Compare Unordered"],["__msa_fcun_w","Vector Floating-Point Quiet Compare Unordered"],["__msa_fcune_d","Vector Floating-Point Quiet Compare Unordered or Not Equal"],["__msa_fcune_w","Vector Floating-Point Quiet Compare Unordered or Not Equal"],["__msa_fdiv_d","Vector Floating-Point Division"],["__msa_fdiv_w","Vector Floating-Point Division"],["__msa_fexdo_w","Vector Floating-Point Down-Convert Interchange Format"],["__msa_fexp2_d","Vector Floating-Point Down-Convert Interchange Format"],["__msa_fexp2_w","Vector Floating-Point Down-Convert Interchange Format"],["__msa_fexupl_d","Vector Floating-Point Up-Convert Interchange Format Left"],["__msa_fexupr_d","Vector Floating-Point Up-Convert Interchange Format Left"],["__msa_ffint_s_d","Vector Floating-Point Round and Convert from Signed Integer"],["__msa_ffint_s_w","Vector Floating-Point Round and Convert from Signed Integer"],["__msa_ffint_u_d","Vector Floating-Point Round and Convert from Unsigned Integer"],["__msa_ffint_u_w","Vector Floating-Point Round and Convert from Unsigned Integer"],["__msa_ffql_d","Vector Floating-Point Convert from Fixed-Point Left"],["__msa_ffql_w","Vector Floating-Point Convert from Fixed-Point Left"],["__msa_ffqr_d","Vector Floating-Point Convert from Fixed-Point Left"],["__msa_ffqr_w","Vector Floating-Point Convert from Fixed-Point Left"],["__msa_fill_b","Vector Fill from GPR"],["__msa_fill_d","Vector Fill from GPR"],["__msa_fill_h","Vector Fill from GPR"],["__msa_fill_w","Vector Fill from GPR"],["__msa_flog2_d","Vector Floating-Point Base 2 Logarithm"],["__msa_flog2_w","Vector Floating-Point Base 2 Logarithm"],["__msa_fmadd_d","Vector Floating-Point Multiply-Add"],["__msa_fmadd_w","Vector Floating-Point Multiply-Add"],["__msa_fmax_a_d","Vector Floating-Point Maximum Based on Absolute Values"],["__msa_fmax_a_w","Vector Floating-Point Maximum Based on Absolute Values"],["__msa_fmax_d","Vector Floating-Point Maximum"],["__msa_fmax_w","Vector Floating-Point Maximum"],["__msa_fmin_a_d","Vector Floating-Point Minimum Based on Absolute Values"],["__msa_fmin_a_w","Vector Floating-Point Minimum Based on Absolute Values"],["__msa_fmin_d","Vector Floating-Point Minimum"],["__msa_fmin_w","Vector Floating-Point Minimum"],["__msa_fmsub_d","Vector Floating-Point Multiply-Sub"],["__msa_fmsub_w","Vector Floating-Point Multiply-Sub"],["__msa_fmul_d","Vector Floating-Point Multiplication"],["__msa_fmul_w","Vector Floating-Point Multiplication"],["__msa_frcp_d","Vector Approximate Floating-Point Reciprocal"],["__msa_frcp_w","Vector Approximate Floating-Point Reciprocal"],["__msa_frint_d","Vector Floating-Point Round to Integer"],["__msa_frint_w","Vector Floating-Point Round to Integer"],["__msa_frsqrt_d","Vector Approximate Floating-Point Reciprocal of Square Root"],["__msa_frsqrt_w","Vector Approximate Floating-Point Reciprocal of Square Root"],["__msa_fsaf_d","Vector Floating-Point Signaling Compare Always False"],["__msa_fsaf_w","Vector Floating-Point Signaling Compare Always False"],["__msa_fseq_d","Vector Floating-Point Signaling Compare Equal"],["__msa_fseq_w","Vector Floating-Point Signaling Compare Equal"],["__msa_fsle_d","Vector Floating-Point Signaling Compare Less or Equal"],["__msa_fsle_w","Vector Floating-Point Signaling Compare Less or Equal"],["__msa_fslt_d","Vector Floating-Point Signaling Compare Less Than"],["__msa_fslt_w","Vector Floating-Point Signaling Compare Less Than"],["__msa_fsne_d","Vector Floating-Point Signaling Compare Not Equal"],["__msa_fsne_w","Vector Floating-Point Signaling Compare Not Equal"],["__msa_fsor_d","Vector Floating-Point Signaling Compare Ordered"],["__msa_fsor_w","Vector Floating-Point Signaling Compare Ordered"],["__msa_fsqrt_d","Vector Floating-Point Square Root"],["__msa_fsqrt_w","Vector Floating-Point Square Root"],["__msa_fsub_d","Vector Floating-Point Subtraction"],["__msa_fsub_w","Vector Floating-Point Subtraction"],["__msa_fsueq_d","Vector Floating-Point Signaling Compare Ordered"],["__msa_fsueq_w","Vector Floating-Point Signaling Compare Ordered"],["__msa_fsule_d","Vector Floating-Point Signaling Compare Unordered or Less or Equal"],["__msa_fsule_w","Vector Floating-Point Signaling Compare Unordered or Less or Equal"],["__msa_fsult_d","Vector Floating-Point Signaling Compare Unordered or Less Than"],["__msa_fsult_w","Vector Floating-Point Signaling Compare Unordered or Less Than"],["__msa_fsun_d","Vector Floating-Point Signaling Compare Unordered"],["__msa_fsun_w","Vector Floating-Point Signaling Compare Unordered"],["__msa_fsune_d","Vector Floating-Point Signaling Compare Unordered or Not Equal"],["__msa_fsune_w","Vector Floating-Point Signaling Compare Unordered or Not Equal"],["__msa_ftint_s_d","Vector Floating-Point Convert to Signed Integer"],["__msa_ftint_s_w","Vector Floating-Point Convert to Signed Integer"],["__msa_ftint_u_d","Vector Floating-Point Convert to Unsigned Integer"],["__msa_ftint_u_w","Vector Floating-Point Convert to Unsigned Integer"],["__msa_ftq_h","Vector Floating-Point Convert to Fixed-Point"],["__msa_ftq_w","Vector Floating-Point Convert to Fixed-Point"],["__msa_ftrunc_s_d","Vector Floating-Point Truncate and Convert to Signed Integer"],["__msa_ftrunc_s_w","Vector Floating-Point Truncate and Convert to Signed Integer"],["__msa_ftrunc_u_d","Vector Floating-Point Truncate and Convert to Unsigned Integer"],["__msa_ftrunc_u_w","Vector Floating-Point Truncate and Convert to Unsigned Integer"],["__msa_hadd_s_d","Vector Signed Horizontal Add"],["__msa_hadd_s_h","Vector Signed Horizontal Add"],["__msa_hadd_s_w","Vector Signed Horizontal Add"],["__msa_hadd_u_d","Vector Unsigned Horizontal Add"],["__msa_hadd_u_h","Vector Unsigned Horizontal Add"],["__msa_hadd_u_w","Vector Unsigned Horizontal Add"],["__msa_hsub_s_d","Vector Signed Horizontal Subtract"],["__msa_hsub_s_h","Vector Signed Horizontal Subtract"],["__msa_hsub_s_w","Vector Signed Horizontal Subtract"],["__msa_hsub_u_d","Vector Unsigned Horizontal Subtract"],["__msa_hsub_u_h","Vector Unsigned Horizontal Subtract"],["__msa_hsub_u_w","Vector Unsigned Horizontal Subtract"],["__msa_ilvev_b","Vector Interleave Even"],["__msa_ilvev_d","Vector Interleave Even"],["__msa_ilvev_h","Vector Interleave Even"],["__msa_ilvev_w","Vector Interleave Even"],["__msa_ilvl_b","Vector Interleave Left"],["__msa_ilvl_d","Vector Interleave Left"],["__msa_ilvl_h","Vector Interleave Left"],["__msa_ilvl_w","Vector Interleave Left"],["__msa_ilvod_b","Vector Interleave Odd"],["__msa_ilvod_d","Vector Interleave Odd"],["__msa_ilvod_h","Vector Interleave Odd"],["__msa_ilvod_w","Vector Interleave Odd"],["__msa_ilvr_b","Vector Interleave Right"],["__msa_ilvr_d","Vector Interleave Right"],["__msa_ilvr_h","Vector Interleave Right"],["__msa_ilvr_w","Vector Interleave Right"],["__msa_insert_b","GPR Insert Element"],["__msa_insert_d","GPR Insert Element"],["__msa_insert_h","GPR Insert Element"],["__msa_insert_w","GPR Insert Element"],["__msa_insve_b","Element Insert Element"],["__msa_insve_d","Element Insert Element"],["__msa_insve_h","Element Insert Element"],["__msa_insve_w","Element Insert Element"],["__msa_ld_b","Vector Load"],["__msa_ld_d","Vector Load"],["__msa_ld_h","Vector Load"],["__msa_ld_w","Vector Load"],["__msa_ldi_b","Immediate Load"],["__msa_ldi_d","Immediate Load"],["__msa_ldi_h","Immediate Load"],["__msa_ldi_w","Immediate Load"],["__msa_madd_q_h","Vector Fixed-Point Multiply and Add"],["__msa_madd_q_w","Vector Fixed-Point Multiply and Add"],["__msa_maddr_q_h","Vector Fixed-Point Multiply and Add Rounded"],["__msa_maddr_q_w","Vector Fixed-Point Multiply and Add Rounded"],["__msa_maddv_b","Vector Multiply and Add"],["__msa_maddv_d","Vector Multiply and Add"],["__msa_maddv_h","Vector Multiply and Add"],["__msa_maddv_w","Vector Multiply and Add"],["__msa_max_a_b","Vector Maximum Based on Absolute Values"],["__msa_max_a_d","Vector Maximum Based on Absolute Values"],["__msa_max_a_h","Vector Maximum Based on Absolute Values"],["__msa_max_a_w","Vector Maximum Based on Absolute Values"],["__msa_max_s_b","Vector Signed Maximum"],["__msa_max_s_d","Vector Signed Maximum"],["__msa_max_s_h","Vector Signed Maximum"],["__msa_max_s_w","Vector Signed Maximum"],["__msa_max_u_b","Vector Unsigned Maximum"],["__msa_max_u_d","Vector Unsigned Maximum"],["__msa_max_u_h","Vector Unsigned Maximum"],["__msa_max_u_w","Vector Unsigned Maximum"],["__msa_maxi_s_b","Immediate Signed Maximum"],["__msa_maxi_s_d","Immediate Signed Maximum"],["__msa_maxi_s_h","Immediate Signed Maximum"],["__msa_maxi_s_w","Immediate Signed Maximum"],["__msa_maxi_u_b","Immediate Unsigned Maximum"],["__msa_maxi_u_d","Immediate Unsigned Maximum"],["__msa_maxi_u_h","Immediate Unsigned Maximum"],["__msa_maxi_u_w","Immediate Unsigned Maximum"],["__msa_min_a_b","Vector Minimum Based on Absolute Value"],["__msa_min_a_d","Vector Minimum Based on Absolute Value"],["__msa_min_a_h","Vector Minimum Based on Absolute Value"],["__msa_min_a_w","Vector Minimum Based on Absolute Value"],["__msa_min_s_b","Vector Signed Minimum"],["__msa_min_s_d","Vector Signed Minimum"],["__msa_min_s_h","Vector Signed Minimum"],["__msa_min_s_w","Vector Signed Minimum"],["__msa_min_u_b","Vector Unsigned Minimum"],["__msa_min_u_d","Vector Unsigned Minimum"],["__msa_min_u_h","Vector Unsigned Minimum"],["__msa_min_u_w","Vector Unsigned Minimum"],["__msa_mini_s_b","Immediate Signed Minimum"],["__msa_mini_s_d","Immediate Signed Minimum"],["__msa_mini_s_h","Immediate Signed Minimum"],["__msa_mini_s_w","Immediate Signed Minimum"],["__msa_mini_u_b","Immediate Unsigned Minimum"],["__msa_mini_u_d","Immediate Unsigned Minimum"],["__msa_mini_u_h","Immediate Unsigned Minimum"],["__msa_mini_u_w","Immediate Unsigned Minimum"],["__msa_mod_s_b","Vector Signed Modulo"],["__msa_mod_s_d","Vector Signed Modulo"],["__msa_mod_s_h","Vector Signed Modulo"],["__msa_mod_s_w","Vector Signed Modulo"],["__msa_mod_u_b","Vector Unsigned Modulo"],["__msa_mod_u_d","Vector Unsigned Modulo"],["__msa_mod_u_h","Vector Unsigned Modulo"],["__msa_mod_u_w","Vector Unsigned Modulo"],["__msa_move_v","Vector Move"],["__msa_msub_q_h","Vector Fixed-Point Multiply and Subtract"],["__msa_msub_q_w","Vector Fixed-Point Multiply and Subtract"],["__msa_msubr_q_h","Vector Fixed-Point Multiply and Subtract Rounded"],["__msa_msubr_q_w","Vector Fixed-Point Multiply and Subtract Rounded"],["__msa_msubv_b","Vector Multiply and Subtract"],["__msa_msubv_d","Vector Multiply and Subtract"],["__msa_msubv_h","Vector Multiply and Subtract"],["__msa_msubv_w","Vector Multiply and Subtract"],["__msa_mul_q_h","Vector Fixed-Point Multiply"],["__msa_mul_q_w","Vector Fixed-Point Multiply"],["__msa_mulr_q_h","Vector Fixed-Point Multiply Rounded"],["__msa_mulr_q_w","Vector Fixed-Point Multiply Rounded"],["__msa_mulv_b","Vector Multiply"],["__msa_mulv_d","Vector Multiply"],["__msa_mulv_h","Vector Multiply"],["__msa_mulv_w","Vector Multiply"],["__msa_nloc_b","Vector Leading Ones Count"],["__msa_nloc_d","Vector Leading Ones Count"],["__msa_nloc_h","Vector Leading Ones Count"],["__msa_nloc_w","Vector Leading Ones Count"],["__msa_nlzc_b","Vector Leading Zeros Count"],["__msa_nlzc_d","Vector Leading Zeros Count"],["__msa_nlzc_h","Vector Leading Zeros Count"],["__msa_nlzc_w","Vector Leading Zeros Count"],["__msa_nor_v","Vector Logical Negated Or"],["__msa_nori_b","Immediate Logical Negated Or"],["__msa_or_v","Vector Logical Or"],["__msa_ori_b","Immediate Logical Or"],["__msa_pckev_b","Vector Pack Even"],["__msa_pckev_d","Vector Pack Even"],["__msa_pckev_h","Vector Pack Even"],["__msa_pckev_w","Vector Pack Even"],["__msa_pckod_b","Vector Pack Odd"],["__msa_pckod_d","Vector Pack Odd"],["__msa_pckod_h","Vector Pack Odd"],["__msa_pckod_w","Vector Pack Odd"],["__msa_pcnt_b","Vector Population Count"],["__msa_pcnt_d","Vector Population Count"],["__msa_pcnt_h","Vector Population Count"],["__msa_pcnt_w","Vector Population Count"],["__msa_sat_s_b","Immediate Signed Saturate"],["__msa_sat_s_d","Immediate Signed Saturate"],["__msa_sat_s_h","Immediate Signed Saturate"],["__msa_sat_s_w","Immediate Signed Saturate"],["__msa_sat_u_b","Immediate Unsigned Saturate"],["__msa_sat_u_d","Immediate Unsigned Saturate"],["__msa_sat_u_h","Immediate Unsigned Saturate"],["__msa_sat_u_w","Immediate Unsigned Saturate"],["__msa_shf_b","Immediate Set Shuffle Elements"],["__msa_shf_h","Immediate Set Shuffle Elements"],["__msa_shf_w","Immediate Set Shuffle Elements"],["__msa_sld_b","GPR Columns Slide"],["__msa_sld_d","GPR Columns Slide"],["__msa_sld_h","GPR Columns Slide"],["__msa_sld_w","GPR Columns Slide"],["__msa_sldi_b","Immediate Columns Slide"],["__msa_sldi_d","Immediate Columns Slide"],["__msa_sldi_h","Immediate Columns Slide"],["__msa_sldi_w","Immediate Columns Slide"],["__msa_sll_b","Vector Shift Left"],["__msa_sll_d","Vector Shift Left"],["__msa_sll_h","Vector Shift Left"],["__msa_sll_w","Vector Shift Left"],["__msa_slli_b","Immediate Shift Left"],["__msa_slli_d","Immediate Shift Left"],["__msa_slli_h","Immediate Shift Left"],["__msa_slli_w","Immediate Shift Left"],["__msa_splat_b","GPR Element Splat"],["__msa_splat_d","GPR Element Splat"],["__msa_splat_h","GPR Element Splat"],["__msa_splat_w","GPR Element Splat"],["__msa_splati_b","Immediate Element Splat"],["__msa_splati_d","Immediate Element Splat"],["__msa_splati_h","Immediate Element Splat"],["__msa_splati_w","Immediate Element Splat"],["__msa_sra_b","Vector Shift Right Arithmetic"],["__msa_sra_d","Vector Shift Right Arithmetic"],["__msa_sra_h","Vector Shift Right Arithmetic"],["__msa_sra_w","Vector Shift Right Arithmetic"],["__msa_srai_b","Immediate Shift Right Arithmetic"],["__msa_srai_d","Immediate Shift Right Arithmetic"],["__msa_srai_h","Immediate Shift Right Arithmetic"],["__msa_srai_w","Immediate Shift Right Arithmetic"],["__msa_srar_b","Vector Shift Right Arithmetic Rounded"],["__msa_srar_d","Vector Shift Right Arithmetic Rounded"],["__msa_srar_h","Vector Shift Right Arithmetic Rounded"],["__msa_srar_w","Vector Shift Right Arithmetic Rounded"],["__msa_srari_b","Immediate Shift Right Arithmetic Rounded"],["__msa_srari_d","Immediate Shift Right Arithmetic Rounded"],["__msa_srari_h","Immediate Shift Right Arithmetic Rounded"],["__msa_srari_w","Immediate Shift Right Arithmetic Rounded"],["__msa_srl_b","Vector Shift Right Logical"],["__msa_srl_d","Vector Shift Right Logical"],["__msa_srl_h","Vector Shift Right Logical"],["__msa_srl_w","Vector Shift Right Logical"],["__msa_srli_b","Immediate Shift Right Logical"],["__msa_srli_d","Immediate Shift Right Logical"],["__msa_srli_h","Immediate Shift Right Logical"],["__msa_srli_w","Immediate Shift Right Logical"],["__msa_srlr_b","Vector Shift Right Logical Rounded"],["__msa_srlr_d","Vector Shift Right Logical Rounded"],["__msa_srlr_h","Vector Shift Right Logical Rounded"],["__msa_srlr_w","Vector Shift Right Logical Rounded"],["__msa_srlri_b","Immediate Shift Right Logical Rounded"],["__msa_srlri_d","Immediate Shift Right Logical Rounded"],["__msa_srlri_h","Immediate Shift Right Logical Rounded"],["__msa_srlri_w","Immediate Shift Right Logical Rounded"],["__msa_st_b","Vector Store"],["__msa_st_d","Vector Store"],["__msa_st_h","Vector Store"],["__msa_st_w","Vector Store"],["__msa_subs_s_b","Vector Signed Saturated Subtract of Signed Values"],["__msa_subs_s_d","Vector Signed Saturated Subtract of Signed Values"],["__msa_subs_s_h","Vector Signed Saturated Subtract of Signed Values"],["__msa_subs_s_w","Vector Signed Saturated Subtract of Signed Values"],["__msa_subs_u_b","Vector Unsigned Saturated Subtract of Unsigned Values"],["__msa_subs_u_d","Vector Unsigned Saturated Subtract of Unsigned Values"],["__msa_subs_u_h","Vector Unsigned Saturated Subtract of Unsigned Values"],["__msa_subs_u_w","Vector Unsigned Saturated Subtract of Unsigned Values"],["__msa_subsus_u_b","Vector Unsigned Saturated Subtract of Signed from Unsigned"],["__msa_subsus_u_d","Vector Unsigned Saturated Subtract of Signed from Unsigned"],["__msa_subsus_u_h","Vector Unsigned Saturated Subtract of Signed from Unsigned"],["__msa_subsus_u_w","Vector Unsigned Saturated Subtract of Signed from Unsigned"],["__msa_subsuu_s_b","Vector Signed Saturated Subtract of Unsigned Values"],["__msa_subsuu_s_d","Vector Signed Saturated Subtract of Unsigned Values"],["__msa_subsuu_s_h","Vector Signed Saturated Subtract of Unsigned Values"],["__msa_subsuu_s_w","Vector Signed Saturated Subtract of Unsigned Values"],["__msa_subv_b","Vector Subtract"],["__msa_subv_d","Vector Subtract"],["__msa_subv_h","Vector Subtract"],["__msa_subv_w","Vector Subtract"],["__msa_subvi_b","Immediate Subtract"],["__msa_subvi_d","Immediate Subtract"],["__msa_subvi_h","Immediate Subtract"],["__msa_subvi_w","Immediate Subtract"],["__msa_vshf_b","Vector Data Preserving Shuffle"],["__msa_vshf_d","Vector Data Preserving Shuffle"],["__msa_vshf_h","Vector Data Preserving Shuffle"],["__msa_vshf_w","Vector Data Preserving Shuffle"],["__msa_xor_v","Vector Logical Exclusive Or"],["__msa_xori_b","Immediate Logical Exclusive Or"],["break_","Generates the trap instruction `BREAK`"]],"struct":[["v16i8",""],["v16u8",""],["v2f64",""],["v2i64",""],["v2u64",""],["v4f32",""],["v4i32",""],["v4u32",""],["v8i16",""],["v8u16",""]]});