PTX = make_list.ptx
SASS = make_list.sass
CUBIN = make_list.cubin
ASM = make_list_cpu_simd.s make_list_cpu_simd4x1.s

CPU = make_list_cpu_no_loop_fused.out make_list_cpu_loop_fused.out make_list_cpu_loop_fused_swp.out
AVX2 = make_list_cpu_simd1x4.out make_list_cpu_simd4x1.out make_list_cpu_simd1x4_seq.out\
	make_list_cpu_simd4x1_seq.out
AVX512 = make_list_cpu_simd1x8.out make_list_cpu_simd8x1.out

GPU = make_list_gpu_ref.out make_list_gpu_roc.out make_list_gpu_smem.out\
	make_list_gpu_smem_mesh.out make_list_gpu_warp_unroll.out make_list_gpu_warp_unroll_fused_loop.out\
	make_list_gpu_warp_unroll_smem.out
TARGET = $(CPU)

WARNINGS = -Wall -Wextra -Werror
OPT_FLAGS = -O3
# OPT_FLAGS = -O0 -g -DDEBUG

cuda_profile = no

CUDA_HOME=$(CUDA_PATH)
# CUDA_HOME=/usr/local/cuda

NVCC=$(CUDA_HOME)/bin/nvcc
NVCCFLAGS= $(OPT_FLAGS) -std=c++11 -arch=sm_35 -Xcompiler "$(WARNINGS) $(OPT_FLAGS)" -ccbin=g++
INCLUDE = -isystem $(CUDA_HOME)/include -isystem $(CUDA_HOME)/samples/common/inc
ifeq ($(cuda_profile), yes)
NVCCFLAGS += -lineinfo -Xptxas -v
endif

LIBRARY = -L$(CUDA_HOME)/lib64 -lcublas

ICC = icpc

all: $(TARGET)
cpu: $(CPU)
haswell: $(AVX2)
mic: $(AVX512)
gpu: $(GPU)
asm: $(ASM)
sass: $(SASS)
ptx: $(PTX)

$(PTX): make_list.cu
$(SASS): $(CUBIN)
$(CUBIN): make_list.cu

.SUFFIXES:
.SUFFIXES: .cu .cubin
.cu.cubin:
	$(NVCC) $(NVCCFLAGS) -DUSE_MATRIX_TRANSPOSE $(INCLUDE) -cubin $< $(LIBRARY) -o $@

.SUFFIXES: .cubin .sass
.cubin.sass:
	$(CUDA_HOME)/bin/cuobjdump -sass $< | c++filt > $@

.SUFFIXES: .cu .ptx
.cu.ptx:
	$(NVCC) $(NVCCFLAGS) -DUSE_MATRIX_TRANSPOSE $(INCLUDE) -ptx $< $(LIBRARY) -o $@

make_list_gpu_ref.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DREFERENCE $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_roc.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_ROC $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_smem.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_SMEM $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_smem_mesh.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_SMEM_MESH $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_warp_unroll.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_MATRIX_TRANSPOSE $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_warp_unroll_fused_loop.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_MATRIX_TRANSPOSE_LOOP_FUSED $(INCLUDE) $< $(LIBRARY) -o $@

make_list_gpu_warp_unroll_smem.out: make_list.cu
	$(NVCC) $(NVCCFLAGS) -DUSE_WARP_UNROLL_SMEM $(INCLUDE) $< $(LIBRARY) -o $@

make_list_cpu_no_loop_fused.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DWITHOUT_LOOP_FUSION -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_loop_fused.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DLOOP_FUSION -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_loop_fused_swp.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DLOOP_FUSION_SWP -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_simd1x4.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -DUSE1x4 -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_simd4x1.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -DUSE4x1 -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_simd1x4_seq.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -DSEQ_USE1x4 -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_simd4x1_seq.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -DSEQ_USE4x1 -xHOST -std=c++11 -ipo $< -o $@

make_list_cpu_simd1x8.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX512 -DUSE1x8 -xMIC-AVX512 -std=c++11 -ipo $< -o $@

make_list_cpu_simd8x1.out: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX512 -DUSE8x1 -xMIC-AVX512 -std=c++11 -ipo $< -o $@

make_list_cpu_simd.s: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -xHOST -std=c++11 -ipo -S -masm=intel $< -o $@

make_list_cpu_simd4x1.s: make_list.cpp
	$(ICC) $(WARNINGS) $(OPT_FLAGS) -DUSE_AVX2 -DUSE4x1 -xHOST -std=c++11 -ipo -S -masm=intel $< -o $@

clean:
	rm -f $(PTX) $(SASS) $(CUBIN) $(ASM) $(CPU) $(AVX2) $(AVX512) $(GPU) *~ *.core
