<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="DWT_Accel" language="c" vlnv="xilinx.com:hls:DWT_Accel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_DATA_A" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_B" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_C" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="a" addressQualifier="1" id="0" port="M_AXI_DATA_A" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned short"/>
      <arg name="b" addressQualifier="1" id="1" port="M_AXI_DATA_B" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned short"/>
      <arg name="c" addressQualifier="1" id="2" port="M_AXI_DATA_C" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned short"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
