$date
	Sat Oct 11 15:30:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module project1_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var wire 1 ( A4 $end
$var wire 1 ) A3 $end
$var wire 1 * A2 $end
$var wire 1 + A1 $end
$var reg 1 , clk $end
$var reg 1 - clrn $end
$var reg 4 . s0 [3:0] $end
$var reg 4 / s1 [3:0] $end
$var reg 4 0 s2 [3:0] $end
$var reg 4 1 s3 [3:0] $end
$scope module p $end
$var wire 1 , clk $end
$var wire 1 - clrn $end
$var wire 4 2 s0 [3:0] $end
$var wire 4 3 s1 [3:0] $end
$var wire 4 4 s2 [3:0] $end
$var wire 4 5 s3 [3:0] $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 6 counterQ1 $end
$var wire 1 7 counterQ0 $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var wire 4 8 F [3:0] $end
$var wire 1 ( A4 $end
$var wire 1 ) A3 $end
$var wire 1 * A2 $end
$var wire 1 + A1 $end
$scope module Counter2bit $end
$var wire 1 , clk $end
$var wire 1 - clrn $end
$var wire 1 6 Q1 $end
$var wire 1 7 Q0 $end
$scope module jk1 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; c $end
$var wire 1 < cbar $end
$var wire 1 , clk $end
$var wire 1 - clrn $end
$var wire 1 = d $end
$var wire 1 > j $end
$var wire 1 ? k $end
$var wire 1 7 q $end
$var wire 1 @ qbar $end
$var wire 1 A y $end
$var wire 1 B ybar $end
$upscope $end
$scope module jk2 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E c $end
$var wire 1 F cbar $end
$var wire 1 7 clk $end
$var wire 1 - clrn $end
$var wire 1 G d $end
$var wire 1 H j $end
$var wire 1 I k $end
$var wire 1 6 q $end
$var wire 1 J qbar $end
$var wire 1 K y $end
$var wire 1 L ybar $end
$upscope $end
$upscope $end
$scope module bcd $end
$var wire 1 M A $end
$var wire 1 N B $end
$var wire 1 O C $end
$var wire 1 P D $end
$var wire 1 ' a $end
$var wire 1 Q an $end
$var wire 1 R anbncn $end
$var wire 1 S anbncnd $end
$var wire 1 T anbnd $end
$var wire 1 & b $end
$var wire 1 U bcd $end
$var wire 1 V bcdn $end
$var wire 1 W bcn $end
$var wire 1 X bcnd $end
$var wire 1 Y bcndn $end
$var wire 1 Z bn $end
$var wire 1 [ bnc $end
$var wire 1 \ bncdn $end
$var wire 1 % c $end
$var wire 1 ] cd $end
$var wire 1 ^ cn $end
$var wire 1 $ d $end
$var wire 1 _ dn $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$scope module decoder $end
$var wire 1 6 A $end
$var wire 1 7 B $end
$var wire 1 + Q0 $end
$var wire 1 * Q1 $end
$var wire 1 ) Q2 $end
$var wire 1 ( Q3 $end
$var wire 1 ` an $end
$var wire 1 a bn $end
$upscope $end
$scope module mux1 $end
$var wire 1 6 A $end
$var wire 1 b AB $end
$var wire 1 c Abn $end
$var wire 1 7 B $end
$var wire 1 d F $end
$var wire 1 e an $end
$var wire 1 f anB $end
$var wire 1 g anbn $end
$var wire 1 h bn $end
$var wire 1 i s0 $end
$var wire 1 j s1 $end
$var wire 1 k s2 $end
$var wire 1 l s3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 6 A $end
$var wire 1 m AB $end
$var wire 1 n Abn $end
$var wire 1 7 B $end
$var wire 1 o F $end
$var wire 1 p an $end
$var wire 1 q anB $end
$var wire 1 r anbn $end
$var wire 1 s bn $end
$var wire 1 t s0 $end
$var wire 1 u s1 $end
$var wire 1 v s2 $end
$var wire 1 w s3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 6 A $end
$var wire 1 x AB $end
$var wire 1 y Abn $end
$var wire 1 7 B $end
$var wire 1 z F $end
$var wire 1 { an $end
$var wire 1 | anB $end
$var wire 1 } anbn $end
$var wire 1 ~ bn $end
$var wire 1 !" s0 $end
$var wire 1 "" s1 $end
$var wire 1 #" s2 $end
$var wire 1 $" s3 $end
$upscope $end
$scope module mux4 $end
$var wire 1 6 A $end
$var wire 1 %" AB $end
$var wire 1 &" Abn $end
$var wire 1 7 B $end
$var wire 1 '" F $end
$var wire 1 (" an $end
$var wire 1 )" anB $end
$var wire 1 *" anbn $end
$var wire 1 +" bn $end
$var wire 1 ," s0 $end
$var wire 1 -" s1 $end
$var wire 1 ." s2 $end
$var wire 1 /" s3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x/"
x."
x-"
x,"
1+"
x*"
0)"
1("
x'"
0&"
0%"
x$"
x#"
x""
x!"
1~
x}
0|
1{
xz
0y
0x
xw
xv
xu
xt
1s
xr
0q
1p
xo
0n
0m
xl
xk
xj
xi
1h
xg
0f
1e
xd
0c
0b
1a
1`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
1L
0K
1J
1I
1H
0G
1F
1E
1D
1C
1B
0A
1@
1?
1>
0=
1<
1;
1:
19
bx 8
07
06
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
0-
0,
1+
0*
0)
0(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1=
0<
1,
#10
0$
0!
1[
1T
0'
0S
0R
0%
0&
1"
1Q
1Z
0Y
0W
0^
0V
0\
0_
0X
0U
1]
1#
0M
0N
1O
1P
0d
0o
1z
b11 8
1'"
0=
0g
0r
1}
1*"
1<
0i
0t
1!"
1,"
0j
0u
1""
0-"
0k
0v
0#"
1."
0l
0w
0$"
0/"
0,
b11 .
b11 2
b10 /
b10 3
b1 0
b1 4
b0 1
b0 5
1-
#15
0B
1=
1A
0<
09
1,
#20
1%
1\
1_
0]
0T
0#
0P
0L
b10 8
0'"
1G
1K
0+
0}
0*"
0@
0F
0C
0a
1*
0h
0s
0~
1|
0+"
17
0;
1<
19
0,
#25
0A
1;
1B
0<
0:
1,
#30
1!
1'
1$
0]
1R
0%
0_
1S
1T
1#
0J
0`
1)
0e
0p
0{
0("
1&"
1^
0\
0[
1P
16
0O
1'"
0E
0+
0}
b1 8
0z
0*"
1F
1C
1a
0*
1h
1s
1~
0|
1+"
07
1@
0=
1<
1:
0,
#35
0B
1=
1A
0<
09
1,
#40
0'
0$
0"
1_
0S
0T
0#
0P
0K
b0 8
0'"
1E
1L
0)
0&"
0@
0F
0D
0a
1(
0h
0s
0~
0+"
17
0;
1<
19
0,
#45
0A
1;
1B
0<
0:
1,
#50
0!
0R
0%
0^
1[
1]
0\
1O
1z
1+
1}
1*"
0'
0$
1"
1`
1e
1p
1{
1("
0_
0S
1T
1#
06
1P
1J
b11 8
1'"
0G
0)
0&"
1F
1D
1a
0(
1h
1s
1~
1+"
07
1@
0=
1<
1:
0,
#55
0B
1=
1A
0<
09
1,
#60
1%
1\
1_
0]
0T
0#
0P
0L
b10 8
0'"
1G
1K
0+
0}
0*"
0@
0F
0C
0a
1*
0h
0s
0~
1|
0+"
17
0;
1<
19
0,
#65
0A
1;
1B
0<
0:
1,
#70
1!
1'
1$
0]
1R
0%
0_
1S
1T
1#
0J
0`
1)
0e
0p
0{
0("
1&"
1^
0\
0[
1P
16
0O
1'"
0E
0+
0}
b1 8
0z
0*"
1F
1C
1a
0*
1h
1s
1~
0|
1+"
07
1@
0=
1<
1:
0,
#75
0B
1=
1A
0<
09
1,
#80
0'
0$
0"
1_
0S
0T
0#
0P
0K
b0 8
0'"
1E
1L
0)
0&"
0@
0F
0D
0a
1(
0h
0s
0~
0+"
17
0;
1<
19
0,
#85
0A
1;
1B
0<
0:
1,
#90
0!
0R
0%
0^
1[
1]
0\
1O
1z
1+
1}
1*"
0'
0$
1"
1`
1e
1p
1{
1("
0_
0S
1T
1#
06
1P
1J
b11 8
1'"
0G
0)
0&"
1F
1D
1a
0(
1h
1s
1~
1+"
07
1@
0=
1<
1:
0,
#95
0B
1=
1A
0<
09
1,
#100
1%
1\
1_
0]
0T
0#
0P
0L
b10 8
0'"
1G
1K
0+
0}
0*"
0@
0F
0C
0a
1*
0h
0s
0~
1|
0+"
17
0;
1<
19
0,
#105
0A
1;
1B
0<
0:
1,
#110
1!
1'
1$
0]
1R
0%
0_
1S
1T
1#
0J
0`
1)
0e
0p
0{
0("
1&"
1^
0\
0[
1P
16
0O
1'"
0E
0+
0}
b1 8
0z
0*"
1F
1C
1a
0*
1h
1s
1~
0|
1+"
07
1@
0=
1<
1:
0,
