// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2020 iWave System Technologies Pvt Ltd.
 */

/dts-v1/;

#include "imx8mm-iwg34m.dts"

/ {
	model = "iW-RainboW-G34M-i.MX8MM-SODIMM-1GB";
	compatible = "fsl,imx8mm-iwg34m", "fsl,imx8mm";


	/* external oscillator node */
	osc: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <1>;
		clock-frequency  = <32768>;
		clock-output-names = "osc";
	};

	audioclk: ext26Mz { /* SAI5: Clock Configuration */
		compatible = "fixed-clock";
		clock-frequency = <26000000>;
		#clock-cells = <0>;
	};

	expansion_gpios: expansion_gpios { /* GPIO: Setting Expansion GPIOs as input pins */
		compatible = "iwave,unused-gpios";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_expansion_gpio>;
		status = "okay";              
	};

	reg_3p3v: 3p3v { /* Fixed Regulator: common 3.3V Fixed regulator */
		compatible = "regulator-fixed";
		regulator-name = "3P3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	sound { /* SAI5: SGTL5000: Audio Codec support */
		compatible = "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio";
		ssi-controller = <&sai5>;
		audio-codec = <&codec>;
		audio-routing = "MIC_IN", "Mic Jack",
						"Mic Jack", "Mic Bias",
						"Headphone Jack", "HP_OUT",
						"LINE_IN", "Line In Jack";
	};

	carrier_revision {
                compatible = "carrier_revision";
                pinctrl-names = "default";
                a = <0x00>;
                status = "okay";
        };

	iwg34_reset {
		compatible = "iw,iwg34m-rst";
		pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_carrier_reset>;
		reset-gpio = <&gpio5 2 1>;
		status = "okay";	
	};
};


&csi1_bridge {
	fsl,mipi-mode;
	status = "okay";
	port {
		csi1_ep: endpoint {
			remote-endpoint = <&csi1_mipi_ep>;
		};
	};
};


&sai5 { /* SAI5: Serial Audio Interface for Audio Codec */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai5>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI5>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <49152000>;
	clocks = <&clk IMX8MM_CLK_SAI5_IPG>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_SAI5_ROOT>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_AUDIO_PLL1_OUT>,
		<&clk IMX8MM_AUDIO_PLL2_OUT>;
	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};


&uart2 { /* UART2: Data UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};



&wdog1 { /* Watchdog */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};


&i2c2 { /* I2C: I2C2 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	codec: sgtl5000@a { /* Audio: SGTL5000 Audio Codec */
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&audioclk 0>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
		status = "okay";
	};

	stmpe0: stmpe811@44 { /* STMPE811: Carrier Board GPIO Expander */
                compatible = "st,stmpe811";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x44>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_stmpe>;
		irq-gpio = <&gpio1 7 IRQ_TYPE_EDGE_RISING>;
	
		stmpe_gpio0: stmpe_gpio {
			compatible = "st,stmpe-gpio";
			#gpio-cells = <2>;
			gpio-controller;
		};
	};
};

&i2c3 { /* I2C: I2C3 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	cst148@1a { /* Touch: Hynitron Touch panel (1080p display) */
		compatible = "hynitron,cst1xx";
		reg = <0x1a>; 
		vdd_ana-supply = <&reg_3p3v>;
		vcc_i2c-supply = <&reg_3p3v>;
		hynitron,panel-coords = <0 1080 0 1920>;
		hynitron,display-coords = <0 1080 0 1920>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ts_active>;
		hynitron,irq-gpio = <&gpio1 8 GPIO_ACTIVE_LOW>;
		hynitron,rst-gpio = <&gpio1 1 GPIO_ACTIVE_LOW>;
		report_type = <1>;
		status = "okay";
	};

	ov5640_mipi: ov5640_mipi@3c { /* MIPI CSI: OV5640 Camera */
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi_rst>;
		clocks = <&clk IMX8MM_CLK_CLKO1>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MM_CLK_CLKO1>;
		assigned-clock-parents = <&clk IMX8MM_CLK_24M>;
		assigned-clock-rates = <24000000>;
		csi_id = <0>;
		rst-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <0>;
			port {
				ov5640_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_sensor_ep>;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";

	 imx8mm-iwg34m {

		pinctrl_csi_rst: csi_rst_grp { /* MIPI CSI: OV5640 Camera IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5		0x19 /* MIPI OV5640 Camera Reset GPIO */
			>;
		};

		pinctrl_i2c2: i2c2grp { /* I2C2: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
			>;
		};

		pinctrl_i2c3: i2c3grp { /* I2C3: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
			>;
		};

		pinctrl_ts_active: tsgrp { /* MIPI DSI: Touch: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x154 /* Touch Interface Reset GPIO */
				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x41  /* Touch Interface Interrupt GPIO */
			>;
		};

		pinctrl_stmpe: stmpeirq { /* STMPE: IOMUX Pin Configuration */
                        fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x41
                        >;
                };

		pinctrl_sai5: sai5grp { /* SAI5: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_MCLK_SAI5_MCLK		0xd6
				MX8MM_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK		0xd6
				MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC		0xd6
				MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0		0xd6
				MX8MM_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0    	0xd6
			>;
		};

		pinctrl_uart2: uart2grp { /* UART2: DATA UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_TXC_UART2_TX			0x140
				MX8MM_IOMUXC_SAI3_TXFS_UART2_RX			0x140
				MX8MM_IOMUXC_SAI3_RXC_UART2_CTS_B		0x140
				MX8MM_IOMUXC_SAI3_RXD_UART2_RTS_B		0x140	
			>;
		};

		pinctrl_wlan: wlangrp { /* WiFi: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SD1_DATA7_GPIO2_IO9		0x111 /* WIFI Host Wake GPIO */
			>;
		};
		
		pinctrl_carrier_reset: carrier_rst {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2                0x16
			>;	
		};

		pinctrl_expansion_gpio: expansion_gpiogrp{
			fsl,pins = <
				/* GPIO: Expansion connector GPIO IOMUX Pin Configuration */
				MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6		0x41	
				MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19		0x41
				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20		0x41	
				MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1			0x41
				MX8MM_IOMUXC_SAI1_TXC_GPIO4_IO11		0x41       
			>;
		};

		pinctrl_wdog: wdoggrp { /* wdog0: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};
	};
};

&lcdif {
	status = "okay";
};

&mipi_csi_1 { /* MIPI CSI: OV5640 MIPI Camera */
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi1_sensor_ep: endpoint@1 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <2>;
			csis-hs-settle = <13>;
			csis-clk-settle = <2>;
			csis-wclk;
		};

		csi1_mipi_ep: endpoint@2 {
			remote-endpoint = <&csi1_ep>;
		};
	};
};

&mipi_dsi { /* MIPI DSI: 1080p MIPI Display */
	status = "okay";

	panel@0 {
		compatible = "raydium,rm67198";
		reg = <0>;
		dsi-lanes = <4>;
		video-mode = <1>;	/* 0: burst mode
					 * 1: non-burst mode with sync event
					 * 2: non-burst mode with sync pulse
					 */
		panel-width-mm = <68>;
		panel-height-mm = <122>;
		status = "okay";
	};
};
