`timescale 1ns / 1ps

module registerFile(
    input [63:0] WriteData,
    input [4:0] RS1,
    input [4:0] RS2,
    input [4:0] RD,
    input RegWrite,
    input clk,
    input reset,
    output reg [63:0] ReadData1,
    output reg [63:0] ReadData2
    );

    reg [63:0] Registers [31:0];
    integer i;

    // Initialize all registers to 0
    initial begin
        for (i = 0; i < 32; i = i + 1) begin
            Registers[i] = 64'd0;
        end
    end

    // WRITE LOGIC
    // FIX: Changed from posedge to negedge to avoid Read-After-Write hazards
    // during the same clock cycle (common in single-cycle processors).
    always @(negedge clk) begin
        // Only write if RegWrite is HIGH AND the destination is NOT x0
        if (RegWrite && RD != 5'd0) begin
            Registers[RD] <= WriteData;
        end
    end

    // READ LOGIC
    // Asynchronous read logic
    always @(*) begin
        if (reset) begin    
            ReadData1 = 64'b0;
            ReadData2 = 64'b0;
        end else begin
            // Double protection: Always read 0 from Register 0
            ReadData1 = (RS1 == 5'd0) ? 64'd0 : Registers[RS1];
            ReadData2 = (RS2 == 5'd0) ? 64'd0 : Registers[RS2];
        end
    end

endmodule