/* 20693 JTAG core selects
------------------------------------------------------------------------------- 
--  Copyright 1999 - 2013, Broadcom Corporation
--  All Rights Reserved.
-- 
--  This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
--  the contents of this file may not be disclosed to third parties, copied or
--  duplicated in any form, in whole or in part, without the prior written
--  permission of Broadcom Corporation.
--
-------------------------------------------------------------------------------
--
-- Note: this file was generated by Nishant and manually modified by
--       Paul Chiha (until the phy tools work) to support multiple revs
*/
/* FILE-CSTYLED */

#ifndef WLC_RADIOREG_20693_H_
#define WLC_RADIOREG_20693_H_

#define JTAG_20693_SHIFT                          9
#define JTAG_20693_CR0                            (0x0 << JTAG_20693_SHIFT)
#define JTAG_20693_CR1                            (0x1 << JTAG_20693_SHIFT)
#define JTAG_20693_CR2                            (0x2 << JTAG_20693_SHIFT)
#define JTAG_20693_ALL                            (0x3 << JTAG_20693_SHIFT)
#define JTAG_20693_PLL                            (0x4 << JTAG_20693_SHIFT)
#define JTAG_20693_MASK                           (0x7 << JTAG_20693_SHIFT)

/* Auto-generated 20693 register definitions */
#define RF0_20693_REV_ID(rev)                         (0x0 | JTAG_20693_CR0)
#define RF0_20693_DEV_ID(rev)                         (0x1 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_BASECORE(rev)                (0x2 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_CORE01(rev)                  (0x3 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_CORE23(rev)                  (0x4 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_CORE45(rev)                  (0x5 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_CORE67(rev)                  (0x6 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_INFO_PLL(rev)                (0x7 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_RXDIV0(rev)                  (0x8 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_RXDIV1(rev)                  (0x9 | JTAG_20693_CR0)
#define RF0_20693_CONFIG_RXDIV2(rev)                  (0xa | JTAG_20693_CR0)
#define RF0_20693_CONFIG_RXDIV3(rev)                  (0xb | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL1(rev)                      (0xc | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL2(rev)                      (0xd | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL3(rev)                      (0xe | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL4(rev)                      (0xf | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL5(rev)                      (0x10 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL6(rev)                      (0x11 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL8(rev)                      (0x12 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL9(rev)                      (0x13 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL10(rev)                     (0x14 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL11(rev)                     (0x15 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL12(rev)                     (0x16 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL13(rev)                     (0x17 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL14(rev)                     (0x18 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTALLDO1(rev)                   (0x19 | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL15(rev)                     (0x1a | JTAG_20693_CR0)
#define RF0_20693_PLL_XTAL_OVR1(rev)                  (0x1b | JTAG_20693_CR0)
#define RF0_20693_PLL_CP1(rev)                        (0x1c | JTAG_20693_CR0)
#define RF0_20693_PLL_CP2(rev)                        (0x1d | JTAG_20693_CR0)
#define RF0_20693_PLL_CP3(rev)                        (0x1e | JTAG_20693_CR0)
#define RF0_20693_PLL_CP4(rev)                        (0x1f | JTAG_20693_CR0)
#define RF0_20693_PLL_CP5(rev)                        (0x20 | JTAG_20693_CR0)
#define RF0_20693_PLL_FRCT1(rev)                      (0x21 | JTAG_20693_CR0)
#define RF0_20693_PLL_FRCT2(rev)                      (0x22 | JTAG_20693_CR0)
#define RF0_20693_PLL_FRCT3(rev)                      (0x23 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF1(rev)                        (0x24 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF2(rev)                        (0x25 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF3(rev)                        (0x26 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF4(rev)                        (0x27 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF5(rev)                        (0x28 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF6(rev)                        (0x29 | JTAG_20693_CR0)
#define RF0_20693_PLL_LF7(rev)                        (0x2a | JTAG_20693_CR0)
#define RF0_20693_PLL_MMD1(rev)                       (0x2b | JTAG_20693_CR0)
#define RF0_20693_PLL_MONITOR1(rev)                   (0x2c | JTAG_20693_CR0)
#define RF0_20693_PLL_CFG1(rev)                       (0x2d | JTAG_20693_CR0)
#define RF0_20693_PLL_CFG2(rev)                       (0x2e | JTAG_20693_CR0)
#define RF0_20693_PLL_CFG3(rev)                       (0x2f | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO2(rev)                       (0x30 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO3(rev)                       (0x31 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO4(rev)                       (0x32 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO5(rev)                       (0x33 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO6(rev)                       (0x34 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCO8(rev)                       (0x35 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL1(rev)                    (0x36 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL2(rev)                    (0x37 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL3(rev)                    (0x38 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL4(rev)                    (0x39 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL5(rev)                    (0x3a | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL6(rev)                    (0x3b | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL7(rev)                    (0x3c | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL8(rev)                    (0x3d | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL9(rev)                    (0x3e | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL10(rev)                   (0x3f | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL11(rev)                   (0x40 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL12(rev)                   (0x41 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL13(rev)                   (0x42 | JTAG_20693_CR0)
#define RF0_20693_PLL_DSPR27(rev)                     (0x43 | JTAG_20693_CR0)
#define RF0_20693_PLL_CFGR1(rev)                      (0x44 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL14(rev)                   (0x45 | JTAG_20693_CR0)
#define RF0_20693_PLL_VCOCAL15(rev)                   (0x46 | JTAG_20693_CR0)
#define RF0_20693_PLL_HVLDO1(rev)                     (0x47 | JTAG_20693_CR0)
#define RF0_20693_PLL_HVLDO2(rev)                     (0x48 | JTAG_20693_CR0)
#define RF0_20693_PLL_HVLDO3(rev)                     (0x49 | JTAG_20693_CR0)
#define RF0_20693_PLL_HVLDO4(rev)                     (0x4a | JTAG_20693_CR0)
#define RF0_20693_RFPLL_OVR1(rev)                     (0x4b | JTAG_20693_CR0)
#define RF0_20693_TX_DAC_CFG1(rev)                    (0x4c | JTAG_20693_CR0)
#define RF0_20693_TX_DAC_CFG4(rev)                    (0x4d | JTAG_20693_CR0)
#define RF0_20693_TX_DAC_CFG5(rev)                    (0x4e | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG1(rev)                    (0x4f | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG2(rev)                    (0x50 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG3(rev)                    (0x51 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG4(rev)                    (0x52 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG5(rev)                    (0x53 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG6(rev)                    (0x54 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG7(rev)                    (0x55 | JTAG_20693_CR0)
#define RF0_20693_TX_LPF_CFG8(rev)                    (0x56 | JTAG_20693_CR0)
#define RF0_20693_TX_AFE_CFG1(rev)                    (0x57 | JTAG_20693_CR0)
#define RF0_20693_TX_BB_OVR1(rev)                     (0x58 | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_CFG1(rev)                    (0x59 | JTAG_20693_CR0)
#define RF0_20693_TX2G_CFG1(rev)                      (0x5a | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG1(rev)                   (0x5b | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG2(rev)                   (0x5c | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG3(rev)                   (0x5d | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG4(rev)                   (0x5e | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG5(rev)                   (0x5f | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG6(rev)                   (0x60 | JTAG_20693_CR0)
#define RF0_20693_TXMIX2G_CFG7(rev)                   (0x61 | JTAG_20693_CR0)
#define RF0_20693_PA2G_CFG1(rev)                      (0x62 | JTAG_20693_CR0)
#define RF0_20693_PA2G_CFG2(rev)                      (0x63 | JTAG_20693_CR0)
#define RF0_20693_PA2G_CFG3(rev)                      (0x64 | JTAG_20693_CR0)
#define RF0_20693_PA2G_CFG4(rev)                      (0x65 | JTAG_20693_CR0)
#define RF0_20693_PA2G_IDAC1(rev)                     (0x66 | JTAG_20693_CR0)
#define RF0_20693_PA2G_IDAC2(rev)                     (0x67 | JTAG_20693_CR0)
#define RF0_20693_PA2G_INCAP(rev)                     (0x68 | JTAG_20693_CR0)
#define RF0_20693_TRSW2G_CFG1(rev)                    (0x69 | JTAG_20693_CR0)
#define RF0_20693_TRSW2G_CFG2(rev)                    (0x6a | JTAG_20693_CR0)
#define RF0_20693_TX_LOGEN2G_CFG1(rev)                (0x6b | JTAG_20693_CR0)
#define RF0_20693_TX2G_MISC_CFG1(rev)                 (0x6c | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_2G_OVR_EAST(rev)             (0x6d | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_2G_OVR1_EAST(rev)            (0x6e | JTAG_20693_CR0)
#define RF0_20693_TX_STAGGER_EAST(rev)                (0x6f | JTAG_20693_CR0)
#define RF0_20693_TX5G_CFG1(rev)                      (0x70 | JTAG_20693_CR0)
#define RF0_20693_TXGM5G_CFG1(rev)                    (0x71 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG1(rev)                   (0x72 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG3(rev)                   (0x73 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG4(rev)                   (0x74 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG5(rev)                   (0x75 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG6(rev)                   (0x76 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG7(rev)                   (0x77 | JTAG_20693_CR0)
#define RF0_20693_TXMIX5G_CFG8(rev)                   (0x78 | JTAG_20693_CR0)
#define RF0_20693_PA5G_CFG1(rev)                      (0x79 | JTAG_20693_CR0)
#define RF0_20693_PA5G_CFG2(rev)                      (0x7a | JTAG_20693_CR0)
#define RF0_20693_PA5G_CFG3(rev)                      (0x7b | JTAG_20693_CR0)
#define RF0_20693_PA5G_CFG4(rev)                      (0x7c | JTAG_20693_CR0)
#define RF0_20693_PA5G_CFG5(rev)                      (0x7d | JTAG_20693_CR0)
#define RF0_20693_PA5G_IDAC1(rev)                     (0x7e | JTAG_20693_CR0)
#define RF0_20693_PA5G_IDAC2(rev)                     (0x7f | JTAG_20693_CR0)
#define RF0_20693_PA5G_IDAC3(rev)                     (0x80 | JTAG_20693_CR0)
#define RF0_20693_PA5G_INCAP(rev)                     (0x81 | JTAG_20693_CR0)
#define RF0_20693_TRSW5G_CFG1(rev)                    (0x82 | JTAG_20693_CR0)
#define RF0_20693_TRSW5G_CFG2(rev)                    (0x83 | JTAG_20693_CR0)
#define RF0_20693_TX_LOGEN5G_CFG1(rev)                (0x84 | JTAG_20693_CR0)
#define RF0_20693_TX5G_MISC_CFG1(rev)                 (0x85 | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_5G_OVR1(rev)                 (0x86 | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_5G_OVR2(rev)                 (0x87 | JTAG_20693_CR0)
#define RF0_20693_TX_TOP_5G_OVR3(rev)                 (0x88 | JTAG_20693_CR0)
#define RF0_20693_VBAT_CFG(rev)                       (0x8a | JTAG_20693_CR0)
#define RF0_20693_VBAT_OVR1(rev)                      (0x8b | JTAG_20693_CR0)
#define RF0_20693_TEMPSENSE_CFG(rev)                  (0x8c | JTAG_20693_CR0)
#define RF0_20693_TEMPSENSE_OVR1(rev)                 (0x8d | JTAG_20693_CR0)
#define RF0_20693_AUXPGA_CFG1(rev)                    (0x8e | JTAG_20693_CR0)
#define RF0_20693_AUXPGA_VMID(rev)                    (0x8f | JTAG_20693_CR0)
#define RF0_20693_AUXPGA_OVR1(rev)                    (0x90 | JTAG_20693_CR0)
#define RF0_20693_TESTBUF_CFG1(rev)                   (0x91 | JTAG_20693_CR0)
#define RF0_20693_TESTBUF_OVR1(rev)                   (0x92 | JTAG_20693_CR0)
#define RF0_20693_GPAIO_SEL0(rev)                     (0x93 | JTAG_20693_CR0)
#define RF0_20693_GPAIO_SEL1(rev)                     (0x94 | JTAG_20693_CR0)
#define RF0_20693_GPAIO_SEL2(rev)                     (0x95 | JTAG_20693_CR0)
#define RF0_20693_BG_CFG1(rev)                        (0x96 | JTAG_20693_CR0)
#define RF0_20693_BG_CFG2(rev)                        (0x97 | JTAG_20693_CR0)
#define RF0_20693_BG_TRIM1(rev)                       (0x98 | JTAG_20693_CR0)
#define RF0_20693_BG_TRIM2(rev)                       (0x99 | JTAG_20693_CR0)
#define RF0_20693_BG_OVR1(rev)                        (0x9a | JTAG_20693_CR0)
#define RF0_20693_RCAL_CFG_NORTH(rev)                 (0x9b | JTAG_20693_CR0)
#define RF0_20693_RCAL_CFG_EAST(rev)                  (0x9c | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG0(rev)                     (0x9d | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG1(rev)                     (0x9e | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG2(rev)                     (0x9f | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG3(rev)                     (0xa0 | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG4(rev)                     (0xa1 | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG5(rev)                     (0xa2 | JTAG_20693_CR0)
#define RF0_20693_RCCAL_CFG6(rev)                     (0xa3 | JTAG_20693_CR0)
#define RF0_20693_VREG_CFG(rev)                       (0xa4 | JTAG_20693_CR0)
#define RF0_20693_VREG_OVR1(rev)                      (0xa5 | JTAG_20693_CR0)
#define RF0_20693_PMU_STAT(rev)                       (0xa6 | JTAG_20693_CR0)
#define RF0_20693_PMU_OP(rev)                         (0xa7 | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG1(rev)                       (0xa8 | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG2(rev)                       (0xa9 | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG3(rev)                       (0xaa | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG4(rev)                       (0xab | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG5(rev)                       (0xac | JTAG_20693_CR0)
#define RF0_20693_PMU_CFG6(rev)                       (0xad | JTAG_20693_CR0)
#define RF0_20693_PMU_OVR(rev)                        (0xae | JTAG_20693_CR0)
#define RF0_20693_IQCAL_CFG1(rev)                     (0xaf | JTAG_20693_CR0)
#define RF0_20693_IQCAL_CFG2(rev)                     (0xb0 | JTAG_20693_CR0)
#define RF0_20693_IQCAL_CFG3(rev)                     (0xb1 | JTAG_20693_CR0)
#define RF0_20693_IQCAL_IDAC(rev)                     (0xb2 | JTAG_20693_CR0)
#define RF0_20693_IQCAL_OVR1(rev)                     (0xb3 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_CFG1(rev)                     (0xb4 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_CFG2(rev)                     (0xb5 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_CFG3(rev)                     (0xb6 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_CFG4(rev)                     (0xb7 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_CFG5(rev)                     (0xb8 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_OVR1(rev)                     (0xb9 | JTAG_20693_CR0)
#define RF0_20693_LOGEN_OVR2(rev)                     (0xba | JTAG_20693_CR0)
#define RF0_20693_CLK_DIV_CFG1(rev)                   (0xbb | JTAG_20693_CR0)
#define RF0_20693_CLK_DIV_OVR1(rev)                   (0xbc | JTAG_20693_CR0)
#define RF0_20693_LNA5G_TUNE(rev)                     (0xbd | JTAG_20693_CR0)
#define RF0_20693_TXRX5G_CAL_RX(rev)                  (0xbe | JTAG_20693_CR0)
#define RF0_20693_LNA5G_CFG1(rev)                     (0xbf | JTAG_20693_CR0)
#define RF0_20693_LNA5G_CFG2(rev)                     (0xc0 | JTAG_20693_CR0)
#define RF0_20693_LNA5G_CFG3(rev)                     (0xc1 | JTAG_20693_CR0)
#define RF0_20693_LNA5G_CFG4(rev)                     (0xc2 | JTAG_20693_CR0)
#define RF0_20693_LNA5G_RSSI1(rev)                    (0xc3 | JTAG_20693_CR0)
#define RF0_20693_LNA5G_RSSI2(rev)                    (0xc4 | JTAG_20693_CR0)
#define RF0_20693_RXRF5G_SPARE(rev)                   (0xc5 | JTAG_20693_CR0)
#define RF0_20693_RXRF5G_CFG1(rev)                    (0xc6 | JTAG_20693_CR0)
#define RF0_20693_RXRF5G_CFG2(rev)                    (0xc7 | JTAG_20693_CR0)
#define RF0_20693_RXRF5G_CFG3(rev)                    (0xc8 | JTAG_20693_CR0)
#define RF0_20693_RX_TOP_5G_OVR(rev)                  (0xc9 | JTAG_20693_CR0)
#define RF0_20693_RX_TOP_5G_OVR2(rev)                 (0xca | JTAG_20693_CR0)
#define RF0_20693_LNA2G_CFG1(rev)                     (0xcb | JTAG_20693_CR0)
#define RF0_20693_LNA2G_CFG2(rev)                     (0xcc | JTAG_20693_CR0)
#define RF0_20693_LNA2G_TUNE(rev)                     (0xcd | JTAG_20693_CR0)
#define RF0_20693_LNA2G_IDAC1(rev)                    (0xce | JTAG_20693_CR0)
#define RF0_20693_LNA2G_RSSI1(rev)                    (0xcf | JTAG_20693_CR0)
#define RF0_20693_LNA2G_RSSI2(rev)                    (0xd0 | JTAG_20693_CR0)
#define RF0_20693_RXMIX2G_CFG1(rev)                   (0xd1 | JTAG_20693_CR0)
#define RF0_20693_RXRF2G_CFG1(rev)                    (0xd2 | JTAG_20693_CR0)
#define RF0_20693_RXRF2G_CFG2(rev)                    (0xd3 | JTAG_20693_CR0)
#define RF0_20693_RX_TOP_2G_OVR_EAST(rev)             (0xd4 | JTAG_20693_CR0)
#define RF0_20693_RX_TOP_2G_OVR_EAST2(rev)            (0xd5 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG1(rev)                       (0xd6 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG2(rev)                       (0xd7 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG3(rev)                       (0xd8 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG4(rev)                       (0xd9 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG5(rev)                       (0xda | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG6(rev)                       (0xdb | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG7(rev)                       (0xdc | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG8(rev)                       (0xdd | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG9(rev)                       (0xde | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG10(rev)                      (0xdf | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG11(rev)                      (0xe0 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG12(rev)                      (0xe1 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG13(rev)                      (0xe2 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG14(rev)                      (0xe3 | JTAG_20693_CR0)
#define RF0_20693_TIA_CFG15(rev)                      (0xe4 | JTAG_20693_CR0)
#define RF0_20693_RX_BB_2G_OVR_EAST(rev)              (0xe5 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG1(rev)                       (0xe6 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG2(rev)                       (0xe7 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG3(rev)                       (0xe8 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG4(rev)                       (0xe9 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG5(rev)                       (0xea | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG6(rev)                       (0xeb | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG7(rev)                       (0xec | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG8(rev)                       (0xed | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG9(rev)                       (0xee | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG10(rev)                      (0xef | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG13(rev)                      (0xf0 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG14(rev)                      (0xf1 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG15(rev)                      (0xf2 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG16(rev)                      (0xf3 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG17(rev)                      (0xf4 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG18(rev)                      (0xf5 | JTAG_20693_CR0)
#define RF0_20693_ADC_CFG19(rev)                      (0xf6 | JTAG_20693_CR0)
#define RF0_20693_ADC_OVR1(rev)                       (0xf7 | JTAG_20693_CR0)
#define RF0_20693_LPO_CFG1(rev)                       (0xf8 | JTAG_20693_CR0)
#define RF0_20693_LPO_CFG2(rev)                       (0xf9 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG1(rev)                     (0xfa | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG2(rev)                     (0xfb | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG3(rev)                     (0xfc | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG4(rev)                     (0xfd | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG5(rev)                     (0xfe | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG6(rev)                     (0xff | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG7(rev)                     (0x100 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG8(rev)                     (0x101 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG9(rev)                     (0x102 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG10(rev)                    (0x103 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG11(rev)                    (0x104 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG12(rev)                    (0x105 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG13(rev)                    (0x106 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG14(rev)                    (0x107 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG15(rev)                    (0x108 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG16(rev)                    (0x109 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG17(rev)                    (0x10a | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG18(rev)                    (0x10b | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG19(rev)                    (0x10c | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG20(rev)                    (0x10d | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG21(rev)                    (0x10e | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG22(rev)                    (0x10f | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG23(rev)                    (0x110 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG24(rev)                    (0x111 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG25(rev)                    (0x112 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG26(rev)                    (0x113 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG27(rev)                    (0x114 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG28(rev)                    (0x115 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG29(rev)                    (0x116 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG30(rev)                    (0x117 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG31(rev)                    (0x118 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG32(rev)                    (0x119 | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG33(rev)                    (0x11a | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG34(rev)                    (0x11b | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG35(rev)                    (0x11c | JTAG_20693_CR0)
#define RF0_20693_SPARE_CFG36(rev)                    (0x11d | JTAG_20693_CR0)
#define RF0_20693_CLB_CFG1(rev)                       (0x11e | JTAG_20693_CR0)
#define RF0_20693_CLB_CFG2(rev)                       (0x11f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_0(rev)                      (0x120 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_1(rev)                      (0x121 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_2(rev)                      (0x122 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_3(rev)                      (0x123 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_4(rev)                      (0x124 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_5(rev)                      (0x125 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_6(rev)                      (0x126 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_7(rev)                      (0x127 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_8(rev)                      (0x128 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_9(rev)                      (0x129 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_10(rev)                     (0x12a | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_11(rev)                     (0x12b | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_12(rev)                     (0x12c | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_13(rev)                     (0x12d | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_14(rev)                     (0x12e | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_15(rev)                     (0x12f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_16(rev)                     (0x130 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_17(rev)                     (0x131 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_18(rev)                     (0x132 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_19(rev)                     (0x133 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_20(rev)                     (0x134 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_21(rev)                     (0x135 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_22(rev)                     (0x136 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_23(rev)                     (0x137 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_24(rev)                     (0x138 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_25(rev)                     (0x139 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_26(rev)                     (0x13a | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_27(rev)                     (0x13b | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_28(rev)                     (0x13c | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_29(rev)                     (0x13d | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_30(rev)                     (0x13e | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_31(rev)                     (0x13f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_32(rev)                     (0x140 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_33(rev)                     (0x141 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_34(rev)                     (0x142 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_35(rev)                     (0x143 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_36(rev)                     (0x144 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_37(rev)                     (0x145 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_38(rev)                     (0x146 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_39(rev)                     (0x147 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_40(rev)                     (0x148 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_41(rev)                     (0x149 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_42(rev)                     (0x14a | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_43(rev)                     (0x14b | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_44(rev)                     (0x14c | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_45(rev)                     (0x14d | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_46(rev)                     (0x14e | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_47(rev)                     (0x14f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_48(rev)                     (0x150 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_49(rev)                     (0x151 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_50(rev)                     (0x152 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_51(rev)                     (0x153 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_52(rev)                     (0x154 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_53(rev)                     (0x155 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_54(rev)                     (0x156 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_55(rev)                     (0x157 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_56(rev)                     (0x158 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_57(rev)                     (0x159 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_58(rev)                     (0x15a | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_59(rev)                     (0x15b | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_60(rev)                     (0x15c | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_61(rev)                     (0x15d | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_62(rev)                     (0x15e | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_63(rev)                     (0x15f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_64(rev)                     (0x160 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_65(rev)                     (0x161 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_66(rev)                     (0x162 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_68(rev)                     (0x163 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_69(rev)                     (0x164 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_70(rev)                     (0x165 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_71(rev)                     (0x166 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_72(rev)                     (0x167 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_73(rev)                     (0x168 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_74(rev)                     (0x169 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_75(rev)                     (0x16a | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_76(rev)                     (0x16b | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_77(rev)                     (0x16c | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_78(rev)                     (0x16d | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_79(rev)                     (0x16e | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_80(rev)                     (0x16f | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_81(rev)                     (0x170 | JTAG_20693_CR0)
#define RF0_20693_TIA_LUT_82(rev)                     (0x171 | JTAG_20693_CR0)
#define RF1_20693_REV_ID(rev)                         (0x0 | JTAG_20693_CR1)
#define RF1_20693_DEV_ID(rev)                         (0x1 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_BASECORE(rev)                (0x2 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_CORE01(rev)                  (0x3 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_CORE23(rev)                  (0x4 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_CORE45(rev)                  (0x5 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_CORE67(rev)                  (0x6 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_INFO_PLL(rev)                (0x7 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_RXDIV0(rev)                  (0x8 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_RXDIV1(rev)                  (0x9 | JTAG_20693_CR1)
#define RF1_20693_CONFIG_RXDIV2(rev)                  (0xa | JTAG_20693_CR1)
#define RF1_20693_CONFIG_RXDIV3(rev)                  (0xb | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL1(rev)                      (0xc | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL2(rev)                      (0xd | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL3(rev)                      (0xe | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL4(rev)                      (0xf | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL5(rev)                      (0x10 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL6(rev)                      (0x11 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL8(rev)                      (0x12 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL9(rev)                      (0x13 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL10(rev)                     (0x14 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL11(rev)                     (0x15 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL12(rev)                     (0x16 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL13(rev)                     (0x17 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL14(rev)                     (0x18 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTALLDO1(rev)                   (0x19 | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL15(rev)                     (0x1a | JTAG_20693_CR1)
#define RF1_20693_PLL_XTAL_OVR1(rev)                  (0x1b | JTAG_20693_CR1)
#define RF1_20693_PLL_CP1(rev)                        (0x1c | JTAG_20693_CR1)
#define RF1_20693_PLL_CP2(rev)                        (0x1d | JTAG_20693_CR1)
#define RF1_20693_PLL_CP3(rev)                        (0x1e | JTAG_20693_CR1)
#define RF1_20693_PLL_CP4(rev)                        (0x1f | JTAG_20693_CR1)
#define RF1_20693_PLL_CP5(rev)                        (0x20 | JTAG_20693_CR1)
#define RF1_20693_PLL_FRCT1(rev)                      (0x21 | JTAG_20693_CR1)
#define RF1_20693_PLL_FRCT2(rev)                      (0x22 | JTAG_20693_CR1)
#define RF1_20693_PLL_FRCT3(rev)                      (0x23 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF1(rev)                        (0x24 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF2(rev)                        (0x25 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF3(rev)                        (0x26 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF4(rev)                        (0x27 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF5(rev)                        (0x28 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF6(rev)                        (0x29 | JTAG_20693_CR1)
#define RF1_20693_PLL_LF7(rev)                        (0x2a | JTAG_20693_CR1)
#define RF1_20693_PLL_MMD1(rev)                       (0x2b | JTAG_20693_CR1)
#define RF1_20693_PLL_MONITOR1(rev)                   (0x2c | JTAG_20693_CR1)
#define RF1_20693_PLL_CFG1(rev)                       (0x2d | JTAG_20693_CR1)
#define RF1_20693_PLL_CFG2(rev)                       (0x2e | JTAG_20693_CR1)
#define RF1_20693_PLL_CFG3(rev)                       (0x2f | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO2(rev)                       (0x30 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO3(rev)                       (0x31 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO4(rev)                       (0x32 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO5(rev)                       (0x33 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO6(rev)                       (0x34 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCO8(rev)                       (0x35 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL1(rev)                    (0x36 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL2(rev)                    (0x37 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL3(rev)                    (0x38 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL4(rev)                    (0x39 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL5(rev)                    (0x3a | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL6(rev)                    (0x3b | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL7(rev)                    (0x3c | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL8(rev)                    (0x3d | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL9(rev)                    (0x3e | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL10(rev)                   (0x3f | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL11(rev)                   (0x40 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL12(rev)                   (0x41 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL13(rev)                   (0x42 | JTAG_20693_CR1)
#define RF1_20693_PLL_DSPR27(rev)                     (0x43 | JTAG_20693_CR1)
#define RF1_20693_PLL_CFGR1(rev)                      (0x44 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL14(rev)                   (0x45 | JTAG_20693_CR1)
#define RF1_20693_PLL_VCOCAL15(rev)                   (0x46 | JTAG_20693_CR1)
#define RF1_20693_PLL_HVLDO1(rev)                     (0x47 | JTAG_20693_CR1)
#define RF1_20693_PLL_HVLDO2(rev)                     (0x48 | JTAG_20693_CR1)
#define RF1_20693_PLL_HVLDO3(rev)                     (0x49 | JTAG_20693_CR1)
#define RF1_20693_PLL_HVLDO4(rev)                     (0x4a | JTAG_20693_CR1)
#define RF1_20693_RFPLL_OVR1(rev)                     (0x4b | JTAG_20693_CR1)
#define RF1_20693_TX_DAC_CFG1(rev)                    (0x4c | JTAG_20693_CR1)
#define RF1_20693_TX_DAC_CFG4(rev)                    (0x4d | JTAG_20693_CR1)
#define RF1_20693_TX_DAC_CFG5(rev)                    (0x4e | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG1(rev)                    (0x4f | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG2(rev)                    (0x50 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG3(rev)                    (0x51 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG4(rev)                    (0x52 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG5(rev)                    (0x53 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG6(rev)                    (0x54 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG7(rev)                    (0x55 | JTAG_20693_CR1)
#define RF1_20693_TX_LPF_CFG8(rev)                    (0x56 | JTAG_20693_CR1)
#define RF1_20693_TX_AFE_CFG1(rev)                    (0x57 | JTAG_20693_CR1)
#define RF1_20693_TX_BB_OVR1(rev)                     (0x58 | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_CFG1(rev)                    (0x59 | JTAG_20693_CR1)
#define RF1_20693_TX2G_CFG1(rev)                      (0x5a | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG1(rev)                   (0x5b | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG2(rev)                   (0x5c | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG3(rev)                   (0x5d | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG4(rev)                   (0x5e | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG5(rev)                   (0x5f | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG6(rev)                   (0x60 | JTAG_20693_CR1)
#define RF1_20693_TXMIX2G_CFG7(rev)                   (0x61 | JTAG_20693_CR1)
#define RF1_20693_PA2G_CFG1(rev)                      (0x62 | JTAG_20693_CR1)
#define RF1_20693_PA2G_CFG2(rev)                      (0x63 | JTAG_20693_CR1)
#define RF1_20693_PA2G_CFG3(rev)                      (0x64 | JTAG_20693_CR1)
#define RF1_20693_PA2G_CFG4(rev)                      (0x65 | JTAG_20693_CR1)
#define RF1_20693_PA2G_IDAC1(rev)                     (0x66 | JTAG_20693_CR1)
#define RF1_20693_PA2G_IDAC2(rev)                     (0x67 | JTAG_20693_CR1)
#define RF1_20693_PA2G_INCAP(rev)                     (0x68 | JTAG_20693_CR1)
#define RF1_20693_TRSW2G_CFG1(rev)                    (0x69 | JTAG_20693_CR1)
#define RF1_20693_TRSW2G_CFG2(rev)                    (0x6a | JTAG_20693_CR1)
#define RF1_20693_TX_LOGEN2G_CFG1(rev)                (0x6b | JTAG_20693_CR1)
#define RF1_20693_TX2G_MISC_CFG1(rev)                 (0x6c | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_2G_OVR_EAST(rev)             (0x6d | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_2G_OVR1_EAST(rev)            (0x6e | JTAG_20693_CR1)
#define RF1_20693_TX_STAGGER_EAST(rev)                (0x6f | JTAG_20693_CR1)
#define RF1_20693_TX5G_CFG1(rev)                      (0x70 | JTAG_20693_CR1)
#define RF1_20693_TXGM5G_CFG1(rev)                    (0x71 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG1(rev)                   (0x72 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG3(rev)                   (0x73 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG4(rev)                   (0x74 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG5(rev)                   (0x75 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG6(rev)                   (0x76 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG7(rev)                   (0x77 | JTAG_20693_CR1)
#define RF1_20693_TXMIX5G_CFG8(rev)                   (0x78 | JTAG_20693_CR1)
#define RF1_20693_PA5G_CFG1(rev)                      (0x79 | JTAG_20693_CR1)
#define RF1_20693_PA5G_CFG2(rev)                      (0x7a | JTAG_20693_CR1)
#define RF1_20693_PA5G_CFG3(rev)                      (0x7b | JTAG_20693_CR1)
#define RF1_20693_PA5G_CFG4(rev)                      (0x7c | JTAG_20693_CR1)
#define RF1_20693_PA5G_CFG5(rev)                      (0x7d | JTAG_20693_CR1)
#define RF1_20693_PA5G_IDAC1(rev)                     (0x7e | JTAG_20693_CR1)
#define RF1_20693_PA5G_IDAC2(rev)                     (0x7f | JTAG_20693_CR1)
#define RF1_20693_PA5G_IDAC3(rev)                     (0x80 | JTAG_20693_CR1)
#define RF1_20693_PA5G_INCAP(rev)                     (0x81 | JTAG_20693_CR1)
#define RF1_20693_TRSW5G_CFG1(rev)                    (0x82 | JTAG_20693_CR1)
#define RF1_20693_TRSW5G_CFG2(rev)                    (0x83 | JTAG_20693_CR1)
#define RF1_20693_TX_LOGEN5G_CFG1(rev)                (0x84 | JTAG_20693_CR1)
#define RF1_20693_TX5G_MISC_CFG1(rev)                 (0x85 | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_5G_OVR1(rev)                 (0x86 | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_5G_OVR2(rev)                 (0x87 | JTAG_20693_CR1)
#define RF1_20693_TX_TOP_5G_OVR3(rev)                 (0x88 | JTAG_20693_CR1)
#define RF1_20693_VBAT_CFG(rev)                       (0x8a | JTAG_20693_CR1)
#define RF1_20693_VBAT_OVR1(rev)                      (0x8b | JTAG_20693_CR1)
#define RF1_20693_TEMPSENSE_CFG(rev)                  (0x8c | JTAG_20693_CR1)
#define RF1_20693_TEMPSENSE_OVR1(rev)                 (0x8d | JTAG_20693_CR1)
#define RF1_20693_AUXPGA_CFG1(rev)                    (0x8e | JTAG_20693_CR1)
#define RF1_20693_AUXPGA_VMID(rev)                    (0x8f | JTAG_20693_CR1)
#define RF1_20693_AUXPGA_OVR1(rev)                    (0x90 | JTAG_20693_CR1)
#define RF1_20693_TESTBUF_CFG1(rev)                   (0x91 | JTAG_20693_CR1)
#define RF1_20693_TESTBUF_OVR1(rev)                   (0x92 | JTAG_20693_CR1)
#define RF1_20693_GPAIO_SEL0(rev)                     (0x93 | JTAG_20693_CR1)
#define RF1_20693_GPAIO_SEL1(rev)                     (0x94 | JTAG_20693_CR1)
#define RF1_20693_GPAIO_SEL2(rev)                     (0x95 | JTAG_20693_CR1)
#define RF1_20693_BG_CFG1(rev)                        (0x96 | JTAG_20693_CR1)
#define RF1_20693_BG_CFG2(rev)                        (0x97 | JTAG_20693_CR1)
#define RF1_20693_BG_TRIM1(rev)                       (0x98 | JTAG_20693_CR1)
#define RF1_20693_BG_TRIM2(rev)                       (0x99 | JTAG_20693_CR1)
#define RF1_20693_BG_OVR1(rev)                        (0x9a | JTAG_20693_CR1)
#define RF1_20693_RCAL_CFG_NORTH(rev)                 (0x9b | JTAG_20693_CR1)
#define RF1_20693_RCAL_CFG_EAST(rev)                  (0x9c | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG0(rev)                     (0x9d | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG1(rev)                     (0x9e | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG2(rev)                     (0x9f | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG3(rev)                     (0xa0 | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG4(rev)                     (0xa1 | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG5(rev)                     (0xa2 | JTAG_20693_CR1)
#define RF1_20693_RCCAL_CFG6(rev)                     (0xa3 | JTAG_20693_CR1)
#define RF1_20693_VREG_CFG(rev)                       (0xa4 | JTAG_20693_CR1)
#define RF1_20693_VREG_OVR1(rev)                      (0xa5 | JTAG_20693_CR1)
#define RF1_20693_PMU_STAT(rev)                       (0xa6 | JTAG_20693_CR1)
#define RF1_20693_PMU_OP(rev)                         (0xa7 | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG1(rev)                       (0xa8 | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG2(rev)                       (0xa9 | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG3(rev)                       (0xaa | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG4(rev)                       (0xab | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG5(rev)                       (0xac | JTAG_20693_CR1)
#define RF1_20693_PMU_CFG6(rev)                       (0xad | JTAG_20693_CR1)
#define RF1_20693_PMU_OVR(rev)                        (0xae | JTAG_20693_CR1)
#define RF1_20693_IQCAL_CFG1(rev)                     (0xaf | JTAG_20693_CR1)
#define RF1_20693_IQCAL_CFG2(rev)                     (0xb0 | JTAG_20693_CR1)
#define RF1_20693_IQCAL_CFG3(rev)                     (0xb1 | JTAG_20693_CR1)
#define RF1_20693_IQCAL_IDAC(rev)                     (0xb2 | JTAG_20693_CR1)
#define RF1_20693_IQCAL_OVR1(rev)                     (0xb3 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_CFG1(rev)                     (0xb4 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_CFG2(rev)                     (0xb5 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_CFG3(rev)                     (0xb6 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_CFG4(rev)                     (0xb7 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_CFG5(rev)                     (0xb8 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_OVR1(rev)                     (0xb9 | JTAG_20693_CR1)
#define RF1_20693_LOGEN_OVR2(rev)                     (0xba | JTAG_20693_CR1)
#define RF1_20693_CLK_DIV_CFG1(rev)                   (0xbb | JTAG_20693_CR1)
#define RF1_20693_CLK_DIV_OVR1(rev)                   (0xbc | JTAG_20693_CR1)
#define RF1_20693_LNA5G_TUNE(rev)                     (0xbd | JTAG_20693_CR1)
#define RF1_20693_TXRX5G_CAL_RX(rev)                  (0xbe | JTAG_20693_CR1)
#define RF1_20693_LNA5G_CFG1(rev)                     (0xbf | JTAG_20693_CR1)
#define RF1_20693_LNA5G_CFG2(rev)                     (0xc0 | JTAG_20693_CR1)
#define RF1_20693_LNA5G_CFG3(rev)                     (0xc1 | JTAG_20693_CR1)
#define RF1_20693_LNA5G_CFG4(rev)                     (0xc2 | JTAG_20693_CR1)
#define RF1_20693_LNA5G_RSSI1(rev)                    (0xc3 | JTAG_20693_CR1)
#define RF1_20693_LNA5G_RSSI2(rev)                    (0xc4 | JTAG_20693_CR1)
#define RF1_20693_RXRF5G_SPARE(rev)                   (0xc5 | JTAG_20693_CR1)
#define RF1_20693_RXRF5G_CFG1(rev)                    (0xc6 | JTAG_20693_CR1)
#define RF1_20693_RXRF5G_CFG2(rev)                    (0xc7 | JTAG_20693_CR1)
#define RF1_20693_RXRF5G_CFG3(rev)                    (0xc8 | JTAG_20693_CR1)
#define RF1_20693_RX_TOP_5G_OVR(rev)                  (0xc9 | JTAG_20693_CR1)
#define RF1_20693_RX_TOP_5G_OVR2(rev)                 (0xca | JTAG_20693_CR1)
#define RF1_20693_LNA2G_CFG1(rev)                     (0xcb | JTAG_20693_CR1)
#define RF1_20693_LNA2G_CFG2(rev)                     (0xcc | JTAG_20693_CR1)
#define RF1_20693_LNA2G_TUNE(rev)                     (0xcd | JTAG_20693_CR1)
#define RF1_20693_LNA2G_IDAC1(rev)                    (0xce | JTAG_20693_CR1)
#define RF1_20693_LNA2G_RSSI1(rev)                    (0xcf | JTAG_20693_CR1)
#define RF1_20693_LNA2G_RSSI2(rev)                    (0xd0 | JTAG_20693_CR1)
#define RF1_20693_RXMIX2G_CFG1(rev)                   (0xd1 | JTAG_20693_CR1)
#define RF1_20693_RXRF2G_CFG1(rev)                    (0xd2 | JTAG_20693_CR1)
#define RF1_20693_RXRF2G_CFG2(rev)                    (0xd3 | JTAG_20693_CR1)
#define RF1_20693_RX_TOP_2G_OVR_EAST(rev)             (0xd4 | JTAG_20693_CR1)
#define RF1_20693_RX_TOP_2G_OVR_EAST2(rev)            (0xd5 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG1(rev)                       (0xd6 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG2(rev)                       (0xd7 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG3(rev)                       (0xd8 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG4(rev)                       (0xd9 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG5(rev)                       (0xda | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG6(rev)                       (0xdb | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG7(rev)                       (0xdc | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG8(rev)                       (0xdd | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG9(rev)                       (0xde | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG10(rev)                      (0xdf | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG11(rev)                      (0xe0 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG12(rev)                      (0xe1 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG13(rev)                      (0xe2 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG14(rev)                      (0xe3 | JTAG_20693_CR1)
#define RF1_20693_TIA_CFG15(rev)                      (0xe4 | JTAG_20693_CR1)
#define RF1_20693_RX_BB_2G_OVR_EAST(rev)              (0xe5 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG1(rev)                       (0xe6 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG2(rev)                       (0xe7 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG3(rev)                       (0xe8 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG4(rev)                       (0xe9 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG5(rev)                       (0xea | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG6(rev)                       (0xeb | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG7(rev)                       (0xec | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG8(rev)                       (0xed | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG9(rev)                       (0xee | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG10(rev)                      (0xef | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG13(rev)                      (0xf0 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG14(rev)                      (0xf1 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG15(rev)                      (0xf2 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG16(rev)                      (0xf3 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG17(rev)                      (0xf4 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG18(rev)                      (0xf5 | JTAG_20693_CR1)
#define RF1_20693_ADC_CFG19(rev)                      (0xf6 | JTAG_20693_CR1)
#define RF1_20693_ADC_OVR1(rev)                       (0xf7 | JTAG_20693_CR1)
#define RF1_20693_LPO_CFG1(rev)                       (0xf8 | JTAG_20693_CR1)
#define RF1_20693_LPO_CFG2(rev)                       (0xf9 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG1(rev)                     (0xfa | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG2(rev)                     (0xfb | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG3(rev)                     (0xfc | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG4(rev)                     (0xfd | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG5(rev)                     (0xfe | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG6(rev)                     (0xff | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG7(rev)                     (0x100 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG8(rev)                     (0x101 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG9(rev)                     (0x102 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG10(rev)                    (0x103 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG11(rev)                    (0x104 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG12(rev)                    (0x105 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG13(rev)                    (0x106 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG14(rev)                    (0x107 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG15(rev)                    (0x108 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG16(rev)                    (0x109 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG17(rev)                    (0x10a | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG18(rev)                    (0x10b | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG19(rev)                    (0x10c | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG20(rev)                    (0x10d | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG21(rev)                    (0x10e | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG22(rev)                    (0x10f | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG23(rev)                    (0x110 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG24(rev)                    (0x111 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG25(rev)                    (0x112 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG26(rev)                    (0x113 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG27(rev)                    (0x114 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG28(rev)                    (0x115 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG29(rev)                    (0x116 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG30(rev)                    (0x117 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG31(rev)                    (0x118 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG32(rev)                    (0x119 | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG33(rev)                    (0x11a | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG34(rev)                    (0x11b | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG35(rev)                    (0x11c | JTAG_20693_CR1)
#define RF1_20693_SPARE_CFG36(rev)                    (0x11d | JTAG_20693_CR1)
#define RF1_20693_CLB_CFG1(rev)                       (0x11e | JTAG_20693_CR1)
#define RF1_20693_CLB_CFG2(rev)                       (0x11f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_0(rev)                      (0x120 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_1(rev)                      (0x121 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_2(rev)                      (0x122 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_3(rev)                      (0x123 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_4(rev)                      (0x124 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_5(rev)                      (0x125 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_6(rev)                      (0x126 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_7(rev)                      (0x127 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_8(rev)                      (0x128 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_9(rev)                      (0x129 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_10(rev)                     (0x12a | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_11(rev)                     (0x12b | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_12(rev)                     (0x12c | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_13(rev)                     (0x12d | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_14(rev)                     (0x12e | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_15(rev)                     (0x12f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_16(rev)                     (0x130 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_17(rev)                     (0x131 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_18(rev)                     (0x132 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_19(rev)                     (0x133 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_20(rev)                     (0x134 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_21(rev)                     (0x135 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_22(rev)                     (0x136 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_23(rev)                     (0x137 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_24(rev)                     (0x138 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_25(rev)                     (0x139 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_26(rev)                     (0x13a | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_27(rev)                     (0x13b | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_28(rev)                     (0x13c | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_29(rev)                     (0x13d | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_30(rev)                     (0x13e | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_31(rev)                     (0x13f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_32(rev)                     (0x140 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_33(rev)                     (0x141 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_34(rev)                     (0x142 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_35(rev)                     (0x143 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_36(rev)                     (0x144 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_37(rev)                     (0x145 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_38(rev)                     (0x146 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_39(rev)                     (0x147 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_40(rev)                     (0x148 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_41(rev)                     (0x149 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_42(rev)                     (0x14a | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_43(rev)                     (0x14b | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_44(rev)                     (0x14c | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_45(rev)                     (0x14d | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_46(rev)                     (0x14e | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_47(rev)                     (0x14f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_48(rev)                     (0x150 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_49(rev)                     (0x151 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_50(rev)                     (0x152 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_51(rev)                     (0x153 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_52(rev)                     (0x154 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_53(rev)                     (0x155 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_54(rev)                     (0x156 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_55(rev)                     (0x157 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_56(rev)                     (0x158 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_57(rev)                     (0x159 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_58(rev)                     (0x15a | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_59(rev)                     (0x15b | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_60(rev)                     (0x15c | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_61(rev)                     (0x15d | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_62(rev)                     (0x15e | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_63(rev)                     (0x15f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_64(rev)                     (0x160 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_65(rev)                     (0x161 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_66(rev)                     (0x162 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_68(rev)                     (0x163 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_69(rev)                     (0x164 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_70(rev)                     (0x165 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_71(rev)                     (0x166 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_72(rev)                     (0x167 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_73(rev)                     (0x168 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_74(rev)                     (0x169 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_75(rev)                     (0x16a | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_76(rev)                     (0x16b | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_77(rev)                     (0x16c | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_78(rev)                     (0x16d | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_79(rev)                     (0x16e | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_80(rev)                     (0x16f | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_81(rev)                     (0x170 | JTAG_20693_CR1)
#define RF1_20693_TIA_LUT_82(rev)                     (0x171 | JTAG_20693_CR1)
/* Definitions of 20693 register fields */
#define RF_20693_PLL_VCOCAL5_rfpll_vcocal_delayAfterRefresh_MASK(rev) 0xff00
#define RF_20693_PLL_VCOCAL5_rfpll_vcocal_delayAfterRefresh_SHIFT(rev) 8
#define RF_20693_TXMIX2G_CFG2_mx2g_idac_cascode_MASK(rev) 0x3e
#define RF_20693_TXMIX2G_CFG2_mx2g_idac_cascode_SHIFT(rev) 1
#define RF_20693_PLL_XTAL10_xtal_dty_corr_cal_rst_MASK(rev) 0x800
#define RF_20693_PLL_XTAL10_xtal_dty_corr_cal_rst_SHIFT(rev) 11
#define RF_20693_TIA_LUT_1_tia_C1_step1_MASK(rev)     0xff
#define RF_20693_TIA_LUT_1_tia_C1_step1_SHIFT(rev)    0
#define RF_20693_RCCAL_CFG1_rccal_START_MASK(rev)     0x1
#define RF_20693_RCCAL_CFG1_rccal_START_SHIFT(rev)    0
#define RF_20693_TX_LPF_CFG2_lpf_sel_5g_out_gm_MASK(rev) 0x1000
#define RF_20693_TX_LPF_CFG2_lpf_sel_5g_out_gm_SHIFT(rev) 12
#define RF_20693_TRSW5G_CFG1_trsw5g_gpaio_en_MASK(rev) 0x200
#define RF_20693_TRSW5G_CFG1_trsw5g_gpaio_en_SHIFT(rev) 9
#define RF_20693_PLL_FRCT1_rfpll_frct_stop_mod_MASK(rev) 0x1
#define RF_20693_PLL_FRCT1_rfpll_frct_stop_mod_SHIFT(rev) 0
#define RF_20693_PMU_OP_wlpmu_TXldo_pu_MASK(rev)      0x8
#define RF_20693_PMU_OP_wlpmu_TXldo_pu_SHIFT(rev)     3
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_6g_mimo_pu_MASK(rev) 0x800
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_6g_mimo_pu_SHIFT(rev) 11
#define RF_20693_LOGEN_CFG3_logencore_5g_mimosrc_pu_MASK(rev) 0x8
#define RF_20693_LOGEN_CFG3_logencore_5g_mimosrc_pu_SHIFT(rev) 3
#define RF_20693_PLL_VCO3_rfpll_vco_cvar_extra_MASK(rev) 0x1e00
#define RF_20693_PLL_VCO3_rfpll_vco_cvar_extra_SHIFT(rev) 9
#define RF_20693_TX_LPF_CFG2_lpf_sw_gpaio_MASK(rev)   0xfff
#define RF_20693_TX_LPF_CFG2_lpf_sw_gpaio_SHIFT(rev)  0
#define RF_20693_ADC_CFG2_adc_gi_MASK(rev)            0x7f
#define RF_20693_ADC_CFG2_adc_gi_SHIFT(rev)           0
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_s_MASK(rev) 0x1c
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_s_SHIFT(rev) 2
#define RF_20693_TXMIX2G_CFG4_bst2g_slope_gm_MASK(rev) 0x700
#define RF_20693_TXMIX2G_CFG4_bst2g_slope_gm_SHIFT(rev) 8
#define RF_20693_PLL_FRCT2_rfpll_frct_wild_base_high_MASK(rev) 0xffff
#define RF_20693_PLL_FRCT2_rfpll_frct_wild_base_high_SHIFT(rev) 0
#define RF_20693_TIA_LUT_32_tia_R1_step6_MASK(rev)    0xff
#define RF_20693_TIA_LUT_32_tia_R1_step6_SHIFT(rev)   0
#define RF_20693_PLL_CP3_rfpll_cp_idump_offset_up_MASK(rev) 0xf
#define RF_20693_PLL_CP3_rfpll_cp_idump_offset_up_SHIFT(rev) 0
#define RF_20693_LPO_CFG1_lpo_en_MASK(rev)            0x1
#define RF_20693_LPO_CFG1_lpo_en_SHIFT(rev)           0
#define RF_20693_TX_DAC_CFG1_DAC_pd_partial_MASK(rev) 0x2000
#define RF_20693_TX_DAC_CFG1_DAC_pd_partial_SHIFT(rev) 13
#define RF_20693_PLL_VCOCAL4_rfpll_vcocal_delayAfterCloseLoop_MASK(rev) 0xff00
#define RF_20693_PLL_VCOCAL4_rfpll_vcocal_delayAfterCloseLoop_SHIFT(rev) 8
#define RF_20693_TX2G_MISC_CFG1_cal2g_pa_pu_MASK(rev) 0x1
#define RF_20693_TX2G_MISC_CFG1_cal2g_pa_pu_SHIFT(rev) 0
#define RF_20693_TIA_LUT_0_tia_C1_step0_MASK(rev)     0xff
#define RF_20693_TIA_LUT_0_tia_C1_step0_SHIFT(rev)    0
#define RF_20693_TX_LPF_CFG1_lpf_bias_bq_cm_mult_MASK(rev) 0x3
#define RF_20693_TX_LPF_CFG1_lpf_bias_bq_cm_mult_SHIFT(rev) 0
#define RF_20693_TIA_LUT_10_tia_C1_step10_MASK(rev)   0xff
#define RF_20693_TIA_LUT_10_tia_C1_step10_SHIFT(rev)  0
#define RF_20693_AUXPGA_CFG1_auxpga_i_pu_MASK(rev)    0x1
#define RF_20693_AUXPGA_CFG1_auxpga_i_pu_SHIFT(rev)   0
#define RF_20693_PLL_XTAL3_xtal_xtal_swcap_out_MASK(rev) 0xf
#define RF_20693_PLL_XTAL3_xtal_xtal_swcap_out_SHIFT(rev) 0
#define RF_20693_TIA_LUT_82_tia_enable_st1_step8_MASK(rev) 0x3
#define RF_20693_TIA_LUT_82_tia_enable_st1_step8_SHIFT(rev) 0
#define RF_20693_TX_TOP_CFG1_tx_powersw_1p35_en_MASK(rev) 0x1
#define RF_20693_TX_TOP_CFG1_tx_powersw_1p35_en_SHIFT(rev) 0
#define RF_20693_TIA_LUT_82_tia_enable_st1_step9_MASK(rev) 0xc
#define RF_20693_TIA_LUT_82_tia_enable_st1_step9_SHIFT(rev) 2
#define RF_20693_PLL_VCOCAL7_rfpll_vcocal_force_caps_val_MASK(rev) 0x7ff
#define RF_20693_PLL_VCOCAL7_rfpll_vcocal_force_caps_val_SHIFT(rev) 0
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_bias_cas_pu_MASK(rev) 0x1
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_bias_cas_pu_SHIFT(rev) 0
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_bias_cas_pu_MASK(rev) 0x10
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_bias_cas_pu_SHIFT(rev) 4
#define RF_20693_SPARE_CFG14_spare_14_MASK(rev)       0x8000
#define RF_20693_SPARE_CFG14_spare_14_SHIFT(rev)      15
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_qenh_MASK(rev) 0xe000
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_qenh_SHIFT(rev) 13
#define RF_20693_TX_LPF_CFG4_lpf_g12_MASK(rev)        0x1fff
#define RF_20693_TX_LPF_CFG4_lpf_g12_SHIFT(rev)       0
#define RF_20693_TX_DAC_CFG5_DAC_testmode_MASK(rev)   0x80
#define RF_20693_TX_DAC_CFG5_DAC_testmode_SHIFT(rev)  7
#define RF_20693_TIA_CFG5_tia_amp1_pwrup_MASK(rev)    0x200
#define RF_20693_TIA_CFG5_tia_amp1_pwrup_SHIFT(rev)   9
#define RF_20693_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_MASK(rev) 0xf00
#define RF_20693_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_SHIFT(rev) 8
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_pu_MASK(rev) 0x80
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_pu_SHIFT(rev) 7
#define RF_20693_TX5G_MISC_CFG1_tx5g_80p80_cas_pu_MASK(rev) 0x400
#define RF_20693_TX5G_MISC_CFG1_tx5g_80p80_cas_pu_SHIFT(rev) 10
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_tx2g_bias_pu_MASK(rev) 0x2
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_tx2g_bias_pu_SHIFT(rev) 1
#define RF_20693_TIA_LUT_31_tia_R1_step5_MASK(rev)    0xff
#define RF_20693_TIA_LUT_31_tia_R1_step5_SHIFT(rev)   0
#define RF_20693_TIA_CFG8_tia_offset_dac_pwrup_MASK(rev) 0x1
#define RF_20693_TIA_CFG8_tia_offset_dac_pwrup_SHIFT(rev) 0
#define RF_20693_PA2G_INCAP_pa2g_idac_incap_compen_main_MASK(rev) 0x3f
#define RF_20693_PA2G_INCAP_pa2g_idac_incap_compen_main_SHIFT(rev) 0
#define RF_20693_PLL_CP1_rfpll_cp_bias_reset_MASK(rev) 0x4000
#define RF_20693_PLL_CP1_rfpll_cp_bias_reset_SHIFT(rev) 14
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_hold_vctrl_ovr_MASK(rev) 0x8
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_hold_vctrl_ovr_SHIFT(rev) 3
#define RF_20693_ADC_CFG2_adc_ri3_MASK(rev)           0x1f80
#define RF_20693_ADC_CFG2_adc_ri3_SHIFT(rev)          7
#define RF_20693_TX2G_MISC_CFG1_tx2g_20p20_gm_pu_MASK(rev) 0x400
#define RF_20693_TX2G_MISC_CFG1_tx2g_20p20_gm_pu_SHIFT(rev) 10
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_high_MASK(rev) 0x4
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_high_SHIFT(rev) 2
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_tssi_ctrl_range_MASK(rev) 0x4000
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_tssi_ctrl_range_SHIFT(rev) 14
#define RF_20693_SPARE_CFG5_swcap_sec_pd_2g_MASK(rev) 0x8000
#define RF_20693_SPARE_CFG5_swcap_sec_pd_2g_SHIFT(rev) 15
#define RF_20693_RCCAL_CFG2_rccal_Trc_MASK(rev)       0x1fff
#define RF_20693_RCCAL_CFG2_rccal_Trc_SHIFT(rev)      0
#define RF_20693_RCCAL_CFG0_rccal_mode_MASK(rev)      0x2
#define RF_20693_RCCAL_CFG0_rccal_mode_SHIFT(rev)     1
#define RF_20693_PLL_CFG2_rfpll_rst_n_MASK(rev)       0x1
#define RF_20693_PLL_CFG2_rfpll_rst_n_SHIFT(rev)      0
#define RF_20693_TIA_CFG12_rssi_pwrup_MASK(rev)       0x1
#define RF_20693_TIA_CFG12_rssi_pwrup_SHIFT(rev)      0
#define RF_20693_LNA2G_CFG2_gm2g_pwrup_MASK(rev)      0x2
#define RF_20693_LNA2G_CFG2_gm2g_pwrup_SHIFT(rev)     1
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_dig_wrssi1_pu_MASK(rev) 0x1
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_dig_wrssi1_pu_SHIFT(rev) 0
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_CP_byp_MASK(rev) 0x8
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_CP_byp_SHIFT(rev) 3
#define RF_20693_LOGEN_CFG1_logencore_5g_det_pu_MASK(rev) 0x10
#define RF_20693_LOGEN_CFG1_logencore_5g_det_pu_SHIFT(rev) 4
#define RF_20693_SPARE_CFG7_swcap_sec_gate_off_5g_MASK(rev) 0x3e0
#define RF_20693_SPARE_CFG7_swcap_sec_gate_off_5g_SHIFT(rev) 5
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_refresh_cap_cnt_MASK(rev) 0x380
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_refresh_cap_cnt_SHIFT(rev) 7
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_out_short_pu_MASK(rev) 0x2
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_out_short_pu_SHIFT(rev) 1
#define RF_20693_SPARE_CFG1_rfpll_vco_pkdetp_test_MASK(rev) 0x4
#define RF_20693_SPARE_CFG1_rfpll_vco_pkdetp_test_SHIFT(rev) 2
#define RF_20693_TIA_LUT_29_tia_R1_step3_MASK(rev)    0xff
#define RF_20693_TIA_LUT_29_tia_R1_step3_SHIFT(rev)   0
#define RF_20693_ADC_CFG15_adc_clk_fast_drive_strength_MASK(rev) 0x1
#define RF_20693_ADC_CFG15_adc_clk_fast_drive_strength_SHIFT(rev) 0
#define RF_20693_ADC_CFG7_adc_biasadj_opamp3_MASK(rev) 0xff
#define RF_20693_ADC_CFG7_adc_biasadj_opamp3_SHIFT(rev) 0
#define RF_20693_TIA_LUT_30_tia_R1_step4_MASK(rev)    0xff
#define RF_20693_TIA_LUT_30_tia_R1_step4_SHIFT(rev)   0
#define RF_20693_ADC_CFG7_adc_biasadj_opamp4_MASK(rev) 0xff00
#define RF_20693_ADC_CFG7_adc_biasadj_opamp4_SHIFT(rev) 8
#define RF_20693_TX_TOP_5G_OVR3_ovr_pa5g_bias_filter_main_MASK(rev) 0x8
#define RF_20693_TX_TOP_5G_OVR3_ovr_pa5g_bias_filter_main_SHIFT(rev) 3
#define RF_20693_RCCAL_CFG5_rccal_N1_MASK(rev)        0x1fff
#define RF_20693_RCCAL_CFG5_rccal_N1_SHIFT(rev)       0
#define RF_20693_PMU_STAT_wlpmu_ldobg_cal_done_MASK(rev) 0x1
#define RF_20693_PMU_STAT_wlpmu_ldobg_cal_done_SHIFT(rev) 0
#define RF_20693_PLL_CP1_rfpll_cp_bias_low_power_MASK(rev) 0x8000
#define RF_20693_PLL_CP1_rfpll_cp_bias_low_power_SHIFT(rev) 15
#define RF_20693_SPARE_CFG11_spare_11_MASK(rev)       0xc000
#define RF_20693_SPARE_CFG11_spare_11_SHIFT(rev)      14
#define RF_20693_TX5G_MISC_CFG1_tx5g_80p80_gm_pu_MASK(rev) 0x800
#define RF_20693_TX5G_MISC_CFG1_tx5g_80p80_gm_pu_SHIFT(rev) 11
#define RF_20693_LOGEN_OVR1_ovr_logencore_reset_MASK(rev) 0x4
#define RF_20693_LOGEN_OVR1_ovr_logencore_reset_SHIFT(rev) 2
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step10_MASK(rev) 0x400
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step10_SHIFT(rev) 10
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step11_MASK(rev) 0x800
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step11_SHIFT(rev) 11
#define RF_20693_RXMIX2G_CFG1_rxmix2g_pu_MASK(rev)    0x1
#define RF_20693_RXMIX2G_CFG1_rxmix2g_pu_SHIFT(rev)   0
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_reset_MASK(rev) 0x100
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_reset_SHIFT(rev) 8
#define RF_20693_ADC_CFG1_adc_adcs_reset_MASK(rev)    0x4
#define RF_20693_ADC_CFG1_adc_adcs_reset_SHIFT(rev)   2
#define RF_20693_SPARE_CFG6_swcap_pri_gate_off_5g_MASK(rev) 0xf80
#define RF_20693_SPARE_CFG6_swcap_pri_gate_off_5g_SHIFT(rev) 7
#define RF_20693_TX_DAC_CFG4_DACbuf_Cc_MASK(rev)      0xc00
#define RF_20693_TX_DAC_CFG4_DACbuf_Cc_SHIFT(rev)     10
#define RF_20693_TIA_LUT_28_tia_R1_step2_MASK(rev)    0xff
#define RF_20693_TIA_LUT_28_tia_R1_step2_SHIFT(rev)   0
#define RF_20693_TESTBUF_CFG1_testbuf_sel_test_port_MASK(rev) 0x70
#define RF_20693_TESTBUF_CFG1_testbuf_sel_test_port_SHIFT(rev) 4
#define RF_20693_TXMIX5G_CFG8_pad5g_idac_gm_MASK(rev) 0x1f8
#define RF_20693_TXMIX5G_CFG8_pad5g_idac_gm_SHIFT(rev) 3
#define RF_20693_TXMIX5G_CFG8_mx5g_ptat_slope_booster_pmos_MASK(rev) 0x7
#define RF_20693_TXMIX5G_CFG8_mx5g_ptat_slope_booster_pmos_SHIFT(rev) 0
#define RF_20693_TX_BB_OVR1_ovr_DACbuf_Cap_MASK(rev)  0x2
#define RF_20693_TX_BB_OVR1_ovr_DACbuf_Cap_SHIFT(rev) 1
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_range_MASK(rev) 0x8
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_range_SHIFT(rev) 3
#define RF_20693_PA5G_CFG1_rf5g_epapd_en_MASK(rev)    0x20
#define RF_20693_PA5G_CFG1_rf5g_epapd_en_SHIFT(rev)   5
#define RF_20693_TIA_CFG11_tia_offset_dac_d_i_MASK(rev) 0xff
#define RF_20693_TIA_CFG11_tia_offset_dac_d_i_SHIFT(rev) 0
#define RF_20693_ADC_CFG8_adc_ff_mult_opamp_MASK(rev) 0x3
#define RF_20693_ADC_CFG8_adc_ff_mult_opamp_SHIFT(rev) 0
#define RF_20693_LNA2G_CFG2_lna2g_auxlna2_gain_MASK(rev) 0x1c0
#define RF_20693_LNA2G_CFG2_lna2g_auxlna2_gain_SHIFT(rev) 6
#define RF_20693_PLL_MMD1_rfpll_mmd_sel_sglag_MASK(rev) 0x2
#define RF_20693_PLL_MMD1_rfpll_mmd_sel_sglag_SHIFT(rev) 1
#define RF_20693_SPARE_CFG4_logen_lcbuf_6g_ftune_MASK(rev) 0xf
#define RF_20693_SPARE_CFG4_logen_lcbuf_6g_ftune_SHIFT(rev) 0
#define RF_20693_TXMIX2G_CFG1_bst2g_slope_pmos_MASK(rev) 0x700
#define RF_20693_TXMIX2G_CFG1_bst2g_slope_pmos_SHIFT(rev) 8
#define RF_20693_TX_LPF_CFG1_lpf_pu_bq_i_MASK(rev)    0x4
#define RF_20693_TX_LPF_CFG1_lpf_pu_bq_i_SHIFT(rev)   2
#define RF_20693_TIA_LUT_51_tia_R2_high_gain_MASK(rev) 0xff
#define RF_20693_TIA_LUT_51_tia_R2_high_gain_SHIFT(rev) 0
#define RF_20693_LNA5G_CFG3_mix5g_biasadj_q_clkdrv_MASK(rev) 0x380
#define RF_20693_LNA5G_CFG3_mix5g_biasadj_q_clkdrv_SHIFT(rev) 7
#define RF_20693_TIA_CFG11_tia_offset_dac_d_q_MASK(rev) 0xff00
#define RF_20693_TIA_CFG11_tia_offset_dac_d_q_SHIFT(rev) 8
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_threshold_MASK(rev) 0xf0
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_threshold_SHIFT(rev) 4
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_adj_MASK(rev)  0x7
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_adj_SHIFT(rev) 0
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_rf2g_mix1st_en_MASK(rev) 0x40
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_rf2g_mix1st_en_SHIFT(rev) 6
#define RF_20693_TX_DAC_CFG5_DAC_rst_MASK(rev)        0x100
#define RF_20693_TX_DAC_CFG5_DAC_rst_SHIFT(rev)       8
#define RF_20693_RX_TOP_5G_OVR_ovr_gm5g_pwrup_MASK(rev) 0x100
#define RF_20693_RX_TOP_5G_OVR_ovr_gm5g_pwrup_SHIFT(rev) 8
#define RF_20693_PLL_LF4_rfpll_lf_lf_r1_MASK(rev)     0xff00
#define RF_20693_PLL_LF4_rfpll_lf_lf_r1_SHIFT(rev)    8
#define RF_20693_BG_CFG1_bg_bias_lpf_r_MASK(rev)      0xf00
#define RF_20693_BG_CFG1_bg_bias_lpf_r_SHIFT(rev)     8
#define RF_20693_PLL_LF1_rfpll_lf_en_cm_bgfilter_MASK(rev) 0x200
#define RF_20693_PLL_LF1_rfpll_lf_en_cm_bgfilter_SHIFT(rev) 9
#define RF_20693_PLL_LF4_rfpll_lf_lf_r2_MASK(rev)     0xff
#define RF_20693_PLL_LF4_rfpll_lf_lf_r2_SHIFT(rev)    0
#define RF_20693_TIA_LUT_75_tia_R4_step9_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_75_tia_R4_step9_SHIFT(rev)   0
#define RF_20693_PLL_XTAL2_xtal_pu_RCCAL1_MASK(rev)   0x40
#define RF_20693_PLL_XTAL2_xtal_pu_RCCAL1_SHIFT(rev)  6
#define RF_20693_TX_LPF_CFG1_lpf_pu_bq_q_MASK(rev)    0x8
#define RF_20693_TX_LPF_CFG1_lpf_pu_bq_q_SHIFT(rev)   3
#define RF_20693_TRSW5G_CFG1_trsw5g_source_bis_MASK(rev) 0xf0
#define RF_20693_TRSW5G_CFG1_trsw5g_source_bis_SHIFT(rev) 4
#define RF_20693_TIA_LUT_27_tia_R1_step1_MASK(rev)    0xff
#define RF_20693_TIA_LUT_27_tia_R1_step1_SHIFT(rev)   0
#define RF_20693_IQCAL_OVR1_ovr_iqcal_PU_iqcal_MASK(rev) 0x2
#define RF_20693_IQCAL_OVR1_ovr_iqcal_PU_iqcal_SHIFT(rev) 1
#define RF_20693_ADC_OVR1_ovr_adc_clk_fast_pu_MASK(rev) 0x200
#define RF_20693_ADC_OVR1_ovr_adc_clk_fast_pu_SHIFT(rev) 9
#define RF_20693_PA5G_IDAC1_pa5g_idac_main_MASK(rev)  0x3f
#define RF_20693_PA5G_IDAC1_pa5g_idac_main_SHIFT(rev) 0
#define RF_20693_PLL_VCO3_rfpll_vco_ib_ctrl_MASK(rev) 0xf0
#define RF_20693_PLL_VCO3_rfpll_vco_ib_ctrl_SHIFT(rev) 4
#define RF_20693_PLL_XTAL2_xtal_pu_corebuf_bb_MASK(rev) 0x4
#define RF_20693_PLL_XTAL2_xtal_pu_corebuf_bb_SHIFT(rev) 2
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_2gtx_pu_MASK(rev) 0x800
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_2gtx_pu_SHIFT(rev) 11
#define RF_20693_IQCAL_CFG1_iqcal_sel_sw_MASK(rev)    0xf0
#define RF_20693_IQCAL_CFG1_iqcal_sel_sw_SHIFT(rev)   4
#define RF_20693_SPARE_CFG2_afe_clk_div_12g_buf_size_MASK(rev) 0x38
#define RF_20693_SPARE_CFG2_afe_clk_div_12g_buf_size_SHIFT(rev) 3
#define RF_20693_TX5G_MISC_CFG1_cal5g_pa_pu_MASK(rev) 0x1
#define RF_20693_TX5G_MISC_CFG1_cal5g_pa_pu_SHIFT(rev) 0
#define RF_20693_IQCAL_IDAC_iqcal_tssi_bias_MASK(rev) 0xf
#define RF_20693_IQCAL_IDAC_iqcal_tssi_bias_SHIFT(rev) 0
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_pu_MASK(rev) 0x1
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_pu_SHIFT(rev) 0
#define RF_20693_SPARE_CFG8_afe_BF_csize_MASK(rev)    0x380
#define RF_20693_SPARE_CFG8_afe_BF_csize_SHIFT(rev)   7
#define RF_20693_TXMIX5G_CFG4_mx5g_idac_cascode_MASK(rev) 0xf
#define RF_20693_TXMIX5G_CFG4_mx5g_idac_cascode_SHIFT(rev) 0
#define RF_20693_PA2G_IDAC1_pa2g_idac_cas_MASK(rev)   0x3f00
#define RF_20693_PA2G_IDAC1_pa2g_idac_cas_SHIFT(rev)  8
#define RF_20693_TRSW5G_CFG1_trsw5g_gate_bis_MASK(rev) 0x3c00
#define RF_20693_TRSW5G_CFG1_trsw5g_gate_bis_SHIFT(rev) 10
#define RF_20693_TXMIX2G_CFG3_mx2g_ptat_slope_lodc_MASK(rev) 0xf0
#define RF_20693_TXMIX2G_CFG3_mx2g_ptat_slope_lodc_SHIFT(rev) 4
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_bias_MASK(rev) 0x38
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_bias_SHIFT(rev) 3
#define RF_20693_PLL_LF1_rfpll_lf_en_2v_vcovdd_MASK(rev) 0x40
#define RF_20693_PLL_LF1_rfpll_lf_en_2v_vcovdd_SHIFT(rev) 6
#define RF_20693_TIA_LUT_74_tia_R4_step8_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_74_tia_R4_step8_SHIFT(rev)   0
#define RF_20693_TX_DAC_CFG1_DAC_twos_enb_MASK(rev)   0x4000
#define RF_20693_TX_DAC_CFG1_DAC_twos_enb_SHIFT(rev)  14
#define RF_20693_RXRF5G_CFG3_logen5g_rccr_rx_MASK(rev) 0xf0
#define RF_20693_RXRF5G_CFG3_logen5g_rccr_rx_SHIFT(rev) 4
#define RF_20693_TIA_LUT_26_tia_R1_step0_MASK(rev)    0xff
#define RF_20693_TIA_LUT_26_tia_R1_step0_SHIFT(rev)   0
#define RF_20693_TRSW2G_CFG1_trsw2g_source_bis_MASK(rev) 0xf0
#define RF_20693_TRSW2G_CFG1_trsw2g_source_bis_SHIFT(rev) 4
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_cas_pu_MASK(rev) 0x100
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_cas_pu_SHIFT(rev) 8
#define RF_20693_LOGEN_CFG3_logencore_5g_mimodes_pu_MASK(rev) 0x10
#define RF_20693_LOGEN_CFG3_logencore_5g_mimodes_pu_SHIFT(rev) 4
#define RF_20693_RCAL_CFG_NORTH_rcal_pu_MASK(rev)     0x1
#define RF_20693_RCAL_CFG_NORTH_rcal_pu_SHIFT(rev)    0
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_blk_MASK(rev) 0x380
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_blk_SHIFT(rev) 7
#define RF_20693_PLL_XTAL13_xtal_xt_spare1_MASK(rev)  0xff00
#define RF_20693_PLL_XTAL13_xtal_xt_spare1_SHIFT(rev) 8
#define RF_20693_ADC_OVR1_ovr_adc_overload_pu_MASK(rev) 0x80
#define RF_20693_ADC_OVR1_ovr_adc_overload_pu_SHIFT(rev) 7
#define RF_20693_PA5G_CFG3_pa5g_ptat_slope_cas_MASK(rev) 0xf0
#define RF_20693_PA5G_CFG3_pa5g_ptat_slope_cas_SHIFT(rev) 4
#define RF_20693_PLL_XTAL13_xtal_xt_spare2_MASK(rev)  0xff
#define RF_20693_PLL_XTAL13_xtal_xt_spare2_SHIFT(rev) 0
#define RF_20693_PMU_OVR_ovr_wlpmu_vco_ldo_hpm_MASK(rev) 0x1
#define RF_20693_PMU_OVR_ovr_wlpmu_vco_ldo_hpm_SHIFT(rev) 0
#define RF_20693_ADC_CFG18_adc_od_threshold_MASK(rev) 0x7000
#define RF_20693_ADC_CFG18_adc_od_threshold_SHIFT(rev) 12
#define RF_20693_TIA_CFG9_txbb_dac2adc_MASK(rev)      0x4
#define RF_20693_TIA_CFG9_txbb_dac2adc_SHIFT(rev)     2
#define RF_20693_IQCAL_OVR1_ovr_iqcal_PU_tssi_MASK(rev) 0x1
#define RF_20693_IQCAL_OVR1_ovr_iqcal_PU_tssi_SHIFT(rev) 0
#define RF_20693_SPARE_CFG11_rfpll_spare1_MASK(rev)   0xff
#define RF_20693_SPARE_CFG11_rfpll_spare1_SHIFT(rev)  0
#define RF_20693_ADC_CFG13_adc_od_disable_MASK(rev)   0x1
#define RF_20693_ADC_CFG13_adc_od_disable_SHIFT(rev)  0
#define RF_20693_RXRF5G_CFG1_rxrf5g_pu_pulse_MASK(rev) 0x2
#define RF_20693_RXRF5G_CFG1_rxrf5g_pu_pulse_SHIFT(rev) 1
#define RF_20693_PA5G_INCAP_pa5g_ptat_slope_incap_compen_main_MASK(rev) 0x1c0
#define RF_20693_PA5G_INCAP_pa5g_ptat_slope_incap_compen_main_SHIFT(rev) 6
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_pu_MASK(rev) 0x400
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_pu_SHIFT(rev) 10
#define RF_20693_TIA_LUT_73_tia_R4_step7_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_73_tia_R4_step7_SHIFT(rev)   0
#define RF_20693_SPARE_CFG14_logengband_mimo_ftune_MASK(rev) 0x1c0
#define RF_20693_SPARE_CFG14_logengband_mimo_ftune_SHIFT(rev) 6
#define RF_20693_TESTBUF_CFG1_testbuf_GPIO_EN_MASK(rev) 0x2
#define RF_20693_TESTBUF_CFG1_testbuf_GPIO_EN_SHIFT(rev) 1
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_det_pu_MASK(rev) 0x2
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_det_pu_SHIFT(rev) 1
#define RF_20693_SPARE_CFG8_spare_8_0_MASK(rev)       0x400
#define RF_20693_SPARE_CFG8_spare_8_0_SHIFT(rev)      10
#define RF_20693_SPARE_CFG8_spare_8_1_MASK(rev)       0x6000
#define RF_20693_SPARE_CFG8_spare_8_1_SHIFT(rev)      13
#define RF_20693_LNA5G_CFG3_mix5g_biasadj_i_clkdrv_MASK(rev) 0x70
#define RF_20693_LNA5G_CFG3_mix5g_biasadj_i_clkdrv_SHIFT(rev) 4
#define RF_20693_TIA_CFG8_tia_offset_comp_drive_strength_MASK(rev) 0x80
#define RF_20693_TIA_CFG8_tia_offset_comp_drive_strength_SHIFT(rev) 7
#define RF_20693_TIA_LUT_25_tia_C2_high_gain_MASK(rev) 0x3f
#define RF_20693_TIA_LUT_25_tia_C2_high_gain_SHIFT(rev) 0
#define RF_20693_PLL_XTAL3_xtal_xtal_swcap_in_MASK(rev) 0xf0
#define RF_20693_PLL_XTAL3_xtal_xtal_swcap_in_SHIFT(rev) 4
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pwrup_amp2_MASK(rev) 0x80
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pwrup_amp2_SHIFT(rev) 7
#define RF_20693_TX_TOP_5G_OVR2_ovr_tx5g_80p80_cas_pu_MASK(rev) 0x1000
#define RF_20693_TX_TOP_5G_OVR2_ovr_tx5g_80p80_cas_pu_SHIFT(rev) 12
#define RF_20693_CONFIG_BASECORE_basecore_description_MASK(rev) 0xffff
#define RF_20693_CONFIG_BASECORE_basecore_description_SHIFT(rev) 0
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_main_MASK(rev) 0x1c0
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_main_SHIFT(rev) 6
#define RF_20693_PA2G_INCAP_bst2g_slope_cascode_MASK(rev) 0x3800
#define RF_20693_PA2G_INCAP_bst2g_slope_cascode_SHIFT(rev) 11
#define RF_20693_PLL_CP1_rfpll_cp_en_fract_mode_MASK(rev) 0x80
#define RF_20693_PLL_CP1_rfpll_cp_en_fract_mode_SHIFT(rev) 7
#define RF_20693_TX_TOP_5G_OVR1_ovr_trsw5g_gpaio_en_MASK(rev) 0x2000
#define RF_20693_TX_TOP_5G_OVR1_ovr_trsw5g_gpaio_en_SHIFT(rev) 13
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_rxmix2g_pu_MASK(rev) 0x200
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_rxmix2g_pu_SHIFT(rev) 9
#define RF_20693_SPARE_CFG35_spare_35_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG35_spare_35_SHIFT(rev)      0
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_tx2g_20p20_gm_pu_MASK(rev) 0x4
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_tx2g_20p20_gm_pu_SHIFT(rev) 2
#define RF_20693_ADC_CFG1_adc_sipo_pu_MASK(rev)       0x8
#define RF_20693_ADC_CFG1_adc_sipo_pu_SHIFT(rev)      3
#define RF_20693_LNA5G_CFG2_mix5g_vcm_MASK(rev)       0x3000
#define RF_20693_LNA5G_CFG2_mix5g_vcm_SHIFT(rev)      12
#define RF_20693_PA2G_INCAP_pa2g_ptat_slope_incap_compen_main_MASK(rev) 0x780
#define RF_20693_PA2G_INCAP_pa2g_ptat_slope_incap_compen_main_SHIFT(rev) 7
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_pu_MASK(rev) 0x20
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_pu_SHIFT(rev) 5
#define RF_20693_IQCAL_CFG3_iqcal_hpc_MASK(rev)       0x7
#define RF_20693_IQCAL_CFG3_iqcal_hpc_SHIFT(rev)      0
#define RF_20693_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_MASK(rev) 0x2
#define RF_20693_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20693_ADC_CFG5_adc_g65_MASK(rev)           0x3f
#define RF_20693_ADC_CFG5_adc_g65_SHIFT(rev)          0
#define RF_20693_PMU_CFG5_wlpmu_spare_MASK(rev)       0x1fff
#define RF_20693_PMU_CFG5_wlpmu_spare_SHIFT(rev)      0
#define RF_20693_TIA_LUT_72_tia_R4_step6_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_72_tia_R4_step6_SHIFT(rev)   0
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_pu_MASK(rev) 0x10
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_pu_SHIFT(rev) 4
#define RF_20693_TXMIX5G_CFG3_mx5g_pu_bleed_MASK(rev) 0x400
#define RF_20693_TXMIX5G_CFG3_mx5g_pu_bleed_SHIFT(rev) 10
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_gc_MASK(rev) 0x1
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_gc_SHIFT(rev) 0
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_MASK(rev) 0x2
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_pu_MASK(rev) 0x8000
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_pu_SHIFT(rev) 15
#define RF_20693_PLL_XTAL12_xtal_hz_HSIC_MASK(rev)    0x80
#define RF_20693_PLL_XTAL12_xtal_hz_HSIC_SHIFT(rev)   7
#define RF_20693_SPARE_CFG9_spare_9_MASK(rev)         0xf000
#define RF_20693_SPARE_CFG9_spare_9_SHIFT(rev)        12
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_idac_main_MASK(rev) 0x100
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_idac_main_SHIFT(rev) 8
#define RF_20693_TIA_LUT_37_tia_R1_step11_MASK(rev)   0xff
#define RF_20693_TIA_LUT_37_tia_R1_step11_SHIFT(rev)  0
#define RF_20693_PMU_CFG3_wlpmu_ana_mux_high_MASK(rev) 0x200
#define RF_20693_PMU_CFG3_wlpmu_ana_mux_high_SHIFT(rev) 9
#define RF_20693_RCCAL_CFG3_rccal_DONE_MASK(rev)      0x1
#define RF_20693_RCCAL_CFG3_rccal_DONE_SHIFT(rev)     0
#define RF_20693_SPARE_CFG4_swcap_pri_pd_2g_MASK(rev) 0x8000
#define RF_20693_SPARE_CFG4_swcap_pri_pd_2g_SHIFT(rev) 15
#define RF_20693_TXMIX2G_CFG1_mx2g_gc_MASK(rev)       0xff
#define RF_20693_TXMIX2G_CFG1_mx2g_gc_SHIFT(rev)      0
#define RF_20693_TX5G_CFG1_tx5g_bias_pu_MASK(rev)     0x1
#define RF_20693_TX5G_CFG1_tx5g_bias_pu_SHIFT(rev)    0
#define RF_20693_LNA5G_TUNE_lna5g_fctl1_MASK(rev)     0xf
#define RF_20693_LNA5G_TUNE_lna5g_fctl1_SHIFT(rev)    0
#define RF_20693_LNA2G_IDAC1_lna2g_lna1_bias_ptat_MASK(rev) 0x70
#define RF_20693_LNA2G_IDAC1_lna2g_lna1_bias_ptat_SHIFT(rev) 4
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_enable_5g_MASK(rev) 0x200
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_enable_5g_SHIFT(rev) 9
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_en_lowband_MASK(rev) 0x8
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_en_lowband_SHIFT(rev) 3
#define RF_20693_LNA2G_CFG1_lna2g_lna1_bypass_MASK(rev) 0x10
#define RF_20693_LNA2G_CFG1_lna2g_lna1_bypass_SHIFT(rev) 4
#define RF_20693_PMU_CFG2_wlpmu_VCOldo_adj_MASK(rev)  0x700
#define RF_20693_PMU_CFG2_wlpmu_VCOldo_adj_SHIFT(rev) 8
#define RF_20693_PLL_XTAL4_xtal_xtbufstrg_MASK(rev)   0x70
#define RF_20693_PLL_XTAL4_xtal_xtbufstrg_SHIFT(rev)  4
#define RF_20693_PLL_XTAL9_xtal_coarse_dly_MASK(rev)  0xff00
#define RF_20693_PLL_XTAL9_xtal_coarse_dly_SHIFT(rev) 8
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_ftune_MASK(rev) 0x7c0
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_ftune_SHIFT(rev) 6
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_rs_MASK(rev) 0x1000
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_rs_SHIFT(rev) 12
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_bias_i_5g_quad_MASK(rev) 0xe0
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_bias_i_5g_quad_SHIFT(rev) 5
#define RF_20693_TIA_LUT_22_tia_C2_step9_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_22_tia_C2_step9_SHIFT(rev)   0
#define RF_20693_TIA_LUT_71_tia_R4_step5_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_71_tia_R4_step5_SHIFT(rev)   0
#define RF_20693_ADC_CFG1_adc_pu_pulse_MASK(rev)      0x200
#define RF_20693_ADC_CFG1_adc_pu_pulse_SHIFT(rev)     9
#define RF_20693_TX_DAC_CFG5_DAC_invclk_MASK(rev)     0x200
#define RF_20693_TX_DAC_CFG5_DAC_invclk_SHIFT(rev)    9
#define RF_20693_TESTBUF_OVR1_ovr_testbuf_sel_test_port_MASK(rev) 0x2
#define RF_20693_TESTBUF_OVR1_ovr_testbuf_sel_test_port_SHIFT(rev) 1
#define RF_20693_TIA_CFG5_tia_out_test_MASK(rev)      0x3c00
#define RF_20693_TIA_CFG5_tia_out_test_SHIFT(rev)     10
#define RF_20693_LOGEN_OVR2_ovr_logencore_2g_mimosrc_pu_MASK(rev) 0x4
#define RF_20693_LOGEN_OVR2_ovr_logencore_2g_mimosrc_pu_SHIFT(rev) 2
#define RF_20693_SPARE_CFG32_spare_32_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG32_spare_32_SHIFT(rev)      0
#define RF_20693_ADC_CFG15_adc_clk_fast_pu_MASK(rev)  0x2
#define RF_20693_ADC_CFG15_adc_clk_fast_pu_SHIFT(rev) 1
#define RF_20693_PMU_CFG2_wlpmu_AFEldo_adj_MASK(rev)  0x7
#define RF_20693_PMU_CFG2_wlpmu_AFEldo_adj_SHIFT(rev) 0
#define RF_20693_CONFIG_RXDIV1_rx_div02_MASK(rev)     0xff
#define RF_20693_CONFIG_RXDIV1_rx_div02_SHIFT(rev)    0
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_ref_timeout_MASK(rev) 0xff
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_ref_timeout_SHIFT(rev) 0
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vcocal_rst_n_MASK(rev) 0x20
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vcocal_rst_n_SHIFT(rev) 5
#define RF_20693_TX_DAC_CFG5_txbb_daciso_sw_MASK(rev) 0x1000
#define RF_20693_TX_DAC_CFG5_txbb_daciso_sw_SHIFT(rev) 12
#define RF_20693_CONFIG_RXDIV1_rx_div03_MASK(rev)     0xff00
#define RF_20693_CONFIG_RXDIV1_rx_div03_SHIFT(rev)    8
#define RF_20693_SPARE_CFG9_pa5g_gc_ipa_epa_sel_MASK(rev) 0x1
#define RF_20693_SPARE_CFG9_pa5g_gc_ipa_epa_sel_SHIFT(rev) 0
#define RF_20693_PLL_CFG1_rfpll_vco_pu_MASK(rev)      0x100
#define RF_20693_PLL_CFG1_rfpll_vco_pu_SHIFT(rev)     8
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_pu_MASK(rev) 0x10
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_pu_SHIFT(rev) 4
#define RF_20693_PLL_XTAL2_xtal_pu_corebuf_pfd_MASK(rev) 0x2
#define RF_20693_PLL_XTAL2_xtal_pu_corebuf_pfd_SHIFT(rev) 1
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_dac_pwrup_MASK(rev) 0x400
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_dac_pwrup_SHIFT(rev) 10
#define RF_20693_LOGEN_CFG4_rx_logencore_5g_lcbuf_ftune_MASK(rev) 0x7800
#define RF_20693_LOGEN_CFG4_rx_logencore_5g_lcbuf_ftune_SHIFT(rev) 11
#define RF_20693_TIA_CFG14_nbrssi_Qch_low_MASK(rev)   0x800
#define RF_20693_TIA_CFG14_nbrssi_Qch_low_SHIFT(rev)  11
#define RF_20693_RX_TOP_5G_OVR_ovr_mix5g_reset_MASK(rev) 0x1000
#define RF_20693_RX_TOP_5G_OVR_ovr_mix5g_reset_SHIFT(rev) 12
#define RF_20693_SPARE_CFG1_rfpll_mmd_sel_pck_MASK(rev) 0xc0
#define RF_20693_SPARE_CFG1_rfpll_mmd_sel_pck_SHIFT(rev) 6
#define RF_20693_PA2G_IDAC1_pa2g_idac_main_MASK(rev)  0x3f
#define RF_20693_PA2G_IDAC1_pa2g_idac_main_SHIFT(rev) 0
#define RF_20693_ADC_CFG10_adc_gpaio_ctrl_MASK(rev)   0x1f
#define RF_20693_ADC_CFG10_adc_gpaio_ctrl_SHIFT(rev)  0
#define RF_20693_SPARE_CFG16_loopback5g_gm5g_pu_MASK(rev) 0x1000
#define RF_20693_SPARE_CFG16_loopback5g_gm5g_pu_SHIFT(rev) 12
#define RF_20693_TX2G_CFG1_tx2g_bias_pu_MASK(rev)     0x2
#define RF_20693_TX2G_CFG1_tx2g_bias_pu_SHIFT(rev)    1
#define RF_20693_PLL_CP2_rfpll_cp_idac_op_core_MASK(rev) 0xf00
#define RF_20693_PLL_CP2_rfpll_cp_idac_op_core_SHIFT(rev) 8
#define RF_20693_LNA5G_CFG1_lna5g_tr_rx_en_MASK(rev)  0x4
#define RF_20693_LNA5G_CFG1_lna5g_tr_rx_en_SHIFT(rev) 2
#define RF_20693_PLL_HVLDO1_ldo_2p5_lowpwren_VCO_MASK(rev) 0x40
#define RF_20693_PLL_HVLDO1_ldo_2p5_lowpwren_VCO_SHIFT(rev) 6
#define RF_20693_TIA_CFG14_nbrssi_Qch_mid_MASK(rev)   0x400
#define RF_20693_TIA_CFG14_nbrssi_Qch_mid_SHIFT(rev)  10
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_bias_MASK(rev) 0x100
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_bias_SHIFT(rev) 8
#define RF_20693_PLL_HVLDO2_ldo_2p5_lowquiescenten_VCO_MASK(rev) 0x10
#define RF_20693_PLL_HVLDO2_ldo_2p5_lowquiescenten_VCO_SHIFT(rev) 4
#define RF_20693_SPARE_CFG16_dac_tst_pu_MASK(rev)     0x800
#define RF_20693_SPARE_CFG16_dac_tst_pu_SHIFT(rev)    11
#define RF_20693_TIA_LUT_69_tia_R4_step3_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_69_tia_R4_step3_SHIFT(rev)   0
#define RF_20693_TIA_LUT_21_tia_C2_step8_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_21_tia_C2_step8_SHIFT(rev)   0
#define RF_20693_TIA_LUT_70_tia_R4_step4_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_70_tia_R4_step4_SHIFT(rev)   0
#define RF_20693_SPARE_CFG6_swcap_pri_5g_MASK(rev)    0x6000
#define RF_20693_SPARE_CFG6_swcap_pri_5g_SHIFT(rev)   13
#define RF_20693_VBAT_CFG_vbat_monitor_pu_MASK(rev)   0x1
#define RF_20693_VBAT_CFG_vbat_monitor_pu_SHIFT(rev)  0
#define RF_20693_PLL_MMD1_rfpll_mmd_sel_sglead_MASK(rev) 0x1
#define RF_20693_PLL_MMD1_rfpll_mmd_sel_sglead_SHIFT(rev) 0
#define RF_20693_TIA_CFG14_wrssi3_Qch_high_MASK(rev)  0x8
#define RF_20693_TIA_CFG14_wrssi3_Qch_high_SHIFT(rev) 3
#define RF_20693_PLL_CFG1_rfpll_pfd_delay_MASK(rev)   0x70
#define RF_20693_PLL_CFG1_rfpll_pfd_delay_SHIFT(rev)  4
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_det_en_MASK(rev) 0xc00
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_det_en_SHIFT(rev) 10
#define RF_20693_TX_AFE_CFG1_afe_ctl_misc_MASK(rev)   0x1fe
#define RF_20693_TX_AFE_CFG1_afe_ctl_misc_SHIFT(rev)  1
#define RF_20693_PLL_HVLDO4_ldo_2p5_vout_gpaio_test_en_MASK(rev) 0x4
#define RF_20693_PLL_HVLDO4_ldo_2p5_vout_gpaio_test_en_SHIFT(rev) 2
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_crisscross_MASK(rev) 0x4000
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_crisscross_SHIFT(rev) 14
#define RF_20693_RCCAL_CFG6_rccal_raw_dacbuf_MASK(rev) 0x3e0
#define RF_20693_RCCAL_CFG6_rccal_raw_dacbuf_SHIFT(rev) 5
#define RF_20693_SPARE_CFG12_logengband_mimo_det_pu_MASK(rev) 0x8
#define RF_20693_SPARE_CFG12_logengband_mimo_det_pu_SHIFT(rev) 3
#define RF_20693_TX_LPF_CFG3_lpf_g10_MASK(rev)        0x1fff
#define RF_20693_TX_LPF_CFG3_lpf_g10_SHIFT(rev)       0
#define RF_20693_SPARE_CFG28_spare_28_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG28_spare_28_SHIFT(rev)      0
#define RF_20693_TEMPSENSE_CFG_tempsense_pu_MASK(rev) 0x1
#define RF_20693_TEMPSENSE_CFG_tempsense_pu_SHIFT(rev) 0
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_main_MASK(rev) 0x1
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_main_SHIFT(rev) 0
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_ftune_MASK(rev) 0x3e0
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_ftune_SHIFT(rev) 5
#define RF_20693_TIA_LUT_19_tia_C2_step6_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_19_tia_C2_step6_SHIFT(rev)   0
#define RF_20693_SPARE_CFG4_swcap_pri_2g_MASK(rev)    0x6000
#define RF_20693_SPARE_CFG4_swcap_pri_2g_SHIFT(rev)   13
#define RF_20693_TIA_LUT_68_tia_R4_step2_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_68_tia_R4_step2_SHIFT(rev)   0
#define RF_20693_TIA_LUT_20_tia_C2_step7_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_20_tia_C2_step7_SHIFT(rev)   0
#define RF_20693_TIA_LUT_38_tia_R1_high_gain_MASK(rev) 0xff
#define RF_20693_TIA_LUT_38_tia_R1_high_gain_SHIFT(rev) 0
#define RF_20693_RXRF2G_CFG1_rxdiv2g_bias_sel_MASK(rev) 0x380
#define RF_20693_RXRF2G_CFG1_rxdiv2g_bias_sel_SHIFT(rev) 7
#define RF_20693_TXMIX2G_CFG5_mx2g_gc_cas_MASK(rev)   0x7f
#define RF_20693_TXMIX2G_CFG5_mx2g_gc_cas_SHIFT(rev)  0
#define RF_20693_TXMIX2G_CFG4_mx2g_gpio_en_MASK(rev)  0x8
#define RF_20693_TXMIX2G_CFG4_mx2g_gpio_en_SHIFT(rev) 3
#define RF_20693_TIA_CFG5_tia_R4_MASK(rev)            0x1ff
#define RF_20693_TIA_CFG5_tia_R4_SHIFT(rev)           0
#define RF_20693_TX_LPF_CFG3_lpf_sel_2g_5g_cmref_gm_MASK(rev) 0x4000
#define RF_20693_TX_LPF_CFG3_lpf_sel_2g_5g_cmref_gm_SHIFT(rev) 14
#define RF_20693_ADC_CFG18_adc_od_bias_comp_MASK(rev) 0xff
#define RF_20693_ADC_CFG18_adc_od_bias_comp_SHIFT(rev) 0
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_amp1_pwrup_MASK(rev) 0x100
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_amp1_pwrup_SHIFT(rev) 8
#define RF_20693_PLL_CP5_rfpll_cp_ioff_extra_MASK(rev) 0x1
#define RF_20693_PLL_CP5_rfpll_cp_ioff_extra_SHIFT(rev) 0
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_BG_pu_MASK(rev) 0x8
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_BG_pu_SHIFT(rev) 3
#define RF_20693_TXMIX5G_CFG7_mx5g_idac_booster_pmos_MASK(rev) 0xf0
#define RF_20693_TXMIX5G_CFG7_mx5g_idac_booster_pmos_SHIFT(rev) 4
#define RF_20693_TIA_CFG8_tia_offset_dac_sign_i_MASK(rev) 0x200
#define RF_20693_TIA_CFG8_tia_offset_dac_sign_i_SHIFT(rev) 9
#define RF_20693_PLL_VCOCAL3_rfpll_vcocal_clk_gate_ovr_MASK(rev) 0x4
#define RF_20693_PLL_VCOCAL3_rfpll_vcocal_clk_gate_ovr_SHIFT(rev) 2
#define RF_20693_TX5G_CFG1_pad5g_gc_MASK(rev)         0x1fe
#define RF_20693_TX5G_CFG1_pad5g_gc_SHIFT(rev)        1
#define RF_20693_PA5G_INCAP_pa5g_idac_incap_compen_main_MASK(rev) 0x3f
#define RF_20693_PA5G_INCAP_pa5g_idac_incap_compen_main_SHIFT(rev) 0
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vcocal_cal_MASK(rev) 0x40
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vcocal_cal_SHIFT(rev) 6
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_pu_MASK(rev) 0x1
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_pu_SHIFT(rev) 0
#define RF_20693_RXRF2G_CFG2_lna2g_epapd_attn_MASK(rev) 0xf
#define RF_20693_RXRF2G_CFG2_lna2g_epapd_attn_SHIFT(rev) 0
#define RF_20693_TIA_CFG8_tia_offset_dac_sign_q_MASK(rev) 0x400
#define RF_20693_TIA_CFG8_tia_offset_dac_sign_q_SHIFT(rev) 10
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pwrup_resstring_MASK(rev) 0x1000
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pwrup_resstring_SHIFT(rev) 12
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_crisscross_MASK(rev) 0x10
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_crisscross_SHIFT(rev) 4
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_drive_strength_MASK(rev) 0x1
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_drive_strength_SHIFT(rev) 0
#define RF_20693_TIA_LUT_18_tia_C2_step5_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_18_tia_C2_step5_SHIFT(rev)   0
#define RF_20693_LNA2G_CFG1_lna2g_lna1_Rout_MASK(rev) 0x3c0
#define RF_20693_LNA2G_CFG1_lna2g_lna1_Rout_SHIFT(rev) 6
#define RF_20693_PA2G_CFG1_pa2g_bias_reset_MASK(rev)  0x8
#define RF_20693_PA2G_CFG1_pa2g_bias_reset_SHIFT(rev) 3
#define RF_20693_PLL_VCOCAL3_rfpll_vcocal_compLevelIn_MASK(rev) 0x3
#define RF_20693_PLL_VCOCAL3_rfpll_vcocal_compLevelIn_SHIFT(rev) 0
#define RF_20693_TXMIX5G_CFG4_mix5g_IQ_bias_short_MASK(rev) 0x1000
#define RF_20693_TXMIX5G_CFG4_mix5g_IQ_bias_short_SHIFT(rev) 12
#define RF_20693_TIA_LUT_82_tia_enable_st1_step10_MASK(rev) 0x30
#define RF_20693_TIA_LUT_82_tia_enable_st1_step10_SHIFT(rev) 4
#define RF_20693_SPARE_CFG25_spare_25_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG25_spare_25_SHIFT(rev)      0
#define RF_20693_TIA_LUT_82_tia_enable_st1_step11_MASK(rev) 0xc0
#define RF_20693_TIA_LUT_82_tia_enable_st1_step11_SHIFT(rev) 6
#define RF_20693_TESTBUF_OVR1_ovr_testbuf_PU_MASK(rev) 0x1
#define RF_20693_TESTBUF_OVR1_ovr_testbuf_PU_SHIFT(rev) 0
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_rs_MASK(rev) 0x20
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_rs_SHIFT(rev) 5
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_input_MASK(rev) 0xe
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_input_SHIFT(rev) 1
#define RF_20693_LOGEN_CFG2_logencore_2g_pu_MASK(rev) 0x200
#define RF_20693_LOGEN_CFG2_logencore_2g_pu_SHIFT(rev) 9
#define RF_20693_PA2G_CFG3_pa2g_sel_bias_type_MASK(rev) 0xff00
#define RF_20693_PA2G_CFG3_pa2g_sel_bias_type_SHIFT(rev) 8
#define RF_20693_TIA_LUT_63_tia_R3_step11_MASK(rev)   0x1ff
#define RF_20693_TIA_LUT_63_tia_R3_step11_SHIFT(rev)  0
#define RF_20693_ADC_CFG15_adc_clk_slow_diff_MASK(rev) 0x4
#define RF_20693_ADC_CFG15_adc_clk_slow_diff_SHIFT(rev) 2
#define RF_20693_ADC_OVR1_ovr_adc_in_test_MASK(rev)   0x800
#define RF_20693_ADC_OVR1_ovr_adc_in_test_SHIFT(rev)  11
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_stat_MASK(rev) 0xff00
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_stat_SHIFT(rev) 8
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_pu_MASK(rev) 0x20
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_pu_SHIFT(rev) 5
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_gain_ctrl_MASK(rev) 0x8
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_gain_ctrl_SHIFT(rev) 3
#define RF_20693_TIA_LUT_24_tia_C2_step11_MASK(rev)   0x3f
#define RF_20693_TIA_LUT_24_tia_C2_step11_SHIFT(rev)  0
#define RF_20693_TXMIX5G_CFG3_mx5g_idac_booster_cascode_MASK(rev) 0xf
#define RF_20693_TXMIX5G_CFG3_mx5g_idac_booster_cascode_SHIFT(rev) 0
#define RF_20693_TIA_CFG14_wrssi3_Ich_high_MASK(rev)  0x1
#define RF_20693_TIA_CFG14_wrssi3_Ich_high_SHIFT(rev) 0
#define RF_20693_GPAIO_SEL1_gpaio_sel_16to31_port_MASK(rev) 0xffff
#define RF_20693_GPAIO_SEL1_gpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20693_PMU_OP_wlpmu_RXldo_pu_MASK(rev)      0x2
#define RF_20693_PMU_OP_wlpmu_RXldo_pu_SHIFT(rev)     1
#define RF_20693_SPARE_CFG1_rfpll_vco_cvar_ctrl_MASK(rev) 0x10
#define RF_20693_SPARE_CFG1_rfpll_vco_cvar_ctrl_SHIFT(rev) 4
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_trsw2g_bias_pu_MASK(rev) 0x100
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_trsw2g_bias_pu_SHIFT(rev) 8
#define RF_20693_TIA_LUT_17_tia_C2_step4_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_17_tia_C2_step4_SHIFT(rev)   0
#define RF_20693_LNA2G_CFG2_lna2g_lna2_gain_MASK(rev) 0x38
#define RF_20693_LNA2G_CFG2_lna2g_lna2_gain_SHIFT(rev) 3
#define RF_20693_TIA_LUT_66_tia_R4_step1_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_66_tia_R4_step1_SHIFT(rev)   0
#define RF_20693_BG_TRIM2_bg_afe_vbgtrim_MASK(rev)    0x3f
#define RF_20693_BG_TRIM2_bg_afe_vbgtrim_SHIFT(rev)   0
#define RF_20693_ADC_CFG1_adc_sipo_reset_MASK(rev)    0x10
#define RF_20693_ADC_CFG1_adc_sipo_reset_SHIFT(rev)   4
#define RF_20693_TX_LPF_CFG3_lpf_pu_MASK(rev)         0x2000
#define RF_20693_TX_LPF_CFG3_lpf_pu_SHIFT(rev)        13
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_coresize_nmos_MASK(rev) 0x2
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_coresize_nmos_SHIFT(rev) 1
#define RF_20693_TRSW5G_CFG1_trsw5g_sub_bis_MASK(rev) 0xf
#define RF_20693_TRSW5G_CFG1_trsw5g_sub_bis_SHIFT(rev) 0
#define RF_20693_TIA_CFG6_tia_pwrup_resstring_MASK(rev) 0x100
#define RF_20693_TIA_CFG6_tia_pwrup_resstring_SHIFT(rev) 8
#define RF_20693_PLL_MONITOR1_rfpll_monitor_vth_high_MASK(rev) 0xf0
#define RF_20693_PLL_MONITOR1_rfpll_monitor_vth_high_SHIFT(rev) 4
#define RF_20693_LNA5G_CFG1_lna5g_gctl1_MASK(rev)     0x3800
#define RF_20693_LNA5G_CFG1_lna5g_gctl1_SHIFT(rev)    11
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_threshold_MASK(rev) 0x1e
#define RF_20693_LNA2G_RSSI1_lna2g_dig_wrssi1_threshold_SHIFT(rev) 1
#define RF_20693_PLL_LF5_rfpll_lf_lf_r3_MASK(rev)     0xff
#define RF_20693_PLL_LF5_rfpll_lf_lf_r3_SHIFT(rev)    0
#define RF_20693_LNA2G_CFG1_lna2g_lna1_out_short_pu_MASK(rev) 0x2
#define RF_20693_LNA2G_CFG1_lna2g_lna1_out_short_pu_SHIFT(rev) 1
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_gc_cas_MASK(rev) 0x4
#define RF_20693_TX_TOP_5G_OVR1_ovr_mx5g_gc_cas_SHIFT(rev) 2
#define RF_20693_TX_TOP_5G_OVR3_ovr_pad5g_bias_cas_pu_MASK(rev) 0x10
#define RF_20693_TX_TOP_5G_OVR3_ovr_pad5g_bias_cas_pu_SHIFT(rev) 4
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_en_MASK(rev)  0x1
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_en_SHIFT(rev) 0
#define RF_20693_PLL_XTAL12_xtal_hz_pfddrv_MASK(rev)  0x4
#define RF_20693_PLL_XTAL12_xtal_hz_pfddrv_SHIFT(rev) 2
#define RF_20693_REV_ID_rev_id_MASK(rev)              0xff
#define RF_20693_REV_ID_rev_id_SHIFT(rev)             0
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_MASK(rev) 0x1
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20693_RXRF2G_CFG2_lna2g_epapd_en_MASK(rev) 0x10
#define RF_20693_RXRF2G_CFG2_lna2g_epapd_en_SHIFT(rev) 4
#define RF_20693_SPARE_CFG22_spare_22_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG22_spare_22_SHIFT(rev)      0
#define RF_20693_PA2G_CFG1_pa2g_gpio_sw_pu_MASK(rev)  0x10
#define RF_20693_PA2G_CFG1_pa2g_gpio_sw_pu_SHIFT(rev) 4
#define RF_20693_TIA_LUT_16_tia_C2_step3_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_16_tia_C2_step3_SHIFT(rev)   0
#define RF_20693_TIA_CFG13_nbrssi_ref_high_sel_MASK(rev) 0x38
#define RF_20693_TIA_CFG13_nbrssi_ref_high_sel_SHIFT(rev) 3
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_src_pu_MASK(rev) 0x10
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_src_pu_SHIFT(rev) 4
#define RF_20693_PA5G_CFG4_pad5g_ptat_slope_pad_tuning_bias_MASK(rev) 0x1c
#define RF_20693_PA5G_CFG4_pad5g_ptat_slope_pad_tuning_bias_SHIFT(rev) 2
#define RF_20693_TIA_LUT_65_tia_R4_step0_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_65_tia_R4_step0_SHIFT(rev)   0
#define RF_20693_BG_CFG1_bg_pulse_MASK(rev)           0x2
#define RF_20693_BG_CFG1_bg_pulse_SHIFT(rev)          1
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_pmos_MASK(rev) 0x3000
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_pmos_SHIFT(rev) 12
#define RF_20693_TX_BB_OVR1_ovr_DACbuf_fixed_cap_MASK(rev) 0x8
#define RF_20693_TX_BB_OVR1_ovr_DACbuf_fixed_cap_SHIFT(rev) 3
#define RF_20693_LNA5G_CFG3_mix5g_en_MASK(rev)        0x1000
#define RF_20693_LNA5G_CFG3_mix5g_en_SHIFT(rev)       12
#define RF_20693_VREG_CFG_vreg25_vout_sel_MASK(rev)   0x300
#define RF_20693_VREG_CFG_vreg25_vout_sel_SHIFT(rev)  8
#define RF_20693_PLL_XTAL12_xtal_hz_caldrv_MASK(rev)  0x2
#define RF_20693_PLL_XTAL12_xtal_hz_caldrv_SHIFT(rev) 1
#define RF_20693_PLL_HVLDO2_ldo_2p5_lowquiescenten_CP_MASK(rev) 0x20
#define RF_20693_PLL_HVLDO2_ldo_2p5_lowquiescenten_CP_SHIFT(rev) 5
#define RF_20693_TIA_CFG13_nbrssi_ref_low_sel_MASK(rev) 0xe00
#define RF_20693_TIA_CFG13_nbrssi_ref_low_sel_SHIFT(rev) 9
#define RF_20693_LNA5G_CFG3_lna5g_biasadj_MASK(rev)   0xf
#define RF_20693_LNA5G_CFG3_lna5g_biasadj_SHIFT(rev)  0
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_reset_MASK(rev) 0x4
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_reset_SHIFT(rev) 2
#define RF_20693_ADC_OVR1_ovr_adc_fast_pu_MASK(rev)   0x4
#define RF_20693_ADC_OVR1_ovr_adc_fast_pu_SHIFT(rev)  2
#define RF_20693_RXRF2G_CFG2_rf2g_papdcal_rx_attn_MASK(rev) 0x60
#define RF_20693_RXRF2G_CFG2_rf2g_papdcal_rx_attn_SHIFT(rev) 5
#define RF_20693_LOGEN_OVR2_ovr_logencore_2g_mimodes_pu_MASK(rev) 0x8
#define RF_20693_LOGEN_OVR2_ovr_logencore_2g_mimodes_pu_SHIFT(rev) 3
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_VCO_byp_MASK(rev) 0x4
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_VCO_byp_SHIFT(rev) 2
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_sel_MASK(rev) 0x100
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_sel_SHIFT(rev) 8
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_pu_bias_MASK(rev) 0x40
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_pu_bias_SHIFT(rev) 6
#define RF_20693_TXMIX5G_CFG7_mx5g_ptat_slope_booster_cascode_MASK(rev) 0x700
#define RF_20693_TXMIX5G_CFG7_mx5g_ptat_slope_booster_cascode_SHIFT(rev) 8
#define RF_20693_IQCAL_CFG3_iqcal_gvar_MASK(rev)      0x70
#define RF_20693_IQCAL_CFG3_iqcal_gvar_SHIFT(rev)     4
#define RF_20693_TIA_LUT_15_tia_C2_step2_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_15_tia_C2_step2_SHIFT(rev)   0
#define RF_20693_TIA_CFG7_tia_pwrup_amp2_MASK(rev)    0x1
#define RF_20693_TIA_CFG7_tia_pwrup_amp2_SHIFT(rev)   0
#define RF_20693_TIA_CFG14_nbrssi_Ich_low_MASK(rev)   0x100
#define RF_20693_TIA_CFG14_nbrssi_Ich_low_SHIFT(rev)  8
#define RF_20693_SPARE_CFG9_pa2g_gc_ipa_epa_sel_MASK(rev) 0x2
#define RF_20693_SPARE_CFG9_pa2g_gc_ipa_epa_sel_SHIFT(rev) 1
#define RF_20693_SPARE_CFG13_logenaband_mimodes_s_MASK(rev) 0xe00
#define RF_20693_SPARE_CFG13_logenaband_mimodes_s_SHIFT(rev) 9
#define RF_20693_SPARE_CFG18_spare_18_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG18_spare_18_SHIFT(rev)      0
#define RF_20693_TRSW2G_CFG2_trsw2g_dwell_bis_MASK(rev) 0xf
#define RF_20693_TRSW2G_CFG2_trsw2g_dwell_bis_SHIFT(rev) 0
#define RF_20693_TIA_CFG14_nbrssi_Ich_mid_MASK(rev)   0x80
#define RF_20693_TIA_CFG14_nbrssi_Ich_mid_SHIFT(rev)  7
#define RF_20693_TX5G_CFG1_pad5g_bias_cas_pu_MASK(rev) 0x8000
#define RF_20693_TX5G_CFG1_pad5g_bias_cas_pu_SHIFT(rev) 15
#define RF_20693_PLL_VCO2_rfpll_vco_cal_en_MASK(rev)  0x40
#define RF_20693_PLL_VCO2_rfpll_vco_cal_en_SHIFT(rev) 6
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_bias_pu_MASK(rev) 0x8000
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_bias_pu_SHIFT(rev) 15
#define RF_20693_TXMIX5G_CFG4_mx5g_pu_MASK(rev)       0x800
#define RF_20693_TXMIX5G_CFG4_mx5g_pu_SHIFT(rev)      11
#define RF_20693_ADC_OVR1_ovr_reset_adc_MASK(rev)     0x10
#define RF_20693_ADC_OVR1_ovr_reset_adc_SHIFT(rev)    4
#define RF_20693_ADC_CFG4_adc_g43_MASK(rev)           0x7f
#define RF_20693_ADC_CFG4_adc_g43_SHIFT(rev)          0
#define RF_20693_SPARE_CFG10_pad5g_idac_ptat_slope_cascode2_MASK(rev) 0x70
#define RF_20693_SPARE_CFG10_pad5g_idac_ptat_slope_cascode2_SHIFT(rev) 4
#define RF_20693_LNA5G_CFG4_mix5g_en_lb_MASK(rev)     0x1
#define RF_20693_LNA5G_CFG4_mix5g_en_lb_SHIFT(rev)    0
#define RF_20693_PLL_CP5_rfpll_open_gnd_cp_lf_MASK(rev) 0x2
#define RF_20693_PLL_CP5_rfpll_open_gnd_cp_lf_SHIFT(rev) 1
#define RF_20693_SPARE_CFG2_afe_clk_div_se_drive_MASK(rev) 0x200
#define RF_20693_SPARE_CFG2_afe_clk_div_se_drive_SHIFT(rev) 9
#define RF_20693_TIA_LUT_14_tia_C2_step1_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_14_tia_C2_step1_SHIFT(rev)   0
#define RF_20693_TX5G_CFG1_pad5g_pu_MASK(rev)         0x400
#define RF_20693_TX5G_CFG1_pad5g_pu_SHIFT(rev)        10
#define RF_20693_RXRF2G_CFG1_rxdiv2g_rs_MASK(rev)     0x40
#define RF_20693_RXRF2G_CFG1_rxdiv2g_rs_SHIFT(rev)    6
#define RF_20693_TX_DAC_CFG1_DAC_misc_MASK(rev)       0x1fe0
#define RF_20693_TX_DAC_CFG1_DAC_misc_SHIFT(rev)      5
#define RF_20693_PLL_XTAL2_xtal_pu_bbdrv_MASK(rev)    0x20
#define RF_20693_PLL_XTAL2_xtal_pu_bbdrv_SHIFT(rev)   5
#define RF_20693_TX_TOP_CFG1_tx_powersw_ovride_MASK(rev) 0x8
#define RF_20693_TX_TOP_CFG1_tx_powersw_ovride_SHIFT(rev) 3
#define RF_20693_ADC_CFG10_adc_sipo_sel_fast_MASK(rev) 0x20
#define RF_20693_ADC_CFG10_adc_sipo_sel_fast_SHIFT(rev) 5
#define RF_20693_ADC_CFG4_adc_g54_MASK(rev)           0x3f80
#define RF_20693_ADC_CFG4_adc_g54_SHIFT(rev)          7
#define RF_20693_PLL_XTAL8_xtal_bypass_dly_MASK(rev)  0x4
#define RF_20693_PLL_XTAL8_xtal_bypass_dly_SHIFT(rev) 2
#define RF_20693_TXMIX2G_CFG3_mx2g_idac_tuning_bias_MASK(rev) 0xf
#define RF_20693_TXMIX2G_CFG3_mx2g_idac_tuning_bias_SHIFT(rev) 0
#define RF_20693_TXMIX5G_CFG3_mx5g_gc_cas_MASK(rev)   0x3f0
#define RF_20693_TXMIX5G_CFG3_mx5g_gc_cas_SHIFT(rev)  4
#define RF_20693_LOGEN_CFG3_logencore_2g_mimosrc_pu_MASK(rev) 0x20
#define RF_20693_LOGEN_CFG3_logencore_2g_mimosrc_pu_SHIFT(rev) 5
#define RF_20693_PA5G_CFG3_pa5g_ptat_slope_main_MASK(rev) 0xf
#define RF_20693_PA5G_CFG3_pa5g_ptat_slope_main_SHIFT(rev) 0
#define RF_20693_PLL_VCO2_rfpll_vco_cvar_MASK(rev)    0xf
#define RF_20693_PLL_VCO2_rfpll_vco_cvar_SHIFT(rev)   0
#define RF_20693_PLL_VCOCAL13_rfpll_vco_Vreg_ib_ctrl_MASK(rev) 0x800
#define RF_20693_PLL_VCOCAL13_rfpll_vco_Vreg_ib_ctrl_SHIFT(rev) 11
#define RF_20693_SPARE_CFG2_adc_clk_slow_div_MASK(rev) 0xc00
#define RF_20693_SPARE_CFG2_adc_clk_slow_div_SHIFT(rev) 10
#define RF_20693_SPARE_CFG3_det_12g_en_MASK(rev)      0x1000
#define RF_20693_SPARE_CFG3_det_12g_en_SHIFT(rev)     12
#define RF_20693_SPARE_CFG7_swcap_sec_sd_on_5g_MASK(rev) 0x1f
#define RF_20693_SPARE_CFG7_swcap_sec_sd_on_5g_SHIFT(rev) 0
#define RF_20693_ADC_CFG15_adc_clk_slow_div3_MASK(rev) 0x8
#define RF_20693_ADC_CFG15_adc_clk_slow_div3_SHIFT(rev) 3
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pu_pulse_MASK(rev) 0x2000
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_pu_pulse_SHIFT(rev) 13
#define RF_20693_SPARE_CFG15_spare_15_MASK(rev)       0xf800
#define RF_20693_SPARE_CFG15_spare_15_SHIFT(rev)      11
#define RF_20693_TIA_CFG1_tia_pu_pulse_MASK(rev)      0x1000
#define RF_20693_TIA_CFG1_tia_pu_pulse_SHIFT(rev)     12
#define RF_20693_TXMIX2G_CFG5_mx2g_ptat_slope_tuning_bias_MASK(rev) 0x380
#define RF_20693_TXMIX2G_CFG5_mx2g_ptat_slope_tuning_bias_SHIFT(rev) 7
#define RF_20693_TIA_LUT_13_tia_C2_step0_MASK(rev)    0x3f
#define RF_20693_TIA_LUT_13_tia_C2_step0_SHIFT(rev)   0
#define RF_20693_LNA5G_CFG2_lna5g_gctl1_ln_MASK(rev)  0xf
#define RF_20693_LNA5G_CFG2_lna5g_gctl1_ln_SHIFT(rev) 0
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_trsw2g_pu_MASK(rev) 0x80
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_trsw2g_pu_SHIFT(rev) 7
#define RF_20693_TIA_CFG1_tia_amp2_bypass_MASK(rev)   0x1
#define RF_20693_TIA_CFG1_tia_amp2_bypass_SHIFT(rev)  0
#define RF_20693_PLL_XTAL4_xtal_outbufBBstrg_MASK(rev) 0xf000
#define RF_20693_PLL_XTAL4_xtal_outbufBBstrg_SHIFT(rev) 12
#define RF_20693_TX_TOP_CFG1_tx_power_sw_3p3_en_MASK(rev) 0x2
#define RF_20693_TX_TOP_CFG1_tx_power_sw_3p3_en_SHIFT(rev) 1
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_C1_MASK(rev) 0x20
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_C1_SHIFT(rev) 5
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_C2_MASK(rev) 0x10
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_C2_SHIFT(rev) 4
#define RF_20693_PLL_VCOCAL15_rfpll_vcocal_refresh_cal_valid_MASK(rev) 0x800
#define RF_20693_PLL_VCOCAL15_rfpll_vcocal_refresh_cal_valid_SHIFT(rev) 11
#define RF_20693_TIA_CFG4_tia_R3_MASK(rev)            0x1ff
#define RF_20693_TIA_CFG4_tia_R3_SHIFT(rev)           0
#define RF_20693_ADC_OVR1_ovr_adc_od_pu_MASK(rev)     0x400
#define RF_20693_ADC_OVR1_ovr_adc_od_pu_SHIFT(rev)    10
#define RF_20693_TRSW2G_CFG1_trsw2g_bias_pu_MASK(rev) 0x4000
#define RF_20693_TRSW2G_CFG1_trsw2g_bias_pu_SHIFT(rev) 14
#define RF_20693_PA2G_CFG1_pa2g_2gtx_pu_MASK(rev)     0x1
#define RF_20693_PA2G_CFG1_pa2g_2gtx_pu_SHIFT(rev)    0
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_gctl1_ln_MASK(rev) 0x20
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_gctl1_ln_SHIFT(rev) 5
#define RF_20693_SPARE_CFG12_logengband_mimodes_lowR_MASK(rev) 0x40
#define RF_20693_SPARE_CFG12_logengband_mimodes_lowR_SHIFT(rev) 6
#define RF_20693_TRSW2G_CFG2_trsw2g_gpaio_sw1_MASK(rev) 0x10
#define RF_20693_TRSW2G_CFG2_trsw2g_gpaio_sw1_SHIFT(rev) 4
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_gctl1_MASK(rev) 0x4
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_gctl1_SHIFT(rev) 2
#define RF_20693_RX_TOP_5G_OVR2_ovr_lna5g_auxlna2_gain_MASK(rev) 0x2
#define RF_20693_RX_TOP_5G_OVR2_ovr_lna5g_auxlna2_gain_SHIFT(rev) 1
#define RF_20693_SPARE_CFG1_rfpll_vco_ldo_vout_test_MASK(rev) 0x1
#define RF_20693_SPARE_CFG1_rfpll_vco_ldo_vout_test_SHIFT(rev) 0
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_range_MASK(rev) 0x40
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_range_SHIFT(rev) 6
#define RF_20693_TRSW2G_CFG2_trsw2g_gpaio_sw2_MASK(rev) 0x20
#define RF_20693_TRSW2G_CFG2_trsw2g_gpaio_sw2_SHIFT(rev) 5
#define RF_20693_LNA5G_CFG2_lna5g_nap_MASK(rev)       0x10
#define RF_20693_LNA5G_CFG2_lna5g_nap_SHIFT(rev)      4
#define RF_20693_TIA_LUT_36_tia_R1_step10_MASK(rev)   0xff
#define RF_20693_TIA_LUT_36_tia_R1_step10_SHIFT(rev)  0
#define RF_20693_PMU_CFG6_wlpmu_VCOldo_hpm_MASK(rev)  0x1
#define RF_20693_PMU_CFG6_wlpmu_VCOldo_hpm_SHIFT(rev) 0
#define RF_20693_ADC_CFG14_adc_overload_i_MASK(rev)   0x1
#define RF_20693_ADC_CFG14_adc_overload_i_SHIFT(rev)  0
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_mode_MASK(rev) 0x100
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_mode_SHIFT(rev) 8
#define RF_20693_PMU_CFG1_wlpmu_cntl_32_30_MASK(rev)  0x70
#define RF_20693_PMU_CFG1_wlpmu_cntl_32_30_SHIFT(rev) 4
#define RF_20693_TX_LPF_CFG8_lpf_bias_bq_MASK(rev)    0xff
#define RF_20693_TX_LPF_CFG8_lpf_bias_bq_SHIFT(rev)   0
#define RF_20693_CLK_DIV_OVR1_ovr_dac_clk_pu_MASK(rev) 0x2
#define RF_20693_CLK_DIV_OVR1_ovr_dac_clk_pu_SHIFT(rev) 1
#define RF_20693_LOGEN_CFG2_logencore_reset_MASK(rev) 0x1000
#define RF_20693_LOGEN_CFG2_logencore_reset_SHIFT(rev) 12
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rxdiv2g_rs_MASK(rev) 0x20
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rxdiv2g_rs_SHIFT(rev) 5
#define RF_20693_ADC_CFG14_adc_overload_q_MASK(rev)   0x2
#define RF_20693_ADC_CFG14_adc_overload_q_SHIFT(rev)  1
#define RF_20693_LOGEN_CFG5_rx_logencore_lcbuf_stg2_bias_MASK(rev) 0x7
#define RF_20693_LOGEN_CFG5_rx_logencore_lcbuf_stg2_bias_SHIFT(rev) 0
#define RF_20693_PLL_HVLDO1_ldo_2p5_bias_reset_VCO_MASK(rev) 0x80
#define RF_20693_PLL_HVLDO1_ldo_2p5_bias_reset_VCO_SHIFT(rev) 7
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_tssi_ctrl_pu_MASK(rev) 0x2000
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_tssi_ctrl_pu_SHIFT(rev) 13
#define RF_20693_SPARE_CFG12_spare_12_MASK(rev)       0xff00
#define RF_20693_SPARE_CFG12_spare_12_SHIFT(rev)      8
#define RF_20693_RX_TOP_5G_OVR_ovr_rxrf5g_pu_pulse_MASK(rev) 0x80
#define RF_20693_RX_TOP_5G_OVR_ovr_rxrf5g_pu_pulse_SHIFT(rev) 7
#define RF_20693_PLL_VCO8_rfpll_vco_pmos_degen_MASK(rev) 0xc0
#define RF_20693_PLL_VCO8_rfpll_vco_pmos_degen_SHIFT(rev) 6
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_gm2g_pwrup_MASK(rev) 0x2
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_gm2g_pwrup_SHIFT(rev) 1
#define RF_20693_SPARE_CFG14_logengband_mimodes_s_MASK(rev) 0xe00
#define RF_20693_SPARE_CFG14_logengband_mimodes_s_SHIFT(rev) 9
#define RF_20693_PA5G_CFG4_pa5g_tune_MASK(rev)        0x1e00
#define RF_20693_PA5G_CFG4_pa5g_tune_SHIFT(rev)       9
#define RF_20693_RXRF2G_CFG2_loopback2g_papdcal_pu_MASK(rev) 0x80
#define RF_20693_RXRF2G_CFG2_loopback2g_papdcal_pu_SHIFT(rev) 7
#define RF_20693_TIA_CFG14_wrssi3_Qch_low_MASK(rev)   0x20
#define RF_20693_TIA_CFG14_wrssi3_Qch_low_SHIFT(rev)  5
#define RF_20693_PLL_XTAL10_xtal_sel_halfres_MASK(rev) 0x2
#define RF_20693_PLL_XTAL10_xtal_sel_halfres_SHIFT(rev) 1
#define RF_20693_PLL_XTAL12_xtal_dcc_clk_sel_MASK(rev) 0x400
#define RF_20693_PLL_XTAL12_xtal_dcc_clk_sel_SHIFT(rev) 10
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_cas_pu_MASK(rev) 0x8000
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_cas_pu_SHIFT(rev) 15
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_pu_MASK(rev) 0x10
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_pu_SHIFT(rev) 4
#define RF_20693_PLL_XTAL12_xtal_hz_BT_MASK(rev)      0x8
#define RF_20693_PLL_XTAL12_xtal_hz_BT_SHIFT(rev)     3
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_tr_rx_en_MASK(rev) 0x8
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_tr_rx_en_SHIFT(rev) 3
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_high_MASK(rev) 0x4
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_high_SHIFT(rev) 2
#define RF_20693_PLL_CFG2_rfpll_pfd_open_MASK(rev)    0x2
#define RF_20693_PLL_CFG2_rfpll_pfd_open_SHIFT(rev)   1
#define RF_20693_TXGM5G_CFG1_gm5g_gc_MASK(rev)        0x3f
#define RF_20693_TXGM5G_CFG1_gm5g_gc_SHIFT(rev)       0
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_idac_pmos_MASK(rev) 0x200
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_idac_pmos_SHIFT(rev) 9
#define RF_20693_TXMIX5G_CFG5_mx5g_ptat_slope_bbdc_MASK(rev) 0xf000
#define RF_20693_TXMIX5G_CFG5_mx5g_ptat_slope_bbdc_SHIFT(rev) 12
#define RF_20693_TXMIX2G_CFG4_mx2g_ptat_slope_cascode_MASK(rev) 0x7
#define RF_20693_TXMIX2G_CFG4_mx2g_ptat_slope_cascode_SHIFT(rev) 0
#define RF_20693_SPARE_CFG8_afe_BF_hiz0_MASK(rev)     0x8
#define RF_20693_SPARE_CFG8_afe_BF_hiz0_SHIFT(rev)    3
#define RF_20693_SPARE_CFG8_afe_BF_hiz1_MASK(rev)     0x10
#define RF_20693_SPARE_CFG8_afe_BF_hiz1_SHIFT(rev)    4
#define RF_20693_TIA_CFG14_wrssi3_Qch_mid_MASK(rev)   0x10
#define RF_20693_TIA_CFG14_wrssi3_Qch_mid_SHIFT(rev)  4
#define RF_20693_SPARE_CFG15_gm2g_20p20_biasadj_MASK(rev) 0xf
#define RF_20693_SPARE_CFG15_gm2g_20p20_biasadj_SHIFT(rev) 0
#define RF_20693_TIA_LUT_61_tia_R3_step9_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_61_tia_R3_step9_SHIFT(rev)   0
#define RF_20693_VBAT_OVR1_ovr_vbat_monitor_pu_MASK(rev) 0x1
#define RF_20693_VBAT_OVR1_ovr_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20693_PA5G_CFG2_pa5g_bias_filter_main_MASK(rev) 0xf
#define RF_20693_PA5G_CFG2_pa5g_bias_filter_main_SHIFT(rev) 0
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_des_pu_MASK(rev) 0x20
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_des_pu_SHIFT(rev) 5
#define RF_20693_SPARE_CFG13_logenaband_mimosrc_s_MASK(rev) 0x7000
#define RF_20693_SPARE_CFG13_logenaband_mimosrc_s_SHIFT(rev) 12
#define RF_20693_PLL_VCOCAL11_rfpll_vcocal_ref_value_high_MASK(rev) 0xfff
#define RF_20693_PLL_VCOCAL11_rfpll_vcocal_ref_value_high_SHIFT(rev) 0
#define RF_20693_PLL_XTAL5_xtal_bufstrg_BT_MASK(rev)  0xf00
#define RF_20693_PLL_XTAL5_xtal_bufstrg_BT_SHIFT(rev) 8
#define RF_20693_PLL_XTAL12_xtal_hz_RCCAL1_MASK(rev)  0x10
#define RF_20693_PLL_XTAL12_xtal_hz_RCCAL1_SHIFT(rev) 4
#define RF_20693_PLL_XTAL_OVR1_ovr_ldo_1p2_xtalldo1p2_BG_pu_MASK(rev) 0x40
#define RF_20693_PLL_XTAL_OVR1_ovr_ldo_1p2_xtalldo1p2_BG_pu_SHIFT(rev) 6
#define RF_20693_CONFIG_CORE67_info_core6_MASK(rev)   0xff
#define RF_20693_CONFIG_CORE67_info_core6_SHIFT(rev)  0
#define RF_20693_RXRF2G_CFG1_gm2g_biasadj_MASK(rev)   0x3c
#define RF_20693_RXRF2G_CFG1_gm2g_biasadj_SHIFT(rev)  2
#define RF_20693_TX_LPF_CFG4_lpf_bias_bq_ff_mult_MASK(rev) 0x6000
#define RF_20693_TX_LPF_CFG4_lpf_bias_bq_ff_mult_SHIFT(rev) 13
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step0_MASK(rev) 0x1
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step0_SHIFT(rev) 0
#define RF_20693_CONFIG_CORE67_info_core7_MASK(rev)   0xff00
#define RF_20693_CONFIG_CORE67_info_core7_SHIFT(rev)  8
#define RF_20693_ADC_CFG19_adc_rt_MASK(rev)           0x1f
#define RF_20693_ADC_CFG19_adc_rt_SHIFT(rev)          0
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step1_MASK(rev) 0x2
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step1_SHIFT(rev) 1
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_pull_down_sw_MASK(rev) 0x6
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_pull_down_sw_SHIFT(rev) 1
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step2_MASK(rev) 0x4
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step2_SHIFT(rev) 2
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step3_MASK(rev) 0x8
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step3_SHIFT(rev) 3
#define RF_20693_PLL_DSPR27_rfpll_monitor_vctrl_level_MASK(rev) 0x3
#define RF_20693_PLL_DSPR27_rfpll_monitor_vctrl_level_SHIFT(rev) 0
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step4_MASK(rev) 0x10
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step4_SHIFT(rev) 4
#define RF_20693_LNA5G_CFG1_lna5g_lna1_bypass_MASK(rev) 0x4000
#define RF_20693_LNA5G_CFG1_lna5g_lna1_bypass_SHIFT(rev) 14
#define RF_20693_RFPLL_OVR1_ovr_rfpll_rst_n_MASK(rev) 0x10
#define RF_20693_RFPLL_OVR1_ovr_rfpll_rst_n_SHIFT(rev) 4
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step5_MASK(rev) 0x20
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step5_SHIFT(rev) 5
#define RF_20693_TIA_LUT_59_tia_R3_step7_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_59_tia_R3_step7_SHIFT(rev)   0
#define RF_20693_PLL_XTAL9_xtal_fine_dly_MASK(rev)    0xff
#define RF_20693_PLL_XTAL9_xtal_fine_dly_SHIFT(rev)   0
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step6_MASK(rev) 0x40
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step6_SHIFT(rev) 6
#define RF_20693_TIA_LUT_60_tia_R3_step8_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_60_tia_R3_step8_SHIFT(rev)   0
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step7_MASK(rev) 0x80
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step7_SHIFT(rev) 7
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step8_MASK(rev) 0x100
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step8_SHIFT(rev) 8
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step9_MASK(rev) 0x200
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step9_SHIFT(rev) 9
#define RF_20693_LNA5G_CFG2_lna5g_pu_lna2_MASK(rev)   0x800
#define RF_20693_LNA5G_CFG2_lna5g_pu_lna2_SHIFT(rev)  11
#define RF_20693_ADC_CFG19_adc_slow_dacs_MASK(rev)    0x60
#define RF_20693_ADC_CFG19_adc_slow_dacs_SHIFT(rev)   5
#define RF_20693_TX_DAC_CFG1_DAC_pwrup_MASK(rev)      0x4
#define RF_20693_TX_DAC_CFG1_DAC_pwrup_SHIFT(rev)     2
#define RF_20693_PLL_VCOCAL5_rfpll_vcocal_delayBeforeOpenLoop_MASK(rev) 0xff
#define RF_20693_PLL_VCOCAL5_rfpll_vcocal_delayBeforeOpenLoop_SHIFT(rev) 0
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_pu_bias_MASK(rev) 0x40
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_logen2g_tx_pu_bias_SHIFT(rev) 6
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_pu_MASK(rev) 0x400
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_pu_SHIFT(rev) 10
#define RF_20693_PLL_HVLDO4_ldo_2p5_static_load_VCO_MASK(rev) 0x1
#define RF_20693_PLL_HVLDO4_ldo_2p5_static_load_VCO_SHIFT(rev) 0
#define RF_20693_PMU_STAT_wlpmu_calcode_MASK(rev)     0x780
#define RF_20693_PMU_STAT_wlpmu_calcode_SHIFT(rev)    7
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_buf_pu_MASK(rev) 0x1
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_buf_pu_SHIFT(rev) 0
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rxdiv2g_pu_bias_MASK(rev) 0x10
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rxdiv2g_pu_bias_SHIFT(rev) 4
#define RF_20693_TIA_CFG14_nbrssi_Qch_high_MASK(rev)  0x200
#define RF_20693_TIA_CFG14_nbrssi_Qch_high_SHIFT(rev) 9
#define RF_20693_SPARE_CFG1_rfpll_mmd_bypass_div2_MASK(rev) 0x20
#define RF_20693_SPARE_CFG1_rfpll_mmd_bypass_div2_SHIFT(rev) 5
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_MASK(rev) 0x1e0
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_SHIFT(rev) 5
#define RF_20693_SPARE_CFG8_txmix5g_IQ_bias_short_MASK(rev) 0x800
#define RF_20693_SPARE_CFG8_txmix5g_IQ_bias_short_SHIFT(rev) 11
#define RF_20693_TRSW2G_CFG1_trsw2g_sub_bis_MASK(rev) 0xf
#define RF_20693_TRSW2G_CFG1_trsw2g_sub_bis_SHIFT(rev) 0
#define RF_20693_ADC_CFG1_adc_slow_pu_MASK(rev)       0x1
#define RF_20693_ADC_CFG1_adc_slow_pu_SHIFT(rev)      0
#define RF_20693_TRSW2G_CFG1_trsw2g_bt_en_MASK(rev)   0x8000
#define RF_20693_TRSW2G_CFG1_trsw2g_bt_en_SHIFT(rev)  15
#define RF_20693_CONFIG_CORE23_info_core2_MASK(rev)   0xff
#define RF_20693_CONFIG_CORE23_info_core2_SHIFT(rev)  0
#define RF_20693_SPARE_CFG5_swcap_pri_gate_off_2g_MASK(rev) 0x1f
#define RF_20693_SPARE_CFG5_swcap_pri_gate_off_2g_SHIFT(rev) 0
#define RF_20693_TIA_CFG15_tia_offset_comp_pwrup_MASK(rev) 0x1
#define RF_20693_TIA_CFG15_tia_offset_comp_pwrup_SHIFT(rev) 0
#define RF_20693_CONFIG_CORE23_info_core3_MASK(rev)   0xff00
#define RF_20693_CONFIG_CORE23_info_core3_SHIFT(rev)  8
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_bias_reset_MASK(rev) 0x20
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_bias_reset_SHIFT(rev) 5
#define RF_20693_ADC_CFG8_adc_r34_MASK(rev)           0x1fc
#define RF_20693_ADC_CFG8_adc_r34_SHIFT(rev)          2
#define RF_20693_TIA_LUT_58_tia_R3_step6_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_58_tia_R3_step6_SHIFT(rev)   0
#define RF_20693_PLL_XTAL1_xtal_coresize_nmos_MASK(rev) 0x3e0
#define RF_20693_PLL_XTAL1_xtal_coresize_nmos_SHIFT(rev) 5
#define RF_20693_BG_CFG2_bg_m_count_trim_MASK(rev)    0x3f
#define RF_20693_BG_CFG2_bg_m_count_trim_SHIFT(rev)   0
#define RF_20693_PLL_CP1_rfpll_cp_en_offset_cancel_MASK(rev) 0x20
#define RF_20693_PLL_CP1_rfpll_cp_en_offset_cancel_SHIFT(rev) 5
#define RF_20693_SPARE_CFG13_logenaband_mimo_ftune_MASK(rev) 0x1c0
#define RF_20693_SPARE_CFG13_logenaband_mimo_ftune_SHIFT(rev) 6
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_vref_bias_reset_MASK(rev) 0x1
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_vref_bias_reset_SHIFT(rev) 0
#define RF_20693_SPARE_CFG1_rfpll_spare_MASK(rev)     0xfc00
#define RF_20693_SPARE_CFG1_rfpll_spare_SHIFT(rev)    10
#define RF_20693_SPARE_CFG6_swcap_pri_pd_5g_MASK(rev) 0x1000
#define RF_20693_SPARE_CFG6_swcap_pri_pd_5g_SHIFT(rev) 12
#define RF_20693_TIA_CFG12_rssi_biasadj_MASK(rev)     0x7e
#define RF_20693_TIA_CFG12_rssi_biasadj_SHIFT(rev)    1
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_reset_MASK(rev) 0x80
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_bias_reset_SHIFT(rev) 7
#define RF_20693_SPARE_CFG6_swcap_pri_sd_on_5g_MASK(rev) 0x7c
#define RF_20693_SPARE_CFG6_swcap_pri_sd_on_5g_SHIFT(rev) 2
#define RF_20693_PMU_OP_wlpmu_RXldo_bypass_MASK(rev)  0x800
#define RF_20693_PMU_OP_wlpmu_RXldo_bypass_SHIFT(rev) 11
#define RF_20693_TIA_LUT_62_tia_R3_step10_MASK(rev)   0x1ff
#define RF_20693_TIA_LUT_62_tia_R3_step10_SHIFT(rev)  0
#define RF_20693_SPARE_CFG8_afe_hiz_MASK(rev)         0x4
#define RF_20693_SPARE_CFG8_afe_hiz_SHIFT(rev)        2
#define RF_20693_SPARE_CFG12_logenaband_mimo_det_pu_MASK(rev) 0x2
#define RF_20693_SPARE_CFG12_logenaband_mimo_det_pu_SHIFT(rev) 1
#define RF_20693_TIA_LUT_23_tia_C2_step10_MASK(rev)   0x3f
#define RF_20693_TIA_LUT_23_tia_C2_step10_SHIFT(rev)  0
#define RF_20693_PLL_HVLDO3_ldo_2p5_ldo_CP_vout_sel_MASK(rev) 0xf00
#define RF_20693_PLL_HVLDO3_ldo_2p5_ldo_CP_vout_sel_SHIFT(rev) 8
#define RF_20693_LOGEN_CFG3_logencore_2g_mimodes_pu_MASK(rev) 0x40
#define RF_20693_LOGEN_CFG3_logencore_2g_mimodes_pu_SHIFT(rev) 6
#define RF_20693_TIA_LUT_57_tia_R3_step5_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_57_tia_R3_step5_SHIFT(rev)   0
#define RF_20693_SPARE_CFG16_dac_clk_strength_MASK(rev) 0x700
#define RF_20693_SPARE_CFG16_dac_clk_strength_SHIFT(rev) 8
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_bypass_MASK(rev) 0x8
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_bypass_SHIFT(rev) 3
#define RF_20693_RCCAL_CFG6_rccal_raw_adc1p2_MASK(rev) 0x1f
#define RF_20693_RCCAL_CFG6_rccal_raw_adc1p2_SHIFT(rev) 0
#define RF_20693_BG_CFG2_bg_n_count_trim_MASK(rev)    0x3f00
#define RF_20693_BG_CFG2_bg_n_count_trim_SHIFT(rev)   8
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_gm2g_gc_MASK(rev) 0x4
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_gm2g_gc_SHIFT(rev) 2
#define RF_20693_TX_LPF_CFG7_lpf_g11_MASK(rev)        0x1fff
#define RF_20693_TX_LPF_CFG7_lpf_g11_SHIFT(rev)       0
#define RF_20693_SPARE_CFG36_spare_36_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG36_spare_36_SHIFT(rev)      0
#define RF_20693_RXMIX2G_CFG1_rf2g_mix1st_en_MASK(rev) 0x8000
#define RF_20693_RXMIX2G_CFG1_rf2g_mix1st_en_SHIFT(rev) 15
#define RF_20693_SPARE_CFG8_afe_BF_pu0_MASK(rev)      0x1
#define RF_20693_SPARE_CFG8_afe_BF_pu0_SHIFT(rev)     0
#define RF_20693_SPARE_CFG8_afe_BF_pu1_MASK(rev)      0x2
#define RF_20693_SPARE_CFG8_afe_BF_pu1_SHIFT(rev)     1
#define RF_20693_LOGEN_CFG2_logencore_5g_pu_MASK(rev) 0x400
#define RF_20693_LOGEN_CFG2_logencore_5g_pu_SHIFT(rev) 10
#define RF_20693_TIA_CFG12_wrssi3_ref_mid_sel_MASK(rev) 0x1c00
#define RF_20693_TIA_CFG12_wrssi3_ref_mid_sel_SHIFT(rev) 10
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_start_MASK(rev) 0x40
#define RF_20693_PLL_XTAL11_xtal_dty_corr_cal_start_SHIFT(rev) 6
#define RF_20693_PLL_XTAL12_xtal_hz_bbdrv_MASK(rev)   0x1
#define RF_20693_PLL_XTAL12_xtal_hz_bbdrv_SHIFT(rev)  0
#define RF_20693_LNA2G_TUNE_lna2g_lna1_freq_tune_MASK(rev) 0xf
#define RF_20693_LNA2G_TUNE_lna2g_lna1_freq_tune_SHIFT(rev) 0
#define RF_20693_BG_CFG1_bg_rcal_trim_MASK(rev)       0xf0
#define RF_20693_BG_CFG1_bg_rcal_trim_SHIFT(rev)      4
#define RF_20693_TX_TOP_5G_OVR2_ovr_mx5g_idac_bbdc_MASK(rev) 0x2000
#define RF_20693_TX_TOP_5G_OVR2_ovr_mx5g_idac_bbdc_SHIFT(rev) 13
#define RF_20693_PMU_CFG2_wlpmu_bypcal_MASK(rev)      0x8
#define RF_20693_PMU_CFG2_wlpmu_bypcal_SHIFT(rev)     3
#define RF_20693_PLL_CFG1_rfpll_pfd_en_MASK(rev)      0xf
#define RF_20693_PLL_CFG1_rfpll_pfd_en_SHIFT(rev)     0
#define RF_20693_SPARE_CFG14_logengband_mimosrc_s_MASK(rev) 0x7000
#define RF_20693_SPARE_CFG14_logengband_mimosrc_s_SHIFT(rev) 12
#define RF_20693_TIA_LUT_56_tia_R3_step4_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_56_tia_R3_step4_SHIFT(rev)   0
#define RF_20693_TIA_CFG14_nbrssi_Ich_high_MASK(rev)  0x40
#define RF_20693_TIA_CFG14_nbrssi_Ich_high_SHIFT(rev) 6
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R1_MASK(rev) 0x8
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R1_SHIFT(rev) 3
#define RF_20693_TXGM5G_CFG1_pad5g_idac_cascode_MASK(rev) 0x3c00
#define RF_20693_TXGM5G_CFG1_pad5g_idac_cascode_SHIFT(rev) 10
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R2_MASK(rev) 0x4
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R2_SHIFT(rev) 2
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R3_MASK(rev) 0x2
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R3_SHIFT(rev) 1
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_gm2g_auxgm_pwrup_MASK(rev) 0x8
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_gm2g_auxgm_pwrup_SHIFT(rev) 3
#define RF_20693_TXMIX5G_CFG1_mx5g_idac_bleed_bias_MASK(rev) 0x1f0
#define RF_20693_TXMIX5G_CFG1_mx5g_idac_bleed_bias_SHIFT(rev) 4
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_incap_compen_main_MASK(rev) 0x2
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_incap_compen_main_SHIFT(rev) 1
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R4_MASK(rev) 0x1
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_R4_SHIFT(rev) 0
#define RF_20693_TIA_CFG3_tia_R2_MASK(rev)            0xff
#define RF_20693_TIA_CFG3_tia_R2_SHIFT(rev)           0
#define RF_20693_TIA_CFG2_tia_C2_MASK(rev)            0x3f
#define RF_20693_TIA_CFG2_tia_C2_SHIFT(rev)           0
#define RF_20693_TRSW2G_CFG1_trsw2g_gpaio_en_MASK(rev) 0x200
#define RF_20693_TRSW2G_CFG1_trsw2g_gpaio_en_SHIFT(rev) 9
#define RF_20693_ADC_CFG3_adc_g21_MASK(rev)           0x7f
#define RF_20693_ADC_CFG3_adc_g21_SHIFT(rev)          0
#define RF_20693_PA2G_CFG3_pa2g_ptat_slope_main_MASK(rev) 0xf
#define RF_20693_PA2G_CFG3_pa2g_ptat_slope_main_SHIFT(rev) 0
#define RF_20693_TXMIX5G_CFG5_mx5g_idac_bbdc_MASK(rev) 0x3f
#define RF_20693_TXMIX5G_CFG5_mx5g_idac_bbdc_SHIFT(rev) 0
#define RF_20693_ADC_CFG10_adc_in_test_MASK(rev)      0x3c0
#define RF_20693_ADC_CFG10_adc_in_test_SHIFT(rev)     6
#define RF_20693_TRSW2G_CFG1_trsw2g_pu_MASK(rev)      0x100
#define RF_20693_TRSW2G_CFG1_trsw2g_pu_SHIFT(rev)     8
#define RF_20693_ADC_CFG18_adc_od_pu_MASK(rev)        0x100
#define RF_20693_ADC_CFG18_adc_od_pu_SHIFT(rev)       8
#define RF_20693_TIA_LUT_77_tia_R4_step11_MASK(rev)   0x1ff
#define RF_20693_TIA_LUT_77_tia_R4_step11_SHIFT(rev)  0
#define RF_20693_LNA2G_CFG2_lna2g_nap_MASK(rev)       0x1
#define RF_20693_LNA2G_CFG2_lna2g_nap_SHIFT(rev)      0
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_tuning_bias_MASK(rev) 0x38
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_tuning_bias_SHIFT(rev) 3
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_gc_MASK(rev) 0x2000
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_gc_SHIFT(rev) 13
#define RF_20693_CONFIG_INFO_PLL_info_pll_MASK(rev)   0xff
#define RF_20693_CONFIG_INFO_PLL_info_pll_SHIFT(rev)  0
#define RF_20693_ADC_CFG3_adc_g32_MASK(rev)           0x3f80
#define RF_20693_ADC_CFG3_adc_g32_SHIFT(rev)          7
#define RF_20693_TX5G_CFG1_pad5g_slope_gm_MASK(rev)   0x7800
#define RF_20693_TX5G_CFG1_pad5g_slope_gm_SHIFT(rev)  11
#define RF_20693_PLL_XTAL2_xtal_outbufcalstrg_MASK(rev) 0x3c00
#define RF_20693_PLL_XTAL2_xtal_outbufcalstrg_SHIFT(rev) 10
#define RF_20693_PMU_OP_wlpmu_TXldo_bypass_MASK(rev)  0x200
#define RF_20693_PMU_OP_wlpmu_TXldo_bypass_SHIFT(rev) 9
#define RF_20693_SPARE_CFG33_spare_33_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG33_spare_33_SHIFT(rev)      0
#define RF_20693_SPARE_CFG9_pa5g_itr_paswcap_pu_MASK(rev) 0x400
#define RF_20693_SPARE_CFG9_pa5g_itr_paswcap_pu_SHIFT(rev) 10
#define RF_20693_TX_TOP_5G_OVR2_ovr_logen5g_tx_enable_5g_low_band_MASK(rev) 0x8
#define RF_20693_TX_TOP_5G_OVR2_ovr_logen5g_tx_enable_5g_low_band_SHIFT(rev) 3
#define RF_20693_TIA_CFG14_wrssi3_Ich_low_MASK(rev)   0x4
#define RF_20693_TIA_CFG14_wrssi3_Ich_low_SHIFT(rev)  2
#define RF_20693_TIA_LUT_55_tia_R3_step3_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_55_tia_R3_step3_SHIFT(rev)   0
#define RF_20693_CONFIG_RXDIV2_rx_div04_MASK(rev)     0xff
#define RF_20693_CONFIG_RXDIV2_rx_div04_SHIFT(rev)    0
#define RF_20693_PLL_XTAL2_xtal_pu_BT_MASK(rev)       0x100
#define RF_20693_PLL_XTAL2_xtal_pu_BT_SHIFT(rev)      8
#define RF_20693_CONFIG_RXDIV2_rx_div05_MASK(rev)     0xff00
#define RF_20693_CONFIG_RXDIV2_rx_div05_SHIFT(rev)    8
#define RF_20693_PMU_CFG1_wlpmu_ana_mux_MASK(rev)     0x3
#define RF_20693_PMU_CFG1_wlpmu_ana_mux_SHIFT(rev)    0
#define RF_20693_TIA_CFG10_tia_offset_comp_out_i_MASK(rev) 0x1
#define RF_20693_TIA_CFG10_tia_offset_comp_out_i_SHIFT(rev) 0
#define RF_20693_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_MASK(rev) 0x300
#define RF_20693_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_SHIFT(rev) 8
#define RF_20693_TIA_CFG14_wrssi3_Ich_mid_MASK(rev)   0x2
#define RF_20693_TIA_CFG14_wrssi3_Ich_mid_SHIFT(rev)  1
#define RF_20693_PLL_CFG1_rfpll_synth_pu_MASK(rev)    0x200
#define RF_20693_PLL_CFG1_rfpll_synth_pu_SHIFT(rev)   9
#define RF_20693_GPAIO_SEL0_gpaio_sel_0to15_port_MASK(rev) 0xffff
#define RF_20693_GPAIO_SEL0_gpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20693_PMU_OP_wlpmu_AFEldo_pu_MASK(rev)     0x4
#define RF_20693_PMU_OP_wlpmu_AFEldo_pu_SHIFT(rev)    2
#define RF_20693_TXMIX5G_CFG4_mx5g_bbpdQ_en_MASK(rev) 0x20
#define RF_20693_TXMIX5G_CFG4_mx5g_bbpdQ_en_SHIFT(rev) 5
#define RF_20693_TX_TOP_5G_OVR2_ovr_tx5g_80p80_gm_pu_MASK(rev) 0x800
#define RF_20693_TX_TOP_5G_OVR2_ovr_tx5g_80p80_gm_pu_SHIFT(rev) 11
#define RF_20693_SPARE_CFG9_mx2g_pu_caspc_MASK(rev)   0x3fc
#define RF_20693_SPARE_CFG9_mx2g_pu_caspc_SHIFT(rev)  2
#define RF_20693_TIA_CFG10_tia_offset_comp_out_q_MASK(rev) 0x2
#define RF_20693_TIA_CFG10_tia_offset_comp_out_q_SHIFT(rev) 1
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_pu_MASK(rev) 0x100
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_pu_SHIFT(rev) 8
#define RF_20693_PMU_OP_wlpmu_AFEldo_bypass_MASK(rev) 0x100
#define RF_20693_PMU_OP_wlpmu_AFEldo_bypass_SHIFT(rev) 8
#define RF_20693_ADC_CFG16_adc_gff1_MASK(rev)         0x7f
#define RF_20693_ADC_CFG16_adc_gff1_SHIFT(rev)        0
#define RF_20693_ADC_CFG16_adc_gff2_MASK(rev)         0x3f80
#define RF_20693_ADC_CFG16_adc_gff2_SHIFT(rev)        7
#define RF_20693_BG_OVR1_ovr_bg_pu_MASK(rev)          0x4
#define RF_20693_BG_OVR1_ovr_bg_pu_SHIFT(rev)         2
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_src_pu_MASK(rev) 0x8000
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_src_pu_SHIFT(rev) 15
#define RF_20693_SPARE_CFG16_gm5g_80p80_biasadj_MASK(rev) 0x1f
#define RF_20693_SPARE_CFG16_gm5g_80p80_biasadj_SHIFT(rev) 0
#define RF_20693_TX_DAC_CFG5_DACbuf_fixed_cap_MASK(rev) 0x1
#define RF_20693_TX_DAC_CFG5_DACbuf_fixed_cap_SHIFT(rev) 0
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_out_short_pu_MASK(rev) 0x1
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_out_short_pu_SHIFT(rev) 0
#define RF_20693_PA5G_IDAC2_pa5g_biasa_aux_MASK(rev)  0xff00
#define RF_20693_PA5G_IDAC2_pa5g_biasa_aux_SHIFT(rev) 8
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_gc_MASK(rev) 0x10
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_gc_SHIFT(rev) 4
#define RF_20693_TIA_LUT_54_tia_R3_step2_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_54_tia_R3_step2_SHIFT(rev)   0
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_mimo_pu_MASK(rev) 0x200
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_mimo_pu_SHIFT(rev) 9
#define RF_20693_PLL_XTAL6_xtal_bufstrg_HSIC_MASK(rev) 0xf0
#define RF_20693_PLL_XTAL6_xtal_bufstrg_HSIC_SHIFT(rev) 4
#define RF_20693_PLL_VCO3_rfpll_vco_en_alc_MASK(rev)  0x100
#define RF_20693_PLL_VCO3_rfpll_vco_en_alc_SHIFT(rev) 8
#define RF_20693_PA5G_IDAC3_pad5g_idac_tuning_bias_MASK(rev) 0xf
#define RF_20693_PA5G_IDAC3_pad5g_idac_tuning_bias_SHIFT(rev) 0
#define RF_20693_PLL_MMD1_rfpll_mmd_en_dac_p_MASK(rev) 0x8
#define RF_20693_PLL_MMD1_rfpll_mmd_en_dac_p_SHIFT(rev) 3
#define RF_20693_PA5G_IDAC3_pad5g_slope_cascode_MASK(rev) 0x1c0
#define RF_20693_PA5G_IDAC3_pad5g_slope_cascode_SHIFT(rev) 6
#define RF_20693_TX_DAC_CFG4_DACbuf_ctl_MASK(rev)     0x3ff
#define RF_20693_TX_DAC_CFG4_DACbuf_ctl_SHIFT(rev)    0
#define RF_20693_LNA5G_CFG3_mix5g_reset_MASK(rev)     0x2000
#define RF_20693_LNA5G_CFG3_mix5g_reset_SHIFT(rev)    13
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_nap_MASK(rev) 0x4
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_nap_SHIFT(rev) 2
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_idac_bbdc_MASK(rev) 0x200
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_mx2g_idac_bbdc_SHIFT(rev) 9
#define RF_20693_ADC_OVR1_ovr_adc_pu_ldo_MASK(rev)    0x1
#define RF_20693_ADC_OVR1_ovr_adc_pu_ldo_SHIFT(rev)   0
#define RF_20693_SPARE_CFG8_afe_BF_se_enb0_MASK(rev)  0x20
#define RF_20693_SPARE_CFG8_afe_BF_se_enb0_SHIFT(rev) 5
#define RF_20693_SPARE_CFG8_afe_BF_se_enb1_MASK(rev)  0x40
#define RF_20693_SPARE_CFG8_afe_BF_se_enb1_SHIFT(rev) 6
#define RF_20693_SPARE_CFG29_spare_29_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG29_spare_29_SHIFT(rev)      0
#define RF_20693_SPARE_CFG30_spare_30_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG30_spare_30_SHIFT(rev)      0
#define RF_20693_SPARE_CFG7_spare_7_MASK(rev)         0xf000
#define RF_20693_SPARE_CFG7_spare_7_SHIFT(rev)        12
#define RF_20693_TXMIX2G_CFG5_mx2g_bbpdQ_en_MASK(rev) 0x4000
#define RF_20693_TXMIX2G_CFG5_mx2g_bbpdQ_en_SHIFT(rev) 14
#define RF_20693_BG_CFG1_bg_ate_rcal_trim_MASK(rev)   0xf000
#define RF_20693_BG_CFG1_bg_ate_rcal_trim_SHIFT(rev)  12
#define RF_20693_LNA5G_CFG1_lna5g_lna2_gain_MASK(rev) 0x38
#define RF_20693_LNA5G_CFG1_lna5g_lna2_gain_SHIFT(rev) 3
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_drive_strength_MASK(rev) 0x2
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_drive_strength_SHIFT(rev) 1
#define RF_20693_PLL_HVLDO3_ldo_2p5_ldo_VCO_vout_sel_MASK(rev) 0xf
#define RF_20693_PLL_HVLDO3_ldo_2p5_ldo_VCO_vout_sel_SHIFT(rev) 0
#define RF_20693_TXMIX5G_CFG1_mx5g_ptat_slope_bleed_bias_MASK(rev) 0xe00
#define RF_20693_TXMIX5G_CFG1_mx5g_ptat_slope_bleed_bias_SHIFT(rev) 9
#define RF_20693_TX5G_CFG1_pad5g_reset_MASK(rev)      0x200
#define RF_20693_TX5G_CFG1_pad5g_reset_SHIFT(rev)     9
#define RF_20693_TIA_CFG6_tia_opamp1_biasadj_MASK(rev) 0x3f
#define RF_20693_TIA_CFG6_tia_opamp1_biasadj_SHIFT(rev) 0
#define RF_20693_TIA_LUT_53_tia_R3_step1_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_53_tia_R3_step1_SHIFT(rev)   0
#define RF_20693_PA5G_CFG4_pa5g_pu_MASK(rev)          0x2
#define RF_20693_PA5G_CFG4_pa5g_pu_SHIFT(rev)         1
#define RF_20693_TIA_CFG13_nbrssi_ref_mid_sel_MASK(rev) 0x1c0
#define RF_20693_TIA_CFG13_nbrssi_ref_mid_sel_SHIFT(rev) 6
#define RF_20693_IQCAL_CFG1_iqcal_PU_tssi_MASK(rev)   0x1
#define RF_20693_IQCAL_CFG1_iqcal_PU_tssi_SHIFT(rev)  0
#define RF_20693_LNA5G_CFG1_lna5g_lna1_out_short_pu_MASK(rev) 0x8000
#define RF_20693_LNA5G_CFG1_lna5g_lna1_out_short_pu_SHIFT(rev) 15
#define RF_20693_TIA_CFG13_wrssi3_ref_low_sel_MASK(rev) 0x7
#define RF_20693_TIA_CFG13_wrssi3_ref_low_sel_SHIFT(rev) 0
#define RF_20693_PLL_XTAL6_xtal_bufstrg_gci_MASK(rev) 0xf
#define RF_20693_PLL_XTAL6_xtal_bufstrg_gci_SHIFT(rev) 0
#define RF_20693_SPARE_CFG12_logenaband_mimodes_lowR_MASK(rev) 0x80
#define RF_20693_SPARE_CFG12_logenaband_mimodes_lowR_SHIFT(rev) 7
#define RF_20693_PLL_VCO4_rfpll_vco_tempco_MASK(rev)  0xf
#define RF_20693_PLL_VCO4_rfpll_vco_tempco_SHIFT(rev) 0
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_bias_MASK(rev) 0x1c00
#define RF_20693_LOGEN_CFG1_logencore_lcbuf_stg1_bias_SHIFT(rev) 10
#define RF_20693_PLL_XTAL15_xtal_rccal_clk_out_MASK(rev) 0x1
#define RF_20693_PLL_XTAL15_xtal_rccal_clk_out_SHIFT(rev) 0
#define RF_20693_TX2G_MISC_CFG1_cal2g_pa_atten_MASK(rev) 0x6
#define RF_20693_TX2G_MISC_CFG1_cal2g_pa_atten_SHIFT(rev) 1
#define RF_20693_ADC_CFG1_adc_sipo_div8_MASK(rev)     0x20
#define RF_20693_ADC_CFG1_adc_sipo_div8_SHIFT(rev)    5
#define RF_20693_TX_TOP_5G_OVR2_ovr_mx5g_pu_lodc_loop_MASK(rev) 0x2
#define RF_20693_TX_TOP_5G_OVR2_ovr_mx5g_pu_lodc_loop_SHIFT(rev) 1
#define RF_20693_ADC_OVR1_ovr_adc_pu_dacs_slow_MASK(rev) 0x8
#define RF_20693_ADC_OVR1_ovr_adc_pu_dacs_slow_SHIFT(rev) 3
#define RF_20693_PLL_VCOCAL6_rfpll_vcocal_force_caps_MASK(rev) 0x1
#define RF_20693_PLL_VCOCAL6_rfpll_vcocal_force_caps_SHIFT(rev) 0
#define RF_20693_PLL_XTAL4_xtal_xt_res_bpass_MASK(rev) 0x380
#define RF_20693_PLL_XTAL4_xtal_xt_res_bpass_SHIFT(rev) 7
#define RF_20693_TXMIX2G_CFG3_gm2g_gc_MASK(rev)       0x1f00
#define RF_20693_TXMIX2G_CFG3_gm2g_gc_SHIFT(rev)      8
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_idac_gm_MASK(rev) 0x80
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_idac_gm_SHIFT(rev) 7
#define RF_20693_SPARE_CFG26_spare_26_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG26_spare_26_SHIFT(rev)      0
#define RF_20693_TIA_LUT_52_tia_R3_step0_MASK(rev)    0x1ff
#define RF_20693_TIA_LUT_52_tia_R3_step0_SHIFT(rev)   0
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_corebuf_pfd_MASK(rev) 0x10
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_corebuf_pfd_SHIFT(rev) 4
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_pu_MASK(rev) 0x2
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_pu_SHIFT(rev) 1
#define RF_20693_SPARE_CFG12_logenaband_det_pu_MASK(rev) 0x1
#define RF_20693_SPARE_CFG12_logenaband_det_pu_SHIFT(rev) 0
#define RF_20693_TX_LPF_CFG1_lpf_cmref_0p7_control_MASK(rev) 0xff0
#define RF_20693_TX_LPF_CFG1_lpf_cmref_0p7_control_SHIFT(rev) 4
#define RF_20693_SPARE_CFG11_rfpll_vco_ldo_vco_Vreg_ib_ctrl_MASK(rev) 0x3000
#define RF_20693_SPARE_CFG11_rfpll_vco_ldo_vco_Vreg_ib_ctrl_SHIFT(rev) 12
#define RF_20693_SPARE_CFG14_logengband_ftune_MASK(rev) 0x7
#define RF_20693_SPARE_CFG14_logengband_ftune_SHIFT(rev) 0
#define RF_20693_TX_DAC_CFG1_DAC_scram_off_MASK(rev)  0x18
#define RF_20693_TX_DAC_CFG1_DAC_scram_off_SHIFT(rev) 3
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_qenh_MASK(rev) 0x7
#define RF_20693_LOGEN_CFG4_rx_logencore_lcbuf_stg1_qenh_SHIFT(rev) 0
#define RF_20693_PLL_CP4_rfpll_cp_ioff_MASK(rev)      0xff00
#define RF_20693_PLL_CP4_rfpll_cp_ioff_SHIFT(rev)     8
#define RF_20693_LNA5G_CFG2_rx5g_IQ_bias_short_MASK(rev) 0x4000
#define RF_20693_LNA5G_CFG2_rx5g_IQ_bias_short_SHIFT(rev) 14
#define RF_20693_PLL_VCO5_rfpll_vco_tempco_en_MASK(rev) 0x4
#define RF_20693_PLL_VCO5_rfpll_vco_tempco_en_SHIFT(rev) 2
#define RF_20693_PLL_CP4_rfpll_cp_kpd_scale_MASK(rev) 0xfe
#define RF_20693_PLL_CP4_rfpll_cp_kpd_scale_SHIFT(rev) 1
#define RF_20693_PLL_LF1_rfpll_lf_en_cp_down_MASK(rev) 0x20
#define RF_20693_PLL_LF1_rfpll_lf_en_cp_down_SHIFT(rev) 5
#define RF_20693_TXMIX5G_CFG6_mx5g_tune_MASK(rev)     0x1e00
#define RF_20693_TXMIX5G_CFG6_mx5g_tune_SHIFT(rev)    9
#define RF_20693_PLL_XTAL10_xtal_pu_gci_MASK(rev)     0x1
#define RF_20693_PLL_XTAL10_xtal_pu_gci_SHIFT(rev)    0
#define RF_20693_PMU_CFG2_wlpmu_TXldo_adj_MASK(rev)   0x70
#define RF_20693_PMU_CFG2_wlpmu_TXldo_adj_SHIFT(rev)  4
#define RF_20693_TIA_LUT_64_tia_R3_high_gain_MASK(rev) 0x1ff
#define RF_20693_TIA_LUT_64_tia_R3_high_gain_SHIFT(rev) 0
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_corebuf_bb_MASK(rev) 0x8
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_corebuf_bb_SHIFT(rev) 3
#define RF_20693_LOGEN_CFG5_rx_logencore_lcbuf_stg2_ftune_MASK(rev) 0x78
#define RF_20693_LOGEN_CFG5_rx_logencore_lcbuf_stg2_ftune_SHIFT(rev) 3
#define RF_20693_TX_DAC_CFG1_DAC_disclk_MASK(rev)     0x1
#define RF_20693_TX_DAC_CFG1_DAC_disclk_SHIFT(rev)    0
#define RF_20693_TIA_CFG6_tia_opamp1_ff_biasadj_MASK(rev) 0xc0
#define RF_20693_TIA_CFG6_tia_opamp1_ff_biasadj_SHIFT(rev) 6
#define RF_20693_TIA_CFG12_wrssi3_ref_high_sel_MASK(rev) 0x380
#define RF_20693_TIA_CFG12_wrssi3_ref_high_sel_SHIFT(rev) 7
#define RF_20693_SPARE_CFG13_logenaband_ftune_MASK(rev) 0x7
#define RF_20693_SPARE_CFG13_logenaband_ftune_SHIFT(rev) 0
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_core_change_MASK(rev) 0x200
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_core_change_SHIFT(rev) 9
#define RF_20693_TXMIX5G_CFG4_mx5g_idac_tuning_bias_MASK(rev) 0x780
#define RF_20693_TXMIX5G_CFG4_mx5g_idac_tuning_bias_SHIFT(rev) 7
#define RF_20693_TRSW5G_CFG1_trsw5g_pu_MASK(rev)      0x100
#define RF_20693_TRSW5G_CFG1_trsw5g_pu_SHIFT(rev)     8
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_comp_pwrup_MASK(rev) 0x8000
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_comp_pwrup_SHIFT(rev) 15
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_det_en_MASK(rev) 0x3000
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_det_en_SHIFT(rev) 12
#define RF_20693_RFPLL_OVR1_ovr_ldo_2p5_pu_ldo_CP_MASK(rev) 0x80
#define RF_20693_RFPLL_OVR1_ovr_ldo_2p5_pu_ldo_CP_SHIFT(rev) 7
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_refresh_cal_MASK(rev) 0x400
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_refresh_cal_SHIFT(rev) 10
#define RF_20693_PLL_FRCT1_rfpll_frct_dith_sel_MASK(rev) 0x8
#define RF_20693_PLL_FRCT1_rfpll_frct_dith_sel_SHIFT(rev) 3
#define RF_20693_PLL_LF2_rfpll_lf_lf_c1_MASK(rev)     0xff00
#define RF_20693_PLL_LF2_rfpll_lf_lf_c1_SHIFT(rev)    8
#define RF_20693_PLL_LF2_rfpll_lf_lf_c2_MASK(rev)     0xff
#define RF_20693_PLL_LF2_rfpll_lf_lf_c2_SHIFT(rev)    0
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_bias_reset_MASK(rev) 0x8
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_bias_reset_SHIFT(rev) 3
#define RF_20693_PLL_VCOCAL15_rfpll_vcocal_read_cap_val_MASK(rev) 0x7ff
#define RF_20693_PLL_VCOCAL15_rfpll_vcocal_read_cap_val_SHIFT(rev) 0
#define RF_20693_SPARE_CFG23_spare_23_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG23_spare_23_SHIFT(rev)      0
#define RF_20693_TX_TOP_5G_OVR2_stagger_mx5g_gc_MASK(rev) 0x40
#define RF_20693_TX_TOP_5G_OVR2_stagger_mx5g_gc_SHIFT(rev) 6
#define RF_20693_TRSW2G_CFG1_trsw2g_gate_bis_MASK(rev) 0x3c00
#define RF_20693_TRSW2G_CFG1_trsw2g_gate_bis_SHIFT(rev) 10
#define RF_20693_SPARE_CFG6_swcap_sec_2g_MASK(rev)    0x3
#define RF_20693_SPARE_CFG6_swcap_sec_2g_SHIFT(rev)   0
#define RF_20693_ADC_CFG18_adc_od_reset_duration_MASK(rev) 0xe00
#define RF_20693_ADC_CFG18_adc_od_reset_duration_SHIFT(rev) 9
#define RF_20693_SPARE_CFG7_swcap_sec_5g_MASK(rev)    0xc00
#define RF_20693_SPARE_CFG7_swcap_sec_5g_SHIFT(rev)   10
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_auxlna2_gain_MASK(rev) 0x400
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_auxlna2_gain_SHIFT(rev) 10
#define RF_20693_PLL_VCOCAL12_rfpll_vcocal_ref_value_low_MASK(rev) 0xffff
#define RF_20693_PLL_VCOCAL12_rfpll_vcocal_ref_value_low_SHIFT(rev) 0
#define RF_20693_TX_LPF_CFG6_lpf_g_passive_rc_tx_MASK(rev) 0x1ff
#define RF_20693_TX_LPF_CFG6_lpf_g_passive_rc_tx_SHIFT(rev) 0
#define RF_20693_TIA_CFG2_tia_R1_MASK(rev)            0x1fc0
#define RF_20693_TIA_CFG2_tia_R1_SHIFT(rev)           6
#define RF_20693_TIA_CFG1_tia_C1_MASK(rev)            0xff0
#define RF_20693_TIA_CFG1_tia_C1_SHIFT(rev)           4
#define RF_20693_ADC_CFG9_adc_cmref4_control_MASK(rev) 0xff00
#define RF_20693_ADC_CFG9_adc_cmref4_control_SHIFT(rev) 8
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_dac_MASK(rev) 0x200
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_dac_SHIFT(rev) 9
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_CP_artload_MASK(rev) 0x2
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_CP_artload_SHIFT(rev) 1
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_gain_MASK(rev) 0x100
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_gain_SHIFT(rev) 8
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_pu_MASK(rev) 0x20
#define RF_20693_TX_TOP_5G_OVR2_ovr_pad5g_pu_SHIFT(rev) 5
#define RF_20693_SPARE_CFG9_pa2g_itr_paswcap_pu_MASK(rev) 0x800
#define RF_20693_SPARE_CFG9_pa2g_itr_paswcap_pu_SHIFT(rev) 11
#define RF_20693_TX_DAC_CFG5_DAC_dualDAC_en_MASK(rev) 0x2
#define RF_20693_TX_DAC_CFG5_DAC_dualDAC_en_SHIFT(rev) 1
#define RF_20693_LNA2G_CFG2_gm2g_auxgm_pwrup_MASK(rev) 0x4
#define RF_20693_LNA2G_CFG2_gm2g_auxgm_pwrup_SHIFT(rev) 2
#define RF_20693_ADC_OVR1_ovr_adc_sipo_reset_MASK(rev) 0x40
#define RF_20693_ADC_OVR1_ovr_adc_sipo_reset_SHIFT(rev) 6
#define RF_20693_PMU_OP_wlpmu_cntl_33_MASK(rev)       0x1000
#define RF_20693_PMU_OP_wlpmu_cntl_33_SHIFT(rev)      12
#define RF_20693_PMU_OP_wlpmu_cntl_34_MASK(rev)       0x1
#define RF_20693_PMU_OP_wlpmu_cntl_34_SHIFT(rev)      0
#define RF_20693_TX_DAC_CFG1_DAC_scram_mode_MASK(rev) 0x2
#define RF_20693_TX_DAC_CFG1_DAC_scram_mode_SHIFT(rev) 1
#define RF_20693_PA2G_IDAC2_pa2g_bias_cas_pu_MASK(rev) 0x100
#define RF_20693_PA2G_IDAC2_pa2g_bias_cas_pu_SHIFT(rev) 8
#define RF_20693_PA5G_CFG3_pa5g_sel_bias_type_MASK(rev) 0xff00
#define RF_20693_PA5G_CFG3_pa5g_sel_bias_type_SHIFT(rev) 8
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_cascode_MASK(rev) 0x7
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_cascode_SHIFT(rev) 0
#define RF_20693_SPARE_CFG19_spare_19_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG19_spare_19_SHIFT(rev)      0
#define RF_20693_SPARE_CFG20_spare_20_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG20_spare_20_SHIFT(rev)      0
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_bbdrv_MASK(rev) 0x20
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_bbdrv_SHIFT(rev) 5
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_xtl_div_MASK(rev) 0x1f
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_xtl_div_SHIFT(rev) 0
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_amp2_bypass_MASK(rev) 0x40
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_amp2_bypass_SHIFT(rev) 6
#define RF_20693_TXMIX5G_CFG5_mx5g_idac_lodc_MASK(rev) 0x3c0
#define RF_20693_TXMIX5G_CFG5_mx5g_idac_lodc_SHIFT(rev) 6
#define RF_20693_PMU_CFG1_wlpmu_VCOldo_load_MASK(rev) 0x4
#define RF_20693_PMU_CFG1_wlpmu_VCOldo_load_SHIFT(rev) 2
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_pu_MASK(rev) 0x1
#define RF_20693_LNA5G_RSSI1_lna5g_dig_wrssi1_pu_SHIFT(rev) 0
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_det_pu_MASK(rev) 0x100
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_det_pu_SHIFT(rev) 8
#define RF_20693_TEMPSENSE_CFG_tempsense_swap_amp_MASK(rev) 0x4
#define RF_20693_TEMPSENSE_CFG_tempsense_swap_amp_SHIFT(rev) 2
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_lcbuf_ftune_MASK(rev) 0x400
#define RF_20693_LOGEN_OVR1_ovr_logencore_5g_lcbuf_ftune_SHIFT(rev) 10
#define RF_20693_PLL_XTAL2_xtal_pu_core_MASK(rev)     0x8
#define RF_20693_PLL_XTAL2_xtal_pu_core_SHIFT(rev)    3
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_des_pu_MASK(rev) 0x4000
#define RF_20693_RX_TOP_5G_OVR_ovr_rx5g_80p80_des_pu_SHIFT(rev) 14
#define RF_20693_LNA5G_CFG2_lna5g_cc_lna2_MASK(rev)   0x7c0
#define RF_20693_LNA5G_CFG2_lna5g_cc_lna2_SHIFT(rev)  6
#define RF_20693_PLL_FRCT3_rfpll_frct_wild_base_low_MASK(rev) 0xffff
#define RF_20693_PLL_FRCT3_rfpll_frct_wild_base_low_SHIFT(rev) 0
#define RF_20693_SPARE_CFG5_swcap_sec_sd_on_2g_MASK(rev) 0x3e0
#define RF_20693_SPARE_CFG5_swcap_sec_sd_on_2g_SHIFT(rev) 5
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_modsel_MASK(rev) 0x2
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_modsel_SHIFT(rev) 1
#define RF_20693_TIA_LUT_12_tia_C1_high_gain_MASK(rev) 0xff
#define RF_20693_TIA_LUT_12_tia_C1_high_gain_SHIFT(rev) 0
#define RF_20693_ADC_OVR1_ovr_adc_sipo_pu_MASK(rev)   0x20
#define RF_20693_ADC_OVR1_ovr_adc_sipo_pu_SHIFT(rev)  5
#define RF_20693_PLL_HVLDO1_ldo_2p5_bias_reset_CP_MASK(rev) 0x100
#define RF_20693_PLL_HVLDO1_ldo_2p5_bias_reset_CP_SHIFT(rev) 8
#define RF_20693_TX_TOP_5G_OVR1_ovr_trsw5g_pu_MASK(rev) 0x1000
#define RF_20693_TX_TOP_5G_OVR1_ovr_trsw5g_pu_SHIFT(rev) 12
#define RF_20693_SPARE_CFG17_cgpaio_sel_32to47_port_MASK(rev) 0xffff
#define RF_20693_SPARE_CFG17_cgpaio_sel_32to47_port_SHIFT(rev) 0
#define RF_20693_IQCAL_CFG2_iqcal_sel_nbw_iqcal_MASK(rev) 0x2
#define RF_20693_IQCAL_CFG2_iqcal_sel_nbw_iqcal_SHIFT(rev) 1
#define RF_20693_LNA2G_CFG1_lna2g_tr_rx_en_MASK(rev)  0x4
#define RF_20693_LNA2G_CFG1_lna2g_tr_rx_en_SHIFT(rev) 2
#define RF_20693_PLL_LF7_rfpll_lf_lf_rf_cm_MASK(rev)  0xff00
#define RF_20693_PLL_LF7_rfpll_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20693_PA5G_IDAC1_pa5g_idac_cas_MASK(rev)   0x3f00
#define RF_20693_PA5G_IDAC1_pa5g_idac_cas_SHIFT(rev)  8
#define RF_20693_SPARE_CFG12_logenaband_xcplcore_s_MASK(rev) 0x30
#define RF_20693_SPARE_CFG12_logenaband_xcplcore_s_SHIFT(rev) 4
#define RF_20693_PA2G_IDAC2_pad2g_idac_tuning_bias_MASK(rev) 0x1e00
#define RF_20693_PA2G_IDAC2_pad2g_idac_tuning_bias_SHIFT(rev) 9
#define RF_20693_PA2G_CFG2_pad2g_ptat_slope_tuning_bias_MASK(rev) 0x700
#define RF_20693_PA2G_CFG2_pad2g_ptat_slope_tuning_bias_SHIFT(rev) 8
#define RF_20693_LOGEN_OVR1_ovr_logencore_det_stg1_pu_MASK(rev) 0x40
#define RF_20693_LOGEN_OVR1_ovr_logencore_det_stg1_pu_SHIFT(rev) 6
#define RF_20693_PMU_CFG3_wlpmu_tsten_MASK(rev)       0x100
#define RF_20693_PMU_CFG3_wlpmu_tsten_SHIFT(rev)      8
#define RF_20693_TIA_LUT_48_tia_R2_step9_MASK(rev)    0xff
#define RF_20693_TIA_LUT_48_tia_R2_step9_SHIFT(rev)   0
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_MASK(rev) 0x4
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_SHIFT(rev) 2
#define RF_20693_PLL_XTAL2_xtal_pu_RCCAL_MASK(rev)    0x80
#define RF_20693_PLL_XTAL2_xtal_pu_RCCAL_SHIFT(rev)   7
#define RF_20693_TX_BB_OVR1_ovr_DAC_att_MASK(rev)     0x4
#define RF_20693_TX_BB_OVR1_ovr_DAC_att_SHIFT(rev)    2
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_qenh_MASK(rev) 0x80
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_qenh_SHIFT(rev) 7
#define RF_20693_PA5G_CFG1_pa5g_bias_pu_MASK(rev)     0x2
#define RF_20693_PA5G_CFG1_pa5g_bias_pu_SHIFT(rev)    1
#define RF_20693_BG_CFG1_bg_pu_MASK(rev)              0x1
#define RF_20693_BG_CFG1_bg_pu_SHIFT(rev)             0
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_cas_MASK(rev) 0x40
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_pa2g_idac_cas_SHIFT(rev) 6
#define RF_20693_PA5G_CFG1_pa5g_bias_cas_pu_MASK(rev) 0x4
#define RF_20693_PA5G_CFG1_pa5g_bias_cas_pu_SHIFT(rev) 2
#define RF_20693_SPARE_CFG16_spare_16_MASK(rev)       0xe000
#define RF_20693_SPARE_CFG16_spare_16_SHIFT(rev)      13
#define RF_20693_PLL_LF1_rfpll_lf_bcon_cm_MASK(rev)   0x180
#define RF_20693_PLL_LF1_rfpll_lf_bcon_cm_SHIFT(rev)  7
#define RF_20693_RFPLL_OVR1_ovr_rfpll_cp_pu_MASK(rev) 0x4
#define RF_20693_RFPLL_OVR1_ovr_rfpll_cp_pu_SHIFT(rev) 2
#define RF_20693_IQCAL_CFG2_iqcal_hg_iqcal_MASK(rev)  0x1
#define RF_20693_IQCAL_CFG2_iqcal_hg_iqcal_SHIFT(rev) 0
#define RF_20693_SPARE_CFG15_loopback2g_gm2g_pu_MASK(rev) 0x400
#define RF_20693_SPARE_CFG15_loopback2g_gm2g_pu_SHIFT(rev) 10
#define RF_20693_TXGM5G_CFG1_gm5g_gb_sel_MASK(rev)    0x3c0
#define RF_20693_TXGM5G_CFG1_gm5g_gb_sel_SHIFT(rev)   6
#define RF_20693_LOGEN_OVR1_ovr_logen_en_nap_MASK(rev) 0x1
#define RF_20693_LOGEN_OVR1_ovr_logen_en_nap_SHIFT(rev) 0
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_enable_st1_MASK(rev) 0x4000
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_enable_st1_SHIFT(rev) 14
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_dig_wrssi1_pu_MASK(rev) 0x40
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_dig_wrssi1_pu_SHIFT(rev) 6
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_pu_MASK(rev) 0x1
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_pu_SHIFT(rev) 0
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_core_MASK(rev) 0x4
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_core_SHIFT(rev) 2
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_idac_incap_compen_main_MASK(rev) 0x400
#define RF_20693_TX_TOP_5G_OVR2_ovr_pa5g_idac_incap_compen_main_SHIFT(rev) 10
#define RF_20693_TIA_LUT_82_tia_enable_st1_high_gain_MASK(rev) 0x300
#define RF_20693_TIA_LUT_82_tia_enable_st1_high_gain_SHIFT(rev) 8
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_src_pu_MASK(rev) 0x100
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_src_pu_SHIFT(rev) 8
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_rst_n_MASK(rev) 0x40
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_rst_n_SHIFT(rev) 6
#define RF_20693_SPARE_CFG15_adc_clk_strength_MASK(rev) 0x380
#define RF_20693_SPARE_CFG15_adc_clk_strength_SHIFT(rev) 7
#define RF_20693_TIA_LUT_47_tia_R2_step8_MASK(rev)    0xff
#define RF_20693_TIA_LUT_47_tia_R2_step8_SHIFT(rev)   0
#define RF_20693_LNA5G_CFG3_mix5g_clk_det_en_MASK(rev) 0xc00
#define RF_20693_LNA5G_CFG3_mix5g_clk_det_en_SHIFT(rev) 10
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_bias_q_5g_quad_MASK(rev) 0xe00
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_bias_q_5g_quad_SHIFT(rev) 9
#define RF_20693_PLL_CFG1_rfpll_monitor_pu_MASK(rev)  0x400
#define RF_20693_PLL_CFG1_rfpll_monitor_pu_SHIFT(rev) 10
#define RF_20693_RCCAL_CFG6_rccal_raw_lpfcap_MASK(rev) 0x7c00
#define RF_20693_RCCAL_CFG6_rccal_raw_lpfcap_SHIFT(rev) 10
#define RF_20693_PA2G_CFG1_pa2g_bias_pu_MASK(rev)     0x2
#define RF_20693_PA2G_CFG1_pa2g_bias_pu_SHIFT(rev)    1
#define RF_20693_SPARE_CFG6_swcap_sec_pd_5g_MASK(rev) 0x8000
#define RF_20693_SPARE_CFG6_swcap_sec_pd_5g_SHIFT(rev) 15
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_coresize_pmos_MASK(rev) 0x1
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_coresize_pmos_SHIFT(rev) 0
#define RF_20693_TXMIX5G_CFG4_mx5g_pu_lodc_loop_MASK(rev) 0x40
#define RF_20693_TXMIX5G_CFG4_mx5g_pu_lodc_loop_SHIFT(rev) 6
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_lna2_gain_MASK(rev) 0x200
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_lna2g_lna2_gain_SHIFT(rev) 9
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_gc_MASK(rev) 0x8
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_gc_SHIFT(rev) 3
#define RF_20693_TIA_LUT_76_tia_R4_step10_MASK(rev)   0x1ff
#define RF_20693_TIA_LUT_76_tia_R4_step10_SHIFT(rev)  0
#define RF_20693_TIA_CFG7_tia_opamp2_biasadj_MASK(rev) 0x7e
#define RF_20693_TIA_CFG7_tia_opamp2_biasadj_SHIFT(rev) 1
#define RF_20693_PA2G_CFG3_pa2g_ptat_slope_cas_MASK(rev) 0xf0
#define RF_20693_PA2G_CFG3_pa2g_ptat_slope_cas_SHIFT(rev) 4
#define RF_20693_PA5G_INCAP_pad5g_idac_pmos_MASK(rev) 0x7e00
#define RF_20693_PA5G_INCAP_pad5g_idac_pmos_SHIFT(rev) 9
#define RF_20693_BG_TRIM1_bg_wlan_vptrim_MASK(rev)    0x3f
#define RF_20693_BG_TRIM1_bg_wlan_vptrim_SHIFT(rev)   0
#define RF_20693_TXMIX2G_CFG4_bst2g_idac_cascode_MASK(rev) 0x7800
#define RF_20693_TXMIX2G_CFG4_bst2g_idac_cascode_SHIFT(rev) 11
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_rccr_MASK(rev) 0xf
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_rccr_SHIFT(rev) 0
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_reset_MASK(rev) 0x4000
#define RF_20693_TXMIX2G_CFG2_mx2g_bias_reset_SHIFT(rev) 14
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_low_MASK(rev) 0x1
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_low_SHIFT(rev) 0
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_high_gain_MASK(rev) 0x1000
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_high_gain_SHIFT(rev) 12
#define RF_20693_SPARE_CFG13_spare_13_MASK(rev)       0x8000
#define RF_20693_SPARE_CFG13_spare_13_SHIFT(rev)      15
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_pu_MASK(rev) 0x2
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_pu_SHIFT(rev) 1
#define RF_20693_TIA_LUT_46_tia_R2_step7_MASK(rev)    0xff
#define RF_20693_TIA_LUT_46_tia_R2_step7_SHIFT(rev)   0
#define RF_20693_PMU_OP_wlpmu_en_MASK(rev)            0x80
#define RF_20693_PMU_OP_wlpmu_en_SHIFT(rev)           7
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_mid_MASK(rev) 0x2
#define RF_20693_LNA5G_RSSI2_lna5g_dig_wrssi1_out_mid_SHIFT(rev) 1
#define RF_20693_PA5G_CFG2_pa5g_bias_filter_aux_MASK(rev) 0xf0
#define RF_20693_PA5G_CFG2_pa5g_bias_filter_aux_SHIFT(rev) 4
#define RF_20693_TXMIX5G_CFG7_mx5g_idac_booster_gmdc_MASK(rev) 0xf
#define RF_20693_TXMIX5G_CFG7_mx5g_idac_booster_gmdc_SHIFT(rev) 0
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_xover_MASK(rev) 0x7000
#define RF_20693_TX_LOGEN2G_CFG1_logen2g_tx_xover_SHIFT(rev) 12
#define RF_20693_ADC_CFG6_adc_biasadj_opamp1_MASK(rev) 0xff
#define RF_20693_ADC_CFG6_adc_biasadj_opamp1_SHIFT(rev) 0
#define RF_20693_TIA_LUT_78_tia_R4_high_gain_MASK(rev) 0x1ff
#define RF_20693_TIA_LUT_78_tia_R4_high_gain_SHIFT(rev) 0
#define RF_20693_ADC_CFG6_adc_biasadj_opamp2_MASK(rev) 0xff00
#define RF_20693_ADC_CFG6_adc_biasadj_opamp2_SHIFT(rev) 8
#define RF_20693_RCCAL_CFG0_rccal_gpio_en_MASK(rev)   0x4
#define RF_20693_RCCAL_CFG0_rccal_gpio_en_SHIFT(rev)  2
#define RF_20693_PLL_CFG1_synth_pwrsw_en_MASK(rev)    0x1000
#define RF_20693_PLL_CFG1_synth_pwrsw_en_SHIFT(rev)   12
#define RF_20693_SPARE_CFG14_logengband_s_MASK(rev)   0x38
#define RF_20693_SPARE_CFG14_logengband_s_SHIFT(rev)  3
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_biasb_p_MASK(rev) 0xf00
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_biasb_p_SHIFT(rev) 8
#define RF_20693_SPARE_CFG1_rfpll_vco_pkdetn_test_MASK(rev) 0x8
#define RF_20693_SPARE_CFG1_rfpll_vco_pkdetn_test_SHIFT(rev) 3
#define RF_20693_SPARE_CFG12_logengband_det_pu_MASK(rev) 0x4
#define RF_20693_SPARE_CFG12_logengband_det_pu_SHIFT(rev) 2
#define RF_20693_TIA_LUT_81_tia_enable_st1_step0_MASK(rev) 0x3
#define RF_20693_TIA_LUT_81_tia_enable_st1_step0_SHIFT(rev) 0
#define RF_20693_TIA_LUT_81_tia_enable_st1_step1_MASK(rev) 0xc
#define RF_20693_TIA_LUT_81_tia_enable_st1_step1_SHIFT(rev) 2
#define RF_20693_TIA_LUT_81_tia_enable_st1_step2_MASK(rev) 0x30
#define RF_20693_TIA_LUT_81_tia_enable_st1_step2_SHIFT(rev) 4
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_tr_rx_en_MASK(rev) 0x4
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_tr_rx_en_SHIFT(rev) 2
#define RF_20693_TIA_LUT_81_tia_enable_st1_step3_MASK(rev) 0xc0
#define RF_20693_TIA_LUT_81_tia_enable_st1_step3_SHIFT(rev) 6
#define RF_20693_TIA_LUT_81_tia_enable_st1_step4_MASK(rev) 0x300
#define RF_20693_TIA_LUT_81_tia_enable_st1_step4_SHIFT(rev) 8
#define RF_20693_TIA_LUT_45_tia_R2_step6_MASK(rev)    0xff
#define RF_20693_TIA_LUT_45_tia_R2_step6_SHIFT(rev)   0
#define RF_20693_TIA_LUT_81_tia_enable_st1_step5_MASK(rev) 0xc00
#define RF_20693_TIA_LUT_81_tia_enable_st1_step5_SHIFT(rev) 10
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_enable_5g_low_band_MASK(rev) 0x4000
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_enable_5g_low_band_SHIFT(rev) 14
#define RF_20693_TIA_LUT_81_tia_enable_st1_step6_MASK(rev) 0x3000
#define RF_20693_TIA_LUT_81_tia_enable_st1_step6_SHIFT(rev) 12
#define RF_20693_ADC_OVR1_ovr_adc_clk_slow_pu_MASK(rev) 0x100
#define RF_20693_ADC_OVR1_ovr_adc_clk_slow_pu_SHIFT(rev) 8
#define RF_20693_PMU_OP_wlpmu_vref_select_MASK(rev)   0x8000
#define RF_20693_PMU_OP_wlpmu_vref_select_SHIFT(rev)  15
#define RF_20693_TIA_LUT_81_tia_enable_st1_step7_MASK(rev) 0xc000
#define RF_20693_TIA_LUT_81_tia_enable_st1_step7_SHIFT(rev) 14
#define RF_20693_TXMIX2G_CFG6_mx2g_idac_bbdc_MASK(rev) 0x3f
#define RF_20693_TXMIX2G_CFG6_mx2g_idac_bbdc_SHIFT(rev) 0
#define RF_20693_TXMIX2G_CFG7_mx2g_rdac_cascode_MASK(rev) 0xff
#define RF_20693_TXMIX2G_CFG7_mx2g_rdac_cascode_SHIFT(rev) 0
#define RF_20693_BG_CFG1_bg_ate_rcal_trim_en_MASK(rev) 0x4
#define RF_20693_BG_CFG1_bg_ate_rcal_trim_en_SHIFT(rev) 2
#define RF_20693_PLL_DSPR27_rfpll_monitor_need_refresh_MASK(rev) 0x4
#define RF_20693_PLL_DSPR27_rfpll_monitor_need_refresh_SHIFT(rev) 2
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_MASK(rev)      0x40
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_SHIFT(rev)     6
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_range_MASK(rev) 0x8
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_range_SHIFT(rev) 3
#define RF_20693_RCCAL_CFG4_rccal_N0_MASK(rev)        0x1fff
#define RF_20693_RCCAL_CFG4_rccal_N0_SHIFT(rev)       0
#define RF_20693_TIA_CFG8_tia_offset_dac_biasadj_MASK(rev) 0x7e
#define RF_20693_TIA_CFG8_tia_offset_dac_biasadj_SHIFT(rev) 1
#define RF_20693_AUXPGA_CFG1_auxpga_i_bias_ctrl_MASK(rev) 0x3000
#define RF_20693_AUXPGA_CFG1_auxpga_i_bias_ctrl_SHIFT(rev) 12
#define RF_20693_PLL_VCOCAL4_rfpll_vcocal_delayAfterOpenLoop_MASK(rev) 0xff
#define RF_20693_PLL_VCOCAL4_rfpll_vcocal_delayAfterOpenLoop_SHIFT(rev) 0
#define RF_20693_SPARE_CFG10_spare_10_MASK(rev)       0xfe00
#define RF_20693_SPARE_CFG10_spare_10_SHIFT(rev)      9
#define RF_20693_LOGEN_CFG2_logencore_5g_en_lowband_MASK(rev) 0x800
#define RF_20693_LOGEN_CFG2_logencore_5g_en_lowband_SHIFT(rev) 11
#define RF_20693_PLL_XTAL12_xtal_hz_gci_MASK(rev)     0x40
#define RF_20693_PLL_XTAL12_xtal_hz_gci_SHIFT(rev)    6
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_pu_auxlna2_MASK(rev) 0x800
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_pu_auxlna2_SHIFT(rev) 11
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_bias_MASK(rev) 0xe0
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_bias_SHIFT(rev) 5
#define RF_20693_TX_STAGGER_EAST_stagger_mx2g_gc_MASK(rev) 0x1
#define RF_20693_TX_STAGGER_EAST_stagger_mx2g_gc_SHIFT(rev) 0
#define RF_20693_LNA2G_CFG1_lna2g_bias_reset_MASK(rev) 0x8
#define RF_20693_LNA2G_CFG1_lna2g_bias_reset_SHIFT(rev) 3
#define RF_20693_PA5G_CFG5_pa5g_gain_ctrl_MASK(rev)   0x3ff
#define RF_20693_PA5G_CFG5_pa5g_gain_ctrl_SHIFT(rev)  0
#define RF_20693_SPARE_CFG11_rfpll_vco_ldo_ref_ctrl_MASK(rev) 0xf00
#define RF_20693_SPARE_CFG11_rfpll_vco_ldo_ref_ctrl_SHIFT(rev) 8
#define RF_20693_TIA_LUT_44_tia_R2_step5_MASK(rev)    0xff
#define RF_20693_TIA_LUT_44_tia_R2_step5_SHIFT(rev)   0
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_bq_i_MASK(rev) 0x10
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_bq_i_SHIFT(rev) 4
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_cal_MASK(rev) 0x2000
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_cal_SHIFT(rev) 13
#define RF_20693_TXMIX5G_CFG1_pad5g_slope_pmos_MASK(rev) 0x7000
#define RF_20693_TXMIX5G_CFG1_pad5g_slope_pmos_SHIFT(rev) 12
#define RF_20693_PMU_CFG6_wlpmu_dummy_MASK(rev)       0x2
#define RF_20693_PMU_CFG6_wlpmu_dummy_SHIFT(rev)      1
#define RF_20693_SPARE_CFG4_swcap_pri_sd_on_2g_MASK(rev) 0x1f00
#define RF_20693_SPARE_CFG4_swcap_pri_sd_on_2g_SHIFT(rev) 8
#define RF_20693_TIA_CFG1_tia_enable_st1_MASK(rev)    0x6
#define RF_20693_TIA_CFG1_tia_enable_st1_SHIFT(rev)   1
#define RF_20693_PLL_XTAL10_xtal_duty_mon_en_MASK(rev) 0x1000
#define RF_20693_PLL_XTAL10_xtal_duty_mon_en_SHIFT(rev) 12
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_gc_MASK(rev)  0x3c00
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_gc_SHIFT(rev) 10
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_bias_en_MASK(rev) 0x200
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_bias_en_SHIFT(rev) 9
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_bq_q_MASK(rev) 0x20
#define RF_20693_TX_BB_OVR1_ovr_lpf_pu_bq_q_SHIFT(rev) 5
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_MASK(rev) 0x4
#define RF_20693_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_SHIFT(rev) 2
#define RF_20693_PLL_XTAL5_xtal_bufstrg_RCCAL_MASK(rev) 0xf
#define RF_20693_PLL_XTAL5_xtal_bufstrg_RCCAL_SHIFT(rev) 0
#define RF_20693_PA5G_CFG2_pa5g_bias_cas_MASK(rev)    0xff00
#define RF_20693_PA5G_CFG2_pa5g_bias_cas_SHIFT(rev)   8
#define RF_20693_PA5G_IDAC2_pa5g_biasa_main_MASK(rev) 0xff
#define RF_20693_PA5G_IDAC2_pa5g_biasa_main_SHIFT(rev) 0
#define RF_20693_PLL_CFG1_rfpll_vco_buf_pu_MASK(rev)  0x800
#define RF_20693_PLL_CFG1_rfpll_vco_buf_pu_SHIFT(rev) 11
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_nap_MASK(rev) 0x200
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_nap_SHIFT(rev) 9
#define RF_20693_PLL_XTAL11_xtal_dty_corr_del_start_MASK(rev) 0x1f
#define RF_20693_PLL_XTAL11_xtal_dty_corr_del_start_SHIFT(rev) 0
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_pu_MASK(rev) 0x10
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_pu_SHIFT(rev) 4
#define RF_20693_PLL_VCOCAL14_rfpll_vcocal_dump_count_reg_MASK(rev) 0xff
#define RF_20693_PLL_VCOCAL14_rfpll_vcocal_dump_count_reg_SHIFT(rev) 0
#define RF_20693_TIA_LUT_43_tia_R2_step4_MASK(rev)    0xff
#define RF_20693_TIA_LUT_43_tia_R2_step4_SHIFT(rev)   0
#define RF_20693_CONFIG_INFO_PLL_info_low_power_MASK(rev) 0xff00
#define RF_20693_CONFIG_INFO_PLL_info_low_power_SHIFT(rev) 8
#define RF_20693_PA5G_CFG1_pa5g_gpio_sw_pu_MASK(rev)  0x10
#define RF_20693_PA5G_CFG1_pa5g_gpio_sw_pu_SHIFT(rev) 4
#define RF_20693_PMU_STAT_wlpmu_zcode_MASK(rev)       0x78
#define RF_20693_PMU_STAT_wlpmu_zcode_SHIFT(rev)      3
#define RF_20693_PLL_XTAL4_xtal_doubler_delay_MASK(rev) 0xc00
#define RF_20693_PLL_XTAL4_xtal_doubler_delay_SHIFT(rev) 10
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_sel_MASK(rev) 0x200
#define RF_20693_TX5G_MISC_CFG1_pa5g_tssi_ctrl_sel_SHIFT(rev) 9
#define RF_20693_PLL_XTAL8_xtal_fix_fe_MASK(rev)      0x2
#define RF_20693_PLL_XTAL8_xtal_fix_fe_SHIFT(rev)     1
#define RF_20693_PLL_LF1_rfpll_lf_en_vctrl_tp_MASK(rev) 0x10
#define RF_20693_PLL_LF1_rfpll_lf_en_vctrl_tp_SHIFT(rev) 4
#define RF_20693_PLL_LF3_rfpll_lf_lf_c3_MASK(rev)     0xff00
#define RF_20693_PLL_LF3_rfpll_lf_lf_c3_SHIFT(rev)    8
#define RF_20693_SPARE_CFG2_logen_spare_MASK(rev)     0xc000
#define RF_20693_SPARE_CFG2_logen_spare_SHIFT(rev)    14
#define RF_20693_TXRX5G_CAL_RX_loopback5g_cal_pu_MASK(rev) 0x200
#define RF_20693_TXRX5G_CAL_RX_loopback5g_cal_pu_SHIFT(rev) 9
#define RF_20693_PLL_LF3_rfpll_lf_lf_c4_MASK(rev)     0xff
#define RF_20693_PLL_LF3_rfpll_lf_lf_c4_SHIFT(rev)    0
#define RF_20693_PLL_XTAL10_xtal_dty_corr_cal_ovr_MASK(rev) 0x7f8
#define RF_20693_PLL_XTAL10_xtal_dty_corr_cal_ovr_SHIFT(rev) 3
#define RF_20693_PA2G_CFG1_pa2g_tssi_ctrl_sel_MASK(rev) 0x20
#define RF_20693_PA2G_CFG1_pa2g_tssi_ctrl_sel_SHIFT(rev) 5
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_ref_val_MASK(rev) 0x3
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_ref_val_SHIFT(rev) 0
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_12g_buf_pu_MASK(rev) 0x200
#define RF_20693_RFPLL_OVR1_ovr_rfpll_vco_12g_buf_pu_SHIFT(rev) 9
#define RF_20693_CLB_CFG2_clb_sel_MASK(rev)           0x3f
#define RF_20693_CLB_CFG2_clb_sel_SHIFT(rev)          0
#define RF_20693_TXMIX5G_CFG1_mx5g_gc_MASK(rev)       0x7
#define RF_20693_TXMIX5G_CFG1_mx5g_gc_SHIFT(rev)      0
#define RF_20693_PLL_XTAL4_xtal_outbufstrg_MASK(rev)  0xf
#define RF_20693_PLL_XTAL4_xtal_outbufstrg_SHIFT(rev) 0
#define RF_20693_TX5G_MISC_CFG1_cal5g_pa_atten_MASK(rev) 0x6
#define RF_20693_TX5G_MISC_CFG1_cal5g_pa_atten_SHIFT(rev) 1
#define RF_20693_RCCAL_CFG1_rccal_P1_MASK(rev)        0xc0
#define RF_20693_RCCAL_CFG1_rccal_P1_SHIFT(rev)       6
#define RF_20693_TIA_LUT_42_tia_R2_step3_MASK(rev)    0xff
#define RF_20693_TIA_LUT_42_tia_R2_step3_SHIFT(rev)   0
#define RF_20693_LNA2G_CFG1_lna2g_lna1_pu_MASK(rev)   0x1
#define RF_20693_LNA2G_CFG1_lna2g_lna1_pu_SHIFT(rev)  0
#define RF_20693_TX_BB_OVR1_ovr_DAC_pwrup_MASK(rev)   0x1
#define RF_20693_TX_BB_OVR1_ovr_DAC_pwrup_SHIFT(rev)  0
#define RF_20693_TIA_CFG9_tia_tx_lpbck_i_MASK(rev)    0x2
#define RF_20693_TIA_CFG9_tia_tx_lpbck_i_SHIFT(rev)   1
#define RF_20693_LOGEN_CFG1_logencore_5g_lcbuf_ftune_MASK(rev) 0xf
#define RF_20693_LOGEN_CFG1_logencore_5g_lcbuf_ftune_SHIFT(rev) 0
#define RF_20693_PMU_CFG3_wlpmu_selavg_MASK(rev)      0xc0
#define RF_20693_PMU_CFG3_wlpmu_selavg_SHIFT(rev)     6
#define RF_20693_PLL_CFGR1_rfpll_spare0_out_MASK(rev) 0xff00
#define RF_20693_PLL_CFGR1_rfpll_spare0_out_SHIFT(rev) 8
#define RF_20693_RCCAL_CFG1_rccal_Q1_MASK(rev)        0x30
#define RF_20693_RCCAL_CFG1_rccal_Q1_SHIFT(rev)       4
#define RF_20693_PA2G_CFG1_pa2g_pmos_bias_mode_MASK(rev) 0x40
#define RF_20693_PA2G_CFG1_pa2g_pmos_bias_mode_SHIFT(rev) 6
#define RF_20693_PLL_XTAL14_xtal_dty_corr_dn_MASK(rev) 0x2
#define RF_20693_PLL_XTAL14_xtal_dty_corr_dn_SHIFT(rev) 1
#define RF_20693_PLL_XTAL3_xtal_refsel_MASK(rev)      0x700
#define RF_20693_PLL_XTAL3_xtal_refsel_SHIFT(rev)     8
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_enable_5g_MASK(rev) 0x10
#define RF_20693_TX_LOGEN5G_CFG1_logen5g_tx_enable_5g_SHIFT(rev) 4
#define RF_20693_CLK_DIV_CFG1_sel_dac_div_MASK(rev)   0xe
#define RF_20693_CLK_DIV_CFG1_sel_dac_div_SHIFT(rev)  1
#define RF_20693_CLK_DIV_CFG1_dac_driver_size_MASK(rev) 0xf0
#define RF_20693_CLK_DIV_CFG1_dac_driver_size_SHIFT(rev) 4
#define RF_20693_CLB_CFG1_clb_out_MASK(rev)           0xffff
#define RF_20693_CLB_CFG1_clb_out_SHIFT(rev)          0
#define RF_20693_ADC_CFG1_adc_fast_pu_MASK(rev)       0x2
#define RF_20693_ADC_CFG1_adc_fast_pu_SHIFT(rev)      1
#define RF_20693_ADC_CFG1_adc_sipo_drive_strength_MASK(rev) 0x1c0
#define RF_20693_ADC_CFG1_adc_sipo_drive_strength_SHIFT(rev) 6
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_des_pu_MASK(rev) 0x80
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_des_pu_SHIFT(rev) 7
#define RF_20693_SPARE_CFG5_swcap_sec_gate_off_2g_MASK(rev) 0x7c00
#define RF_20693_SPARE_CFG5_swcap_sec_gate_off_2g_SHIFT(rev) 10
#define RF_20693_TX2G_MISC_CFG1_tx2g_20p20_cas_pu_MASK(rev) 0x200
#define RF_20693_TX2G_MISC_CFG1_tx2g_20p20_cas_pu_SHIFT(rev) 9
#define RF_20693_TIA_CFG9_tia_tx_lpbck_q_MASK(rev)    0x1
#define RF_20693_TIA_CFG9_tia_tx_lpbck_q_SHIFT(rev)   0
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_pu_MASK(rev)   0x10
#define RF_20693_PMU_CFG4_wlpmu_ADCldo_pu_SHIFT(rev)  4
#define RF_20693_RCCAL_CFG1_rccal_R1_MASK(rev)        0xc
#define RF_20693_RCCAL_CFG1_rccal_R1_SHIFT(rev)       2
#define RF_20693_LPO_CFG2_rccal_out_ck_MASK(rev)      0x1
#define RF_20693_LPO_CFG2_rccal_out_ck_SHIFT(rev)     0
#define RF_20693_PLL_VCO6_rfpll_vco_bias_mode_MASK(rev) 0x1000
#define RF_20693_PLL_VCO6_rfpll_vco_bias_mode_SHIFT(rev) 12
#define RF_20693_SPARE_CFG8_rfpll_dcc_clk_sel_MASK(rev) 0x8000
#define RF_20693_SPARE_CFG8_rfpll_dcc_clk_sel_SHIFT(rev) 15
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_MASK(rev) 0x1e0
#define RF_20693_TX2G_MISC_CFG1_pa2g_tssi_ctrl_SHIFT(rev) 5
#define RF_20693_GPAIO_SEL2_gpaio_pu_MASK(rev)        0x1
#define RF_20693_GPAIO_SEL2_gpaio_pu_SHIFT(rev)       0
#define RF_20693_PLL_XTAL12_xtal_hz_RCCAL_MASK(rev)   0x20
#define RF_20693_PLL_XTAL12_xtal_hz_RCCAL_SHIFT(rev)  5
#define RF_20693_TIA_LUT_49_tia_R2_step10_MASK(rev)   0xff
#define RF_20693_TIA_LUT_49_tia_R2_step10_SHIFT(rev)  0
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna_low_ct_MASK(rev) 0x20
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna_low_ct_SHIFT(rev) 5
#define RF_20693_TIA_LUT_50_tia_R2_step11_MASK(rev)   0xff
#define RF_20693_TIA_LUT_50_tia_R2_step11_SHIFT(rev)  0
#define RF_20693_TIA_LUT_41_tia_R2_step2_MASK(rev)    0xff
#define RF_20693_TIA_LUT_41_tia_R2_step2_SHIFT(rev)   0
#define RF_20693_PLL_CFG3_rfpll_spare0_MASK(rev)      0xff
#define RF_20693_PLL_CFG3_rfpll_spare0_SHIFT(rev)     0
#define RF_20693_PLL_XTAL2_xtal_pu_HSIC_MASK(rev)     0x200
#define RF_20693_PLL_XTAL2_xtal_pu_HSIC_SHIFT(rev)    9
#define RF_20693_RCCAL_CFG0_rccal_pu_MASK(rev)        0x1
#define RF_20693_RCCAL_CFG0_rccal_pu_SHIFT(rev)       0
#define RF_20693_ADC_CFG15_adc_clk_slow_pu_MASK(rev)  0x10
#define RF_20693_ADC_CFG15_adc_clk_slow_pu_SHIFT(rev) 4
#define RF_20693_PLL_VCO5_rfpll_vco_tmx_mode_MASK(rev) 0x3
#define RF_20693_PLL_VCO5_rfpll_vco_tmx_mode_SHIFT(rev) 0
#define RF_20693_PLL_VCOCAL14_rfpll_vcocal_done_cal_MASK(rev) 0x100
#define RF_20693_PLL_VCOCAL14_rfpll_vcocal_done_cal_SHIFT(rev) 8
#define RF_20693_SPARE_CFG10_pad5g_idac_cascode2_MASK(rev) 0xf
#define RF_20693_SPARE_CFG10_pad5g_idac_cascode2_SHIFT(rev) 0
#define RF_20693_SPARE_CFG15_adc_data_strength_MASK(rev) 0x70
#define RF_20693_SPARE_CFG15_adc_data_strength_SHIFT(rev) 4
#define RF_20693_TIA_LUT_11_tia_C1_step11_MASK(rev)   0xff
#define RF_20693_TIA_LUT_11_tia_C1_step11_SHIFT(rev)  0
#define RF_20693_PLL_VCO4_rfpll_vco_por_MASK(rev)     0x10
#define RF_20693_PLL_VCO4_rfpll_vco_por_SHIFT(rev)    4
#define RF_20693_PLL_LF6_rfpll_lf_cm_pu_MASK(rev)     0x1
#define RF_20693_PLL_LF6_rfpll_lf_cm_pu_SHIFT(rev)    0
#define RF_20693_TXMIX5G_CFG4_mx5g_bbpdI_en_MASK(rev) 0x10
#define RF_20693_TXMIX5G_CFG4_mx5g_bbpdI_en_SHIFT(rev) 4
#define RF_20693_RCCAL_CFG0_rccal_sc_MASK(rev)        0x18
#define RF_20693_RCCAL_CFG0_rccal_sc_SHIFT(rev)       3
#define RF_20693_TIA_LUT_9_tia_C1_step9_MASK(rev)     0xff
#define RF_20693_TIA_LUT_9_tia_C1_step9_SHIFT(rev)    0
#define RF_20693_LNA2G_TUNE_lna2g_lna1_avdd_cap_MASK(rev) 0xc000
#define RF_20693_LNA2G_TUNE_lna2g_lna1_avdd_cap_SHIFT(rev) 14
#define RF_20693_SPARE_CFG34_spare_34_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG34_spare_34_SHIFT(rev)      0
#define RF_20693_SPARE_CFG13_logenaband_s_MASK(rev)   0x38
#define RF_20693_SPARE_CFG13_logenaband_s_SHIFT(rev)  3
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_bias_p_MASK(rev) 0xf0
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_bias_p_SHIFT(rev) 4
#define RF_20693_PLL_VCO2_rfpll_vco_cal_en_empco_MASK(rev) 0x20
#define RF_20693_PLL_VCO2_rfpll_vco_cal_en_empco_SHIFT(rev) 5
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_lodc_MASK(rev) 0x1c0
#define RF_20693_TXMIX5G_CFG6_mx5g_ptat_slope_lodc_SHIFT(rev) 6
#define RF_20693_CONFIG_RXDIV3_rx_div06_MASK(rev)     0xff
#define RF_20693_CONFIG_RXDIV3_rx_div06_SHIFT(rev)    0
#define RF_20693_CONFIG_RXDIV3_rx_div07_MASK(rev)     0xff00
#define RF_20693_CONFIG_RXDIV3_rx_div07_SHIFT(rev)    8
#define RF_20693_PLL_CFG1_rfpll_vco_12g_buf_pu_MASK(rev) 0x2000
#define RF_20693_PLL_CFG1_rfpll_vco_12g_buf_pu_SHIFT(rev) 13
#define RF_20693_TIA_LUT_39_tia_R2_step0_MASK(rev)    0xff
#define RF_20693_TIA_LUT_39_tia_R2_step0_SHIFT(rev)   0
#define RF_20693_IQCAL_CFG1_iqcal_sel_ext_tssi_MASK(rev) 0x4
#define RF_20693_IQCAL_CFG1_iqcal_sel_ext_tssi_SHIFT(rev) 2
#define RF_20693_TXMIX2G_CFG6_mx2g_ptat_slope_bbdc_MASK(rev) 0xf000
#define RF_20693_TXMIX2G_CFG6_mx2g_ptat_slope_bbdc_SHIFT(rev) 12
#define RF_20693_TIA_LUT_40_tia_R2_step1_MASK(rev)    0xff
#define RF_20693_TIA_LUT_40_tia_R2_step1_SHIFT(rev)   0
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_input_MASK(rev) 0x8
#define RF_20693_AUXPGA_OVR1_ovr_auxpga_i_sel_input_SHIFT(rev) 3
#define RF_20693_BG_OVR1_ovr_otp_rcal_sel_MASK(rev)   0x1
#define RF_20693_BG_OVR1_ovr_otp_rcal_sel_SHIFT(rev)  0
#define RF_20693_PLL_LF1_rfpll_lf_extvcbin_MASK(rev)  0xf
#define RF_20693_PLL_LF1_rfpll_lf_extvcbin_SHIFT(rev) 0
#define RF_20693_RCCAL_CFG0_rccal_sr_MASK(rev)        0x20
#define RF_20693_RCCAL_CFG0_rccal_sr_SHIFT(rev)       5
#define RF_20693_PLL_XTAL12_xtal_BT_refx2_MASK(rev)   0x100
#define RF_20693_PLL_XTAL12_xtal_BT_refx2_SHIFT(rev)  8
#define RF_20693_SPARE_CFG10_pad5g_gpio_sw_pu_MASK(rev) 0x180
#define RF_20693_SPARE_CFG10_pad5g_gpio_sw_pu_SHIFT(rev) 7
#define RF_20693_PA2G_CFG4_pa2g_gc_MASK(rev)          0x3ff
#define RF_20693_PA2G_CFG4_pa2g_gc_SHIFT(rev)         0
#define RF_20693_LOGEN_OVR2_ovr_logencore_5g_mimosrc_pu_MASK(rev) 0x1
#define RF_20693_LOGEN_OVR2_ovr_logencore_5g_mimosrc_pu_SHIFT(rev) 0
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_gc_cas_MASK(rev) 0x10
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_mx2g_gc_cas_SHIFT(rev) 4
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_gc_MASK(rev) 0x40
#define RF_20693_RX_TOP_2G_OVR_EAST_ovr_rx2g_20p20_gc_SHIFT(rev) 6
#define RF_20693_RXRF2G_CFG1_rxdiv2g_pu_bias_MASK(rev) 0x400
#define RF_20693_RXRF2G_CFG1_rxdiv2g_pu_bias_SHIFT(rev) 10
#define RF_20693_ADC_CFG17_adc_gff3_MASK(rev)         0x7f
#define RF_20693_ADC_CFG17_adc_gff3_SHIFT(rev)        0
#define RF_20693_TIA_LUT_8_tia_C1_step8_MASK(rev)     0xff
#define RF_20693_TIA_LUT_8_tia_C1_step8_SHIFT(rev)    0
#define RF_20693_IQCAL_CFG2_iqcal_iq_cm_center_MASK(rev) 0xf0
#define RF_20693_IQCAL_CFG2_iqcal_iq_cm_center_SHIFT(rev) 4
#define RF_20693_ADC_CFG17_adc_gff4_MASK(rev)         0x7f80
#define RF_20693_ADC_CFG17_adc_gff4_SHIFT(rev)        7
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_src_pu_MASK(rev) 0x100
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_src_pu_SHIFT(rev) 8
#define RF_20693_TXMIX2G_CFG5_mx2g_bbpdI_en_MASK(rev) 0x2000
#define RF_20693_TXMIX2G_CFG5_mx2g_bbpdI_en_SHIFT(rev) 13
#define RF_20693_PA5G_IDAC3_pa5g_idac_tuning_bias_MASK(rev) 0x1e00
#define RF_20693_PA5G_IDAC3_pa5g_idac_tuning_bias_SHIFT(rev) 9
#define RF_20693_PMU_OP_wlpmu_VCOldo_pu_MASK(rev)     0x10
#define RF_20693_PMU_OP_wlpmu_VCOldo_pu_SHIFT(rev)    4
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_HSIC_MASK(rev) 0x100
#define RF_20693_PLL_XTAL_OVR1_ovr_xtal_pu_HSIC_SHIFT(rev) 8
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_tx2g_20p20_cas_pu_MASK(rev) 0x8
#define RF_20693_TX_TOP_2G_OVR1_EAST_ovr_tx2g_20p20_cas_pu_SHIFT(rev) 3
#define RF_20693_SPARE_CFG1_rfpll_mmd_sel_ck_sg_MASK(rev) 0x300
#define RF_20693_SPARE_CFG1_rfpll_mmd_sel_ck_sg_SHIFT(rev) 8
#define RF_20693_TX_LPF_CFG5_lpf_g21_MASK(rev)        0x1fff
#define RF_20693_TX_LPF_CFG5_lpf_g21_SHIFT(rev)       0
#define RF_20693_LNA5G_CFG1_lna5g_lna1_pu_MASK(rev)   0x1
#define RF_20693_LNA5G_CFG1_lna5g_lna1_pu_SHIFT(rev)  0
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_low_MASK(rev) 0x1
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_low_SHIFT(rev) 0
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_bypass_MASK(rev) 0x10
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_bypass_SHIFT(rev) 4
#define RF_20693_RX_TOP_5G_OVR2_ovr_lna5g_lna2_gain_MASK(rev) 0x1
#define RF_20693_RX_TOP_5G_OVR2_ovr_lna5g_lna2_gain_SHIFT(rev) 0
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_ftune_MASK(rev) 0x1e
#define RF_20693_LOGEN_CFG2_logencore_lcbuf_stg2_ftune_SHIFT(rev) 1
#define RF_20693_TXMIX2G_CFG5_mx2g_tune_MASK(rev)     0x1c00
#define RF_20693_TXMIX2G_CFG5_mx2g_tune_SHIFT(rev)    10
#define RF_20693_SPARE_CFG16_dac_data_strength_MASK(rev) 0xe0
#define RF_20693_SPARE_CFG16_dac_data_strength_SHIFT(rev) 5
#define RF_20693_TXMIX2G_CFG2_bst2g_idac_gm_MASK(rev) 0x3c0
#define RF_20693_TXMIX2G_CFG2_bst2g_idac_gm_SHIFT(rev) 6
#define RF_20693_LOGEN_CFG3_logencore_bias_blk_stg1_MASK(rev) 0x3
#define RF_20693_LOGEN_CFG3_logencore_bias_blk_stg1_SHIFT(rev) 0
#define RF_20693_RCCAL_CFG1_rccal_X1_MASK(rev)        0xff00
#define RF_20693_RCCAL_CFG1_rccal_X1_SHIFT(rev)       8
#define RF_20693_BG_OVR1_ovr_bg_rcal_trim_MASK(rev)   0x2
#define RF_20693_BG_OVR1_ovr_bg_rcal_trim_SHIFT(rev)  1
#define RF_20693_PLL_HVLDO1_ldo_2p5_pu_ldo_VCO_MASK(rev) 0x10
#define RF_20693_PLL_HVLDO1_ldo_2p5_pu_ldo_VCO_SHIFT(rev) 4
#define RF_20693_LNA2G_TUNE_lna2g_lna1_Cgs_size_MASK(rev) 0x3000
#define RF_20693_LNA2G_TUNE_lna2g_lna1_Cgs_size_SHIFT(rev) 12
#define RF_20693_PLL_XTAL10_xtal_duty_mon_rc_MASK(rev) 0x6000
#define RF_20693_PLL_XTAL10_xtal_duty_mon_rc_SHIFT(rev) 13
#define RF_20693_SPARE_CFG31_spare_31_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG31_spare_31_SHIFT(rev)      0
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_mid_MASK(rev) 0x2
#define RF_20693_LNA2G_RSSI2_lna2g_dig_wrssi1_out_mid_SHIFT(rev) 1
#define RF_20693_PA2G_CFG2_pa2g_bias_filter_aux_MASK(rev) 0xf0
#define RF_20693_PA2G_CFG2_pa2g_bias_filter_aux_SHIFT(rev) 4
#define RF_20693_CONFIG_RXDIV0_rx_div00_MASK(rev)     0xff
#define RF_20693_CONFIG_RXDIV0_rx_div00_SHIFT(rev)    0
#define RF_20693_TX_DAC_CFG5_DACbuf_Cap_MASK(rev)     0x7c
#define RF_20693_TX_DAC_CFG5_DACbuf_Cap_SHIFT(rev)    2
#define RF_20693_CONFIG_RXDIV0_rx_div01_MASK(rev)     0xff00
#define RF_20693_CONFIG_RXDIV0_rx_div01_SHIFT(rev)    8
#define RF_20693_PA5G_CFG4_pa5g_reset_MASK(rev)       0x1
#define RF_20693_PA5G_CFG4_pa5g_reset_SHIFT(rev)      0
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_high_gain_MASK(rev) 0x1000
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_high_gain_SHIFT(rev) 12
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg2_bias_MASK(rev) 0x800
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg2_bias_SHIFT(rev) 11
#define RF_20693_PLL_FRCT1_rfpll_frct_lsb_sel_MASK(rev) 0x4
#define RF_20693_PLL_FRCT1_rfpll_frct_lsb_sel_SHIFT(rev) 2
#define RF_20693_PLL_FRCT1_rfpll_frct_mash_sel_MASK(rev) 0x2
#define RF_20693_PLL_FRCT1_rfpll_frct_mash_sel_SHIFT(rev) 1
#define RF_20693_TIA_LUT_7_tia_C1_step7_MASK(rev)     0xff
#define RF_20693_TIA_LUT_7_tia_C1_step7_SHIFT(rev)    0
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_calSetCount_MASK(rev) 0x1ffe
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_calSetCount_SHIFT(rev) 1
#define RF_20693_PLL_XTAL1_xtal_coresize_pmos_MASK(rev) 0x1f
#define RF_20693_PLL_XTAL1_xtal_coresize_pmos_SHIFT(rev) 0
#define RF_20693_ADC_CFG9_adc_cmref_control_MASK(rev) 0xff
#define RF_20693_ADC_CFG9_adc_cmref_control_SHIFT(rev) 0
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_1_MASK(rev) 0x7c00
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_1_SHIFT(rev) 10
#define RF_20693_RCAL_CFG_NORTH_rcal_valid_MASK(rev)  0x2
#define RF_20693_RCAL_CFG_NORTH_rcal_valid_SHIFT(rev) 1
#define RF_20693_TRSW5G_CFG2_trsw5g_dwell_bis_MASK(rev) 0xf
#define RF_20693_TRSW5G_CFG2_trsw5g_dwell_bis_SHIFT(rev) 0
#define RF_20693_LNA5G_CFG2_lna5g_pu_auxlna2_MASK(rev) 0x20
#define RF_20693_LNA5G_CFG2_lna5g_pu_auxlna2_SHIFT(rev) 5
#define RF_20693_AUXPGA_VMID_auxpga_i_sel_vmid_MASK(rev) 0x3ff
#define RF_20693_AUXPGA_VMID_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_2_MASK(rev) 0x1f
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_2_SHIFT(rev) 0
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_reset_MASK(rev) 0x800
#define RF_20693_TX_TOP_5G_OVR1_ovr_logen5g_tx_reset_SHIFT(rev) 11
#define RF_20693_LOGEN_CFG3_logen_en_nap_MASK(rev)    0x4
#define RF_20693_LOGEN_CFG3_logen_en_nap_SHIFT(rev)   2
#define RF_20693_PLL_HVLDO4_ldo_2p5_static_load_CP_MASK(rev) 0x2
#define RF_20693_PLL_HVLDO4_ldo_2p5_static_load_CP_SHIFT(rev) 1
#define RF_20693_TXMIX2G_CFG6_mx2g_idac_lodc_MASK(rev) 0xfc0
#define RF_20693_TXMIX2G_CFG6_mx2g_idac_lodc_SHIFT(rev) 6
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step10_MASK(rev) 0x400
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step10_SHIFT(rev) 10
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step11_MASK(rev) 0x800
#define RF_20693_TIA_LUT_80_tia_pwrup_amp2_step11_SHIFT(rev) 11
#define RF_20693_SPARE_CFG4_logen_lcbuf_6g_bias_MASK(rev) 0x70
#define RF_20693_SPARE_CFG4_logen_lcbuf_6g_bias_SHIFT(rev) 4
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_gain_ctrl_MASK(rev) 0x20
#define RF_20693_TX_TOP_2G_OVR_EAST_ovr_pa2g_gain_ctrl_SHIFT(rev) 5
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step0_MASK(rev) 0x1
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step0_SHIFT(rev) 0
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_cas_MASK(rev) 0x7
#define RF_20693_SPARE_CFG2_pa2g_bias_bw_cas_SHIFT(rev) 0
#define RF_20693_TX_TOP_5G_OVR3_ovr_pad5g_reset_MASK(rev) 0x20
#define RF_20693_TX_TOP_5G_OVR3_ovr_pad5g_reset_SHIFT(rev) 5
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step1_MASK(rev) 0x2
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step1_SHIFT(rev) 1
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step2_MASK(rev) 0x4
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step2_SHIFT(rev) 2
#define RF_20693_PA5G_CFG4_pad5g_tune_MASK(rev)       0x1e0
#define RF_20693_PA5G_CFG4_pad5g_tune_SHIFT(rev)      5
#define RF_20693_SPARE_CFG3_logen_6g_div2_s_MASK(rev) 0xe000
#define RF_20693_SPARE_CFG3_logen_6g_div2_s_SHIFT(rev) 13
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step3_MASK(rev) 0x8
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step3_SHIFT(rev) 3
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_mimo_div2_pu_MASK(rev) 0x400
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_mimo_div2_pu_SHIFT(rev) 10
#define RF_20693_PLL_XTAL8_xtal_fix_re_MASK(rev)      0x1
#define RF_20693_PLL_XTAL8_xtal_fix_re_SHIFT(rev)     0
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step4_MASK(rev) 0x10
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step4_SHIFT(rev) 4
#define RF_20693_TESTBUF_CFG1_testbuf_PU_MASK(rev)    0x1
#define RF_20693_TESTBUF_CFG1_testbuf_PU_SHIFT(rev)   0
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step5_MASK(rev) 0x20
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step5_SHIFT(rev) 5
#define RF_20693_PMU_CFG1_wlpmu_vrefadj_cbuck_MASK(rev) 0xf00
#define RF_20693_PMU_CFG1_wlpmu_vrefadj_cbuck_SHIFT(rev) 8
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step6_MASK(rev) 0x40
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step6_SHIFT(rev) 6
#define RF_20693_LNA2G_CFG1_lna2g_lna1_bypass_hiip3_MASK(rev) 0x2000
#define RF_20693_LNA2G_CFG1_lna2g_lna1_bypass_hiip3_SHIFT(rev) 13
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_mimo_pu_MASK(rev) 0x4
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_mimo_pu_SHIFT(rev) 2
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step7_MASK(rev) 0x80
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step7_SHIFT(rev) 7
#define RF_20693_TIA_LUT_6_tia_C1_step6_MASK(rev)     0xff
#define RF_20693_TIA_LUT_6_tia_C1_step6_SHIFT(rev)    0
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step8_MASK(rev) 0x100
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step8_SHIFT(rev) 8
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step9_MASK(rev) 0x200
#define RF_20693_TIA_LUT_79_tia_amp2_bypass_step9_SHIFT(rev) 9
#define RF_20693_PLL_XTAL11_xtal_corr_cal_mode_MASK(rev) 0x20
#define RF_20693_PLL_XTAL11_xtal_corr_cal_mode_SHIFT(rev) 5
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_pu_MASK(rev) 0x80
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_tssi_ctrl_pu_SHIFT(rev) 7
#define RF_20693_DEV_ID_dev_id_MASK(rev)              0xffff
#define RF_20693_DEV_ID_dev_id_SHIFT(rev)             0
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_Rout_MASK(rev) 0x80
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_Rout_SHIFT(rev) 7
#define RF_20693_SPARE_CFG27_spare_27_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG27_spare_27_SHIFT(rev)      0
#define RF_20693_SPARE_CFG1_rfpll_vco_vptat_test_MASK(rev) 0x2
#define RF_20693_SPARE_CFG1_rfpll_vco_vptat_test_SHIFT(rev) 1
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_numCapChange_MASK(rev) 0x7
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_numCapChange_SHIFT(rev) 0
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_lowquiescenten_MASK(rev) 0x10
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT(rev) 4
#define RF_20693_SPARE_CFG4_en_det_6g_MASK(rev)       0x80
#define RF_20693_SPARE_CFG4_en_det_6g_SHIFT(rev)      7
#define RF_20693_PMU_OP_wlpmu_ldoref_start_cal_MASK(rev) 0x4000
#define RF_20693_PMU_OP_wlpmu_ldoref_start_cal_SHIFT(rev) 14
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_ctl_MASK(rev) 0x3e0
#define RF_20693_PLL_XTALLDO1_ldo_1p2_xtalldo1p2_ctl_SHIFT(rev) 5
#define RF_20693_TXMIX2G_CFG4_bst2g_idac_pmos_MASK(rev) 0xf0
#define RF_20693_TXMIX2G_CFG4_bst2g_idac_pmos_SHIFT(rev) 4
#define RF_20693_IQCAL_CFG2_iqcal_tssi_cm_center_MASK(rev) 0x300
#define RF_20693_IQCAL_CFG2_iqcal_tssi_cm_center_SHIFT(rev) 8
#define RF_20693_TRSW5G_CFG2_ampdet5g_sel_MASK(rev)   0x30
#define RF_20693_TRSW5G_CFG2_ampdet5g_sel_SHIFT(rev)  4
#define RF_20693_PLL_VCO2_rfpll_vco_cap_mode_MASK(rev) 0x10
#define RF_20693_PLL_VCO2_rfpll_vco_cap_mode_SHIFT(rev) 4
#define RF_20693_RX_TOP_5G_OVR_ovr_mix5g_en_MASK(rev) 0x400
#define RF_20693_RX_TOP_5G_OVR_ovr_mix5g_en_SHIFT(rev) 10
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_gear_4_MASK(rev) 0x3e00
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_gear_4_SHIFT(rev) 9
#define RF_20693_LNA2G_IDAC1_lna2g_lna1_bias_idac_MASK(rev) 0xf
#define RF_20693_LNA2G_IDAC1_lna2g_lna1_bias_idac_SHIFT(rev) 0
#define RF_20693_BG_TRIM2_bg_pmu_vbgtrim_MASK(rev)    0x3f00
#define RF_20693_BG_TRIM2_bg_pmu_vbgtrim_SHIFT(rev)   8
#define RF_20693_RFPLL_OVR1_ovr_ldo_2p5_pu_ldo_VCO_MASK(rev) 0x100
#define RF_20693_RFPLL_OVR1_ovr_ldo_2p5_pu_ldo_VCO_SHIFT(rev) 8
#define RF_20693_RXRF5G_SPARE_rf5g_epapd_attn_MASK(rev) 0xf
#define RF_20693_RXRF5G_SPARE_rf5g_epapd_attn_SHIFT(rev) 0
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_gear_8_MASK(rev) 0x1f0
#define RF_20693_PLL_VCOCAL9_rfpll_vcocal_gear_8_SHIFT(rev) 4
#define RF_20693_PMU_STAT_wlpmu_ldobg_cal_clken_MASK(rev) 0x2
#define RF_20693_PMU_STAT_wlpmu_ldobg_cal_clken_SHIFT(rev) 1
#define RF_20693_PLL_LF7_rfpll_lf_lf_rs_cm_MASK(rev)  0xff
#define RF_20693_PLL_LF7_rfpll_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_VCO_artload_MASK(rev) 0x1
#define RF_20693_PLL_HVLDO2_ldo_2p5_ldo_VCO_artload_SHIFT(rev) 0
#define RF_20693_TIA_LUT_5_tia_C1_step5_MASK(rev)     0xff
#define RF_20693_TIA_LUT_5_tia_C1_step5_SHIFT(rev)    0
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_pll_val_MASK(rev) 0x3ffc
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_pll_val_SHIFT(rev) 2
#define RF_20693_VBAT_CFG_vbat_bw_MASK(rev)           0xf0
#define RF_20693_VBAT_CFG_vbat_bw_SHIFT(rev)          4
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_pu_MASK(rev) 0x1
#define RF_20693_RX_TOP_2G_OVR_EAST2_ovr_lna2g_lna1_pu_SHIFT(rev) 0
#define RF_20693_LOGEN_CFG2_logencore_det_stg1_pu_MASK(rev) 0x1
#define RF_20693_LOGEN_CFG2_logencore_det_stg1_pu_SHIFT(rev) 0
#define RF_20693_VREG_CFG_vreg25_bg_filter_en_MASK(rev) 0x10
#define RF_20693_VREG_CFG_vreg25_bg_filter_en_SHIFT(rev) 4
#define RF_20693_RFPLL_OVR1_ovr_rfpll_synth_pu_MASK(rev) 0x8
#define RF_20693_RFPLL_OVR1_ovr_rfpll_synth_pu_SHIFT(rev) 3
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_pu_MASK(rev) 0x4000
#define RF_20693_TX_TOP_5G_OVR1_ovr_pa5g_pu_SHIFT(rev) 14
#define RF_20693_VREG_OVR1_ovr_vreg25_pu_MASK(rev)    0x1
#define RF_20693_VREG_OVR1_ovr_vreg25_pu_SHIFT(rev)   0
#define RF_20693_LNA5G_CFG4_mix5g_clk_det_out_MASK(rev) 0x2
#define RF_20693_LNA5G_CFG4_mix5g_clk_det_out_SHIFT(rev) 1
#define RF_20693_IQCAL_CFG1_iqcal_PU_iqcal_MASK(rev)  0x2
#define RF_20693_IQCAL_CFG1_iqcal_PU_iqcal_SHIFT(rev) 1
#define RF_20693_CLK_DIV_CFG1_dac_clk_pu_MASK(rev)    0x1
#define RF_20693_CLK_DIV_CFG1_dac_clk_pu_SHIFT(rev)   0
#define RF_20693_TXMIX5G_CFG1_mx5g_vcas_monitor_sw_MASK(rev) 0x8
#define RF_20693_TXMIX5G_CFG1_mx5g_vcas_monitor_sw_SHIFT(rev) 3
#define RF_20693_TX_TOP_5G_OVR3_ovr_pa5g_idac_cas_MASK(rev) 0x4
#define RF_20693_TX_TOP_5G_OVR3_ovr_pa5g_idac_cas_SHIFT(rev) 2
#define RF_20693_PLL_HVLDO1_ldo_2p5_pu_ldo_CP_MASK(rev) 0x20
#define RF_20693_PLL_HVLDO1_ldo_2p5_pu_ldo_CP_SHIFT(rev) 5
#define RF_20693_CONFIG_CORE45_info_core4_MASK(rev)   0xff
#define RF_20693_CONFIG_CORE45_info_core4_SHIFT(rev)  0
#define RF_20693_TX_TOP_5G_OVR1_ovr_tx5g_bias_pu_MASK(rev) 0x10
#define RF_20693_TX_TOP_5G_OVR1_ovr_tx5g_bias_pu_SHIFT(rev) 4
#define RF_20693_CONFIG_CORE45_info_core5_MASK(rev)   0xff00
#define RF_20693_CONFIG_CORE45_info_core5_SHIFT(rev)  8
#define RF_20693_PLL_XTAL10_xtal_rboff_MASK(rev)      0x4
#define RF_20693_PLL_XTAL10_xtal_rboff_SHIFT(rev)     2
#define RF_20693_SPARE_CFG24_spare_24_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG24_spare_24_SHIFT(rev)      0
#define RF_20693_PLL_CFG1_rfpll_pfd_cal_rstb_MASK(rev) 0x80
#define RF_20693_PLL_CFG1_rfpll_pfd_cal_rstb_SHIFT(rev) 7
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_6g_mimo_pu_MASK(rev) 0x10
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_6g_mimo_pu_SHIFT(rev) 4
#define RF_20693_RXRF2G_CFG1_rx_2g_vcm_lo_MASK(rev)   0x3
#define RF_20693_RXRF2G_CFG1_rx_2g_vcm_lo_SHIFT(rev)  0
#define RF_20693_TIA_LUT_4_tia_C1_step4_MASK(rev)     0xff
#define RF_20693_TIA_LUT_4_tia_C1_step4_SHIFT(rev)    0
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_gain_MASK(rev) 0x700
#define RF_20693_AUXPGA_CFG1_auxpga_i_sel_gain_SHIFT(rev) 8
#define RF_20693_ADC_OVR1_ovr_adc_slow_pu_MASK(rev)   0x2
#define RF_20693_ADC_OVR1_ovr_adc_slow_pu_SHIFT(rev)  1
#define RF_20693_TX_TOP_5G_OVR1_ovr_gm5g_gc_MASK(rev) 0x2
#define RF_20693_TX_TOP_5G_OVR1_ovr_gm5g_gc_SHIFT(rev) 1
#define RF_20693_PMU_CFG3_wlpmu_seldiv_MASK(rev)      0x30
#define RF_20693_PMU_CFG3_wlpmu_seldiv_SHIFT(rev)     4
#define RF_20693_TX_TOP_CFG1_tx_powersw_pu_leak_MASK(rev) 0x4
#define RF_20693_TX_TOP_CFG1_tx_powersw_pu_leak_SHIFT(rev) 2
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_16_MASK(rev) 0x3e0
#define RF_20693_PLL_VCOCAL8_rfpll_vcocal_gear_16_SHIFT(rev) 5
#define RF_20693_TX_AFE_CFG1_afe_rst_clk_MASK(rev)    0x1
#define RF_20693_TX_AFE_CFG1_afe_rst_clk_SHIFT(rev)   0
#define RF_20693_LOGEN_OVR1_ovr_logencore_2g_pu_MASK(rev) 0x20
#define RF_20693_LOGEN_OVR1_ovr_logencore_2g_pu_SHIFT(rev) 5
#define RF_20693_PA5G_IDAC3_pad5g_bias_filter_MASK(rev) 0x30
#define RF_20693_PA5G_IDAC3_pad5g_bias_filter_SHIFT(rev) 4
#define RF_20693_TX_DAC_CFG4_DAC_att_MASK(rev)        0xf000
#define RF_20693_TX_DAC_CFG4_DAC_att_SHIFT(rev)       12
#define RF_20693_SPARE_CFG8_5grx_IQ_bias_short_MASK(rev) 0x1000
#define RF_20693_SPARE_CFG8_5grx_IQ_bias_short_SHIFT(rev) 12
#define RF_20693_PLL_VCOCAL6_rfpll_vcocal_enableTimeOut_MASK(rev) 0x3e
#define RF_20693_PLL_VCOCAL6_rfpll_vcocal_enableTimeOut_SHIFT(rev) 1
#define RF_20693_PMU_CFG3_wlpmu_mancodes_MASK(rev)    0xf
#define RF_20693_PMU_CFG3_wlpmu_mancodes_SHIFT(rev)   0
#define RF_20693_CONFIG_CORE01_info_core0_MASK(rev)   0xff
#define RF_20693_CONFIG_CORE01_info_core0_SHIFT(rev)  0
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg2_ftune_MASK(rev) 0x1000
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg2_ftune_SHIFT(rev) 12
#define RF_20693_CONFIG_CORE01_info_core1_MASK(rev)   0xff00
#define RF_20693_CONFIG_CORE01_info_core1_SHIFT(rev)  8
#define RF_20693_TIA_LUT_35_tia_R1_step9_MASK(rev)    0xff
#define RF_20693_TIA_LUT_35_tia_R1_step9_SHIFT(rev)   0
#define RF_20693_PLL_XTAL12_xtal_dcc_en_MASK(rev)     0x200
#define RF_20693_PLL_XTAL12_xtal_dcc_en_SHIFT(rev)    9
#define RF_20693_PLL_XTAL14_xtal_dty_corr_up_MASK(rev) 0x1
#define RF_20693_PLL_XTAL14_xtal_dty_corr_up_SHIFT(rev) 0
#define RF_20693_PLL_MONITOR1_rfpll_monitor_vth_low_MASK(rev) 0xf
#define RF_20693_PLL_MONITOR1_rfpll_monitor_vth_low_SHIFT(rev) 0
#define RF_20693_TIA_LUT_3_tia_C1_step3_MASK(rev)     0xff
#define RF_20693_TIA_LUT_3_tia_C1_step3_SHIFT(rev)    0
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_mimo_div2_pu_MASK(rev) 0x8
#define RF_20693_CLK_DIV_OVR1_ovr_afeclkdiv_12g_mimo_div2_pu_SHIFT(rev) 3
#define RF_20693_TXMIX5G_CFG7_mx5g_ptat_slope_booster_gmdc_MASK(rev) 0x3800
#define RF_20693_TXMIX5G_CFG7_mx5g_ptat_slope_booster_gmdc_SHIFT(rev) 11
#define RF_20693_PMU_CFG2_wlpmu_RXldo_adj_MASK(rev)   0x7000
#define RF_20693_PMU_CFG2_wlpmu_RXldo_adj_SHIFT(rev)  12
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_bypass_MASK(rev) 0x2
#define RF_20693_RX_TOP_5G_OVR_ovr_lna5g_lna1_bypass_SHIFT(rev) 1
#define RF_20693_TXMIX2G_CFG2_bst2g_gc_MASK(rev)      0x3c00
#define RF_20693_TXMIX2G_CFG2_bst2g_gc_SHIFT(rev)     10
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_sel_MASK(rev) 0x7000
#define RF_20693_CLK_DIV_CFG1_afe_clk_div_12g_sel_SHIFT(rev) 12
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_caps_sel_MASK(rev) 0xe00
#define RF_20693_PLL_VCOCAL2_rfpll_vcocal_cal_caps_sel_SHIFT(rev) 9
#define RF_20693_LNA2G_CFG1_lna2g_lna_low_ct_MASK(rev) 0x20
#define RF_20693_LNA2G_CFG1_lna2g_lna_low_ct_SHIFT(rev) 5
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_ftune_MASK(rev) 0x200
#define RF_20693_LOGEN_OVR1_ovr_logencore_lcbuf_stg1_ftune_SHIFT(rev) 9
#define RF_20693_PLL_XTAL_OVR1_ovr_ldo_1p2_xtalldo1p2_vref_bias_reset_MASK(rev) 0x80
#define RF_20693_PLL_XTAL_OVR1_ovr_ldo_1p2_xtalldo1p2_vref_bias_reset_SHIFT(rev) 7
#define RF_20693_SPARE_CFG21_spare_21_MASK(rev)       0xffff
#define RF_20693_SPARE_CFG21_spare_21_SHIFT(rev)      0
#define RF_20693_PLL_XTAL2_xtal_pu_pfddrv_MASK(rev)   0x1
#define RF_20693_PLL_XTAL2_xtal_pu_pfddrv_SHIFT(rev)  0
#define RF_20693_AUXPGA_CFG1_auxpga_i_vcm_ctrl_MASK(rev) 0x30
#define RF_20693_AUXPGA_CFG1_auxpga_i_vcm_ctrl_SHIFT(rev) 4
#define RF_20693_LOGEN_OVR2_ovr_logencore_5g_mimodes_pu_MASK(rev) 0x2
#define RF_20693_LOGEN_OVR2_ovr_logencore_5g_mimodes_pu_SHIFT(rev) 1
#define RF_20693_PLL_XTAL5_xtal_bufstrg_RCCAL1_MASK(rev) 0xf0
#define RF_20693_PLL_XTAL5_xtal_bufstrg_RCCAL1_SHIFT(rev) 4
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_ftune_MASK(rev) 0xf
#define RF_20693_SPARE_CFG3_logen_12g_lcbuf_ftune_SHIFT(rev) 0
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_des_pu_MASK(rev) 0x200
#define RF_20693_RXRF2G_CFG2_rx2g_20p20_des_pu_SHIFT(rev) 9
#define RF_20693_TIA_LUT_34_tia_R1_step8_MASK(rev)    0xff
#define RF_20693_TIA_LUT_34_tia_R1_step8_SHIFT(rev)   0
#define RF_20693_RXRF5G_CFG2_loopback5g_papdcel_rx_attn_MASK(rev) 0x60
#define RF_20693_RXRF5G_CFG2_loopback5g_papdcel_rx_attn_SHIFT(rev) 5
#define RF_20693_TIA_LUT_2_tia_C1_step2_MASK(rev)     0xff
#define RF_20693_TIA_LUT_2_tia_C1_step2_SHIFT(rev)    0
#define RF_20693_LNA2G_CFG1_lna2g_lna1_gain_MASK(rev) 0x1c00
#define RF_20693_LNA2G_CFG1_lna2g_lna1_gain_SHIFT(rev) 10
#define RF_20693_BG_TRIM1_bg_wlan_vbgtrim_MASK(rev)   0x3f00
#define RF_20693_BG_TRIM1_bg_wlan_vbgtrim_SHIFT(rev)  8
#define RF_20693_PLL_CP1_rfpll_cp_pu_MASK(rev)        0x2000
#define RF_20693_PLL_CP1_rfpll_cp_pu_SHIFT(rev)       13
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_ovr_mode_MASK(rev) 0x4000
#define RF_20693_PLL_VCOCAL10_rfpll_vcocal_ovr_mode_SHIFT(rev) 14
#define RF_20693_PLL_XTAL3_xtal_core_change_MASK(rev) 0x800
#define RF_20693_PLL_XTAL3_xtal_core_change_SHIFT(rev) 11
#define RF_20693_RCAL_CFG_NORTH_rcal_value_MASK(rev)  0x7c
#define RF_20693_RCAL_CFG_NORTH_rcal_value_SHIFT(rev) 2
#define RF_20693_VREG_CFG_vreg25_pu_MASK(rev)         0x1
#define RF_20693_VREG_CFG_vreg25_pu_SHIFT(rev)        0
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_calSetCountOvr_MASK(rev) 0x1
#define RF_20693_PLL_VCOCAL1_rfpll_vcocal_calSetCountOvr_SHIFT(rev) 0
#define RF_20693_PLL_XTAL2_xtal_pu_caldrv_MASK(rev)   0x10
#define RF_20693_PLL_XTAL2_xtal_pu_caldrv_SHIFT(rev)  4
#define RF_20693_RCAL_CFG_EAST_rcal_div_cntrl_MASK(rev) 0x3
#define RF_20693_RCAL_CFG_EAST_rcal_div_cntrl_SHIFT(rev) 0
#define RF_20693_IQCAL_IDAC_iqcal_idac_MASK(rev)      0x3ff0
#define RF_20693_IQCAL_IDAC_iqcal_idac_SHIFT(rev)     4
#define RF_20693_PA2G_CFG2_pad2g_tune_MASK(rev)       0x3800
#define RF_20693_PA2G_CFG2_pad2g_tune_SHIFT(rev)      11
#define RF_20693_PMU_OP_wlpmu_VCOldo_bypass_MASK(rev) 0x400
#define RF_20693_PMU_OP_wlpmu_VCOldo_bypass_SHIFT(rev) 10
#define RF_20693_TX_DAC_CFG5_DAC_pd_mode_MASK(rev)    0xc00
#define RF_20693_TX_DAC_CFG5_DAC_pd_mode_SHIFT(rev)   10
#define RF_20693_LNA5G_CFG1_lna5g_auxlna2_gain_MASK(rev) 0x1c0
#define RF_20693_LNA5G_CFG1_lna5g_auxlna2_gain_SHIFT(rev) 6
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_rssi_pwrup_MASK(rev) 0x800
#define RF_20693_RX_BB_2G_OVR_EAST_ovr_tia_offset_rssi_pwrup_SHIFT(rev) 11
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_gc_MASK(rev) 0x3c0
#define RF_20693_RXRF5G_SPARE_rx5g_80p80_gc_SHIFT(rev) 6
#define RF_20693_PLL_VCO5_rfpll_vco_tempco_dcadj_MASK(rev) 0x78
#define RF_20693_PLL_VCO5_rfpll_vco_tempco_dcadj_SHIFT(rev) 3
#define RF_20693_ADC_CFG5_adc_r12_MASK(rev)           0x1fc0
#define RF_20693_ADC_CFG5_adc_r12_SHIFT(rev)          6
#define RF_20693_TIA_CFG13_rssi_drive_strength_MASK(rev) 0x1000
#define RF_20693_TIA_CFG13_rssi_drive_strength_SHIFT(rev) 12
#define RF_20693_TX_LPF_CFG1_lpf_sw_spare_MASK(rev)   0xf000
#define RF_20693_TX_LPF_CFG1_lpf_sw_spare_SHIFT(rev)  12
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_test_gpaio_MASK(rev) 0x20
#define RF_20693_PLL_VCOCAL13_rfpll_vcocal_test_gpaio_SHIFT(rev) 5
#define RF_20693_TIA_LUT_33_tia_R1_step7_MASK(rev)    0xff
#define RF_20693_TIA_LUT_33_tia_R1_step7_SHIFT(rev)   0

#endif /* WLC_RADIOREG_20693_H_ */
