\section{T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{structTIM__TypeDef}\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}


T\+IM.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ S\+M\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ D\+I\+ER}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ E\+GR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+C\+M\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+C\+M\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+C\+ER}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+NT}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ P\+SC}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+RR}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ R\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+R4}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ B\+D\+TR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D11}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ D\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D12}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ D\+M\+AR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D13}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ OR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D14}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+M\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+I\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+M\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+M\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+C\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+SC}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+D\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ OR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM. 

Definition at line \textbf{ 875} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{A\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+RR}

T\+IM auto-\/reload register, Address offset\+: 0x2C 

Definition at line \textbf{ 898} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{B\+D\+TR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+D\+TR}

T\+IM break and dead-\/time register, Address offset\+: 0x44 

Definition at line \textbf{ 886} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a112c0403ac38905a70cf5aaa9c8cc38a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{B\+D\+TR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t B\+D\+TR}

T\+IM break and dead-\/time register, Address offset\+: 0x44 

Definition at line \textbf{ 905} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+ER\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+ER}

T\+IM capture/compare enable register, Address offset\+: 0x20 

Definition at line \textbf{ 877} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_ab1da3e84848ed66e0577c87c199bfb6d}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+ER\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+C\+ER}

T\+IM capture/compare enable register, Address offset\+: 0x20 

Definition at line \textbf{ 893} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+M\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+M\+R1}

T\+IM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line \textbf{ 875} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a90d89aec51d8012b8a565ef48333b24b}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+M\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+C\+M\+R1}

T\+IM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line \textbf{ 889} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+M\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+M\+R2}

T\+IM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line \textbf{ 876} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a977b3cf310388b5ad02440d64d03810a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+M\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+C\+M\+R2}

T\+IM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line \textbf{ 891} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R1@{C\+C\+R1}}
\index{C\+C\+R1@{C\+C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+R1}

T\+IM capture/compare register 1, Address offset\+: 0x34 

Definition at line \textbf{ 901} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R2@{C\+C\+R2}}
\index{C\+C\+R2@{C\+C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+R2}

T\+IM capture/compare register 2, Address offset\+: 0x38 

Definition at line \textbf{ 902} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R3@{C\+C\+R3}}
\index{C\+C\+R3@{C\+C\+R3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+R3}

T\+IM capture/compare register 3, Address offset\+: 0x3C 

Definition at line \textbf{ 903} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R4@{C\+C\+R4}}
\index{C\+C\+R4@{C\+C\+R4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+C\+R4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+C\+R4}

T\+IM capture/compare register 4, Address offset\+: 0x40 

Definition at line \textbf{ 904} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+NT}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+NT}

T\+IM counter register, Address offset\+: 0x24 

Definition at line \textbf{ 895} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

T\+IM control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 869} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R1}

T\+IM control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 877} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

T\+IM control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 870} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R2}

T\+IM control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 879} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+CR}

T\+IM D\+MA control register, Address offset\+: 0x48 

Definition at line \textbf{ 887} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a0afd527a4ec64faf878f9957096102bf}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t D\+CR}

T\+IM D\+MA control register, Address offset\+: 0x48 

Definition at line \textbf{ 907} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+I\+ER\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+I\+ER}

T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C 

Definition at line \textbf{ 872} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a1481b34cc41018c17e4ab592a1c8cb55}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+I\+ER\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t D\+I\+ER}

T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C 

Definition at line \textbf{ 883} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+M\+AR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+M\+AR}

T\+IM D\+MA address for full transfer, Address offset\+: 0x4C 

Definition at line \textbf{ 888} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a30c2d8aa9c76dfba0b9a378b64700bda}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{D\+M\+AR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t D\+M\+AR}

T\+IM D\+MA address for full transfer, Address offset\+: 0x4C 

Definition at line \textbf{ 909} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{E\+GR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+GR}

T\+IM event generation register, Address offset\+: 0x14 

Definition at line \textbf{ 874} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a980df1a5752e36604de4d71ce14fbfa3}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{E\+GR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t E\+GR}

T\+IM event generation register, Address offset\+: 0x14 

Definition at line \textbf{ 887} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{OR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t OR}

T\+IM option register, Address offset\+: 0x50 

Definition at line \textbf{ 889} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a47766f433b160258ec05dbb6498fd271}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{OR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t OR}

T\+IM option register, Address offset\+: 0x50 

Definition at line \textbf{ 911} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{P\+SC\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+SC}

T\+IM prescaler, Address offset\+: 0x28 

Definition at line \textbf{ 879} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_aba5df4ecbb3ecb97b966b188c3681600}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{P\+SC\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t P\+SC}

T\+IM prescaler, Address offset\+: 0x28 

Definition at line \textbf{ 896} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+CR}

T\+IM repetition counter register, Address offset\+: 0x30 

Definition at line \textbf{ 881} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_aa0663aab6ed640b7594c8c6d32f6c1cd}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t R\+CR}

T\+IM repetition counter register, Address offset\+: 0x30 

Definition at line \textbf{ 899} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a149feba01f9c4a49570c6d88619f504f}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line \textbf{ 878} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a8249a3955aace28d92109b391311eb30}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line \textbf{ 880} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ad68efe7a323ac2fcb823a26c0c51445b}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D10}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D10}

Reserved, 0x32 

Definition at line \textbf{ 900} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a11e504ee49142f46dcc67740ae9235e5}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}}
\index{R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D11}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D11}

Reserved, 0x46 

Definition at line \textbf{ 906} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a2f133f27cf624e76a2ac1092ab5789f7}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}}
\index{R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D12}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D12}

Reserved, 0x4A 

Definition at line \textbf{ 908} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a85b970173fe49d3959c0c7f7528dacf0}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}}
\index{R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D13}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D13}

Reserved, 0x4E 

Definition at line \textbf{ 910} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a1841fa0366924d522d6ac880fb14d766}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}}
\index{R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D14}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D14}

Reserved, 0x52 

Definition at line \textbf{ 912} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a5573848497a716a9947fd87487709feb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line \textbf{ 882} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line \textbf{ 884} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_aa0223808025f5bf9c056185038c9d545}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line \textbf{ 886} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_abd36010ac282682d1f3c641b183b1b6f}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line \textbf{ 888} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D6}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line \textbf{ 890} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ab1820c97e368d349f5f4121f015d9fab}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D7}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line \textbf{ 892} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D8}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line \textbf{ 894} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_ad8b1fadb520f7a200ee0046e110edc79}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D9}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D9}

Reserved, 0x2A 

Definition at line \textbf{ 897} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{S\+M\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+M\+CR}

T\+IM slave mode control register, Address offset\+: 0x08 

Definition at line \textbf{ 871} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a02758713abfe580460dd5bcd8762702a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{S\+M\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t S\+M\+CR}

T\+IM slave mode control register, Address offset\+: 0x08 

Definition at line \textbf{ 881} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

T\+IM status register, Address offset\+: 0x10 

Definition at line \textbf{ 873} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structTIM__TypeDef_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t SR}

T\+IM status register, Address offset\+: 0x10 

Definition at line \textbf{ 885} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
