# Digital Design with Programmable Logic Core Concepts

1. Introduction to Digital Design
2. Boolean Algebra
3. Logic Gates
4. Combinational Logic
5. Truth Tables
6. Sum of Products (SOP)
7. Product of Sums (POS)
8. Karnaugh Maps
9. Simplification Techniques
10. Minterms and Maxterms
11. Combinational Circuit Design
12. Binary Arithmetic
13. Signed and Unsigned Numbers
14. Two's Complement Representation
15. Adders and Subtractors
16. Multiplexers (MUX)
17. Demultiplexers (DEMUX)
18. Decoders
19. Encoders
20. Comparators
21. Arithmetic Logic Unit (ALU)
22. Register Transfer Level (RTL) Design
23. Verilog Basics
24. Verilog Syntax and Semantics
25. Data Types in Verilog
26. Module Definition in Verilog
27. Inputs and Outputs in Verilog
28. Assign Statements
29. Continuous Assignment
30. Procedural Blocks (always, initial)
31. Variables vs. Nets
32. Timing and Delays in Verilog
33. Blocking vs. Non-blocking Assignments
34. Verilog Operators
35. Conditional Statements (if, case)
36. Loops in Verilog (for, while)
37. Design Hierarchy in Verilog
38. Verilog Testbenches
39. Simulation and Debugging in Verilog
40. Finite State Machines (FSM)
41. State Diagram Representation
42. Mealy vs. Moore FSM
43. State Machine Design in Verilog
44. Register Transfer Logic (RTL) Synthesis
45. Sequential Logic
46. Edge-triggered Flip-Flops
47. Latches
48. D Flip-Flop (DFF)
49. T Flip-Flop (TFF)
50. JK Flip-Flop
51. SR Flip-Flop
52. Shift Registers
53. Counters
54. Asynchronous Sequential Circuits
55. Synchronous Sequential Circuits
56. Timing Constraints in Digital Circuits
57. Setup and Hold Times
58. Clock Skew and Jitter
59. Clock Domain Crossing
60. Verilog for Sequential Logic
61. Verilog for FSM Design
62. Clock Generators and Dividers
63. Static Timing Analysis
64. Digital System Optimization
65. Power Consumption in Digital Circuits
66. Testability in Digital Design
67. Design for Test (DFT)
68. Boundary Scan
69. Simulation of Digital Circuits
70. RTL Simulation
71. FPGA Architecture
72. FPGA vs. ASIC Design
73. FPGA Design Flow
74. Hardware Description Languages (HDL)
75. Verilog for FPGA Design
76. Synthesis of Verilog Code
77. FPGA Constraints and Constraints File
78. Clocking in FPGA
79. FPGA Configuration and Programm

