Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Environment/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_U_behav xil_defaultlib.test_U xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'nextPC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:38]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:42]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:70]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'IF_ID_PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'imm' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:89]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'WD' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:96]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:100]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'imm' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:101]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'ID_EX_PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:104]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'ID_EX_RD1' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:105]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'opt1' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:116]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'result' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:117]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'opt1' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:121]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'A' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:125]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'A' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:134]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'imm' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'EX_MEM_PC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'EX_MEM_alu_result' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'nowPC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'imm' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'newPC' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'address' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:151]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'alu_result' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:153]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'mem_data' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:154]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'MEM_WB_alu_result' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:155]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'MEM_WB_mem_data' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'opt1' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:118]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'result' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:119]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'opt1' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3705] select index 63 into 'A' is out of bounds [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Comparator.v:35]
WARNING: [VRFC 10-3705] select index 63 into 'A' is out of bounds [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Comparator.v:36]
WARNING: [VRFC 10-3705] select index 63 into 'A' is out of bounds [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Comparator.v:40]
WARNING: [VRFC 10-3705] select index 63 into 'A' is out of bounds [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Comparator.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_div
Compiling module xil_defaultlib.PC_reg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.MUX_3
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_U
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_U_behav
