module mux_16x1_tb;
  reg [15:0] in;
  wire   out;
  reg [3:0] sel;
  
 mux_16x1 uut(
    .in(in),
    .out(out),
    .sel(sel)
  );
  initial begin
    $dumpfile("mux_16x1.vcd");
    $dumpvars();
  end
  integer i;
  initial begin
      in = 16'b1010_1100_1111_0001;
    for(i=0;i<16;i++)begin
     sel=i;
    #10;
  end
  $finish;
  end
endmodule