sh: 1: spike-dasm: not found
Emu compiled at May  8 2023, 10:46:06
The image is ./ready-to-run/all/bge-riscv-tests.bin
Using simulated 256MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-wukong-interpreter-so by default
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/NutShell/../../xiaohe/BNEMU/build/riscv64-wukong-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000000 cmtcnt 2
commit group [01]: pc 0080000008 cmtcnt 1
commit group [02]: pc 008000000c cmtcnt 1
commit group [03]: pc 0080000320 cmtcnt 2 <--
commit group [04]: pc 0000000000 cmtcnt 0
commit group [05]: pc 0000000000 cmtcnt 0
commit group [06]: pc 0000000000 cmtcnt 0
commit group [07]: pc 0000000000 cmtcnt 0
commit group [08]: pc 0000000000 cmtcnt 0
commit group [09]: pc 0000000000 cmtcnt 0
commit group [10]: pc 0000000000 cmtcnt 0
commit group [11]: pc 0000000000 cmtcnt 0
commit group [12]: pc 0000000000 cmtcnt 0
commit group [13]: pc 0000000000 cmtcnt 0
commit group [14]: pc 0000000000 cmtcnt 0
commit group [15]: pc 0000000000 cmtcnt 0

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000000 inst 00200193 wen 1 dst 00000003 data 0000000000000002
commit inst [01]: pc 0080000004 inst 00000093 wen 1 dst 00000001 data 0000000000000000
commit inst [02]: pc 0080000008 inst 00000113 wen 1 dst 00000002 data 0000000000000000
commit inst [03]: pc 008000000c inst 0020d663 wen 0 dst 00000000 data 0000000000000000
commit inst [04]: pc 0080000320 inst 00100513 wen 1 dst 0000000a data 0000000000000001
commit inst [05]: pc 0080000324 inst 0200006f wen 1 dst 00000000 data 0000000080000328 <--
commit inst [06]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [07]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [08]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [09]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [10]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [11]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [12]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [13]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [14]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [15]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [16]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [17]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [18]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [19]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [20]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [21]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [22]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [24]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [25]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [26]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [27]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [28]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [29]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [30]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [31]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x0000000000000000   sp: 0x0000000000000000   gp: 0x0000000000000002 
  tp: 0x63fbbc909e57cbeb   t0: 0xf1692d8da5295b56   t1: 0xf0a5badfbee6782c   t2: 0xf4f7d6f9329a99a0 
  s0: 0x2007766f7a15bdb2   s1: 0xb4a85170fb33a3ce   a0: 0xed026ca35362df91   a1: 0x84681ceec2883e30 
  a2: 0xd8e8741bf7829a07   a3: 0xcad6853f9748816f   a4: 0x85053948ac73ed59   a5: 0xc662317526da9d3e 
  a6: 0x985023e91857f02c   a7: 0x87d49208fc95286e   s2: 0x46471981ba6bebd7   s3: 0xdc4dd3a7af7e5b78 
  s4: 0xf648e42fd5f82625   s5: 0xfa1d07788539cb6e   s6: 0x57be7757f8f50933   s7: 0x3500abccaef278b4 
  s8: 0x7ddb50fd67f4fbd2   s9: 0x1606a33fb1eb222c  s10: 0x31f94b7f5ca3d9da  s11: 0x2e7645fc307e582d 
  t3: 0xa22748f5f9041700   t4: 0xb6f1bdcabf14a5f0   t5: 0x6f5e707bb85a0bd9   t6: 0x88b6c00916898bc1 
 ft0: 0x0020029300120213  ft1: 0x01400193fe5214e3  ft2: 0xfff0009300000213  ft3: 0x0000001300000113 
 ft4: 0x0a20da6300000013  ft5: 0x0020029300120213  ft6: 0x01500193fe5212e3  ft7: 0xfff0009300000213 
 fs0: 0x0000011300000013  fs1: 0x001202130820d863  fa0: 0xfe5214e300200293  fa1: 0x0000021301600193 
 fa2: 0x00000013fff00093  fa3: 0x0000001300000113  fa4: 0x001202130620d463  fa5: 0xfe5212e300200293 
 fa6: 0x0000021301700193  fa7: 0x00000013fff00093  fs2: 0x0000011300000013  fs3: 0x001202130420d063 
 fs4: 0xfe5212e300200293  fs5: 0x0000da6300100093  fs6: 0x0010809300108093  fs7: 0x0010809300108093 
 fs8: 0x0010809300108093  fs9: 0x0180019300300393 fs10: 0x0030166300709463 fs11: 0x0200006f00100513 
 ft8: 0x0180006f00000513  ft9: 0x00000000c0001073 ft10: 0x0000000000000000 ft11: 0x0005051300000000 
pc: 0x0000000080000020 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a0 different at pc = 0x0080000018, right= 0xed026ca35362df91, wrong = 0x0000000000000001
this_pc different at pc = 0x0080000018, right= 0x0000000080000018, wrong = 0x0000000080000320
Core 0: [31mABORT at pc = 0x80000324
[0m[35mtotal guest instructions = 4
[0m[35minstrCnt = 4, cycleCnt = 202, IPC = 0.019802
[0m[34mSeed=0 Guest cycle spent: 205 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 17ms
[0m