
;; Function td_ta_enable_stats (td_ta_enable_stats, funcdef_no=46, decl_uid=5911, cgraph_uid=46, symbol_order=48)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9
Edge 4->9 redirected to 15
Edge 5->9 redirected to 16
Edge 6->9 redirected to 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 6->7 to 10 failed.
Removing jump 49.
Merging block 17 into block 16...
Merged blocks 16 and 17.
Merged 16 and 17 without moving.


try_optimize_cfg iteration 2

Forwarding edge 6->7 to 10 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 91 [ ta ])
        (reg:DI 5 di [ ta ])) td_ta_enable_stats.c:25 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 92 [ enable ])
        (reg:SI 4 si [ enable ])) td_ta_enable_stats.c:25 -1
     (nil))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("__td_debug") [flags 0x42]  <var_decl 0x2acc86d67240 __td_debug>) [3 __td_debug+0 S4 A32])
            (const_int 0 [0]))) td_ta_enable_stats.c:27 -1
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) td_ta_enable_stats.c:27 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 18)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg:DI 1 dx)
        (const_int 19 [0x13])) td_ta_enable_stats.c:27 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2acc86d67ea0 *.LC0>)) td_ta_enable_stats.c:27 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 5 di)
        (const_int 2 [0x2])) td_ta_enable_stats.c:27 -1
     (nil))
(call_insn 17 16 18 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2acc86ad7288 write>) [0 write S1 A8])
            (const_int 0 [0]))) td_ta_enable_stats.c:27 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2acc86ad7288 write>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 18 17 19 5 2 "" [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg/f:DI 93)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2acc86d673f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 21 20 22 5 (set (reg/v/f:DI 89 [ runp ])
        (mem/f/c:DI (reg/f:DI 93) [2 __td_agent_list.next+0 S8 A64])) thread_dbP.h:135 -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 94)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2acc86d673f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 23 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ runp ])
            (reg:DI 94))) thread_dbP.h:135 -1
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) thread_dbP.h:135 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 59)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 91 [ ta ])
            (reg/v/f:DI 89 [ runp ]))) thread_dbP.h:136 -1
     (nil))
(jump_insn 27 26 30 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) thread_dbP.h:136 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 63)
(note 30 27 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 28 30 29 7 (set (pc)
        (label_ref 37)) thread_dbP.h:136 -1
     (nil)
 -> 37)
(barrier 29 28 42)
(code_label 42 29 31 8 6 "" [1 uses])
(note 31 42 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 91 [ ta ])
            (reg/v/f:DI 89 [ runp ]))) thread_dbP.h:136 -1
     (nil))
(jump_insn 33 32 36 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 67)
            (pc))) thread_dbP.h:136 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 67)
(note 36 33 34 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 34 36 35 9 (set (pc)
        (label_ref 39)) thread_dbP.h:136 -1
     (nil)
 -> 39)
(barrier 35 34 37)
(code_label 37 35 38 10 4 "" [1 uses])
(note 38 37 39 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(code_label 39 38 40 11 5 "" [1 uses])
(note 40 39 41 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 11 (set (reg/v/f:DI 89 [ runp ])
        (mem/f:DI (reg/v/f:DI 89 [ runp ]) [2 runp_11->next+0 S8 A64])) thread_dbP.h:135 -1
     (nil))
(insn 43 41 44 11 (set (reg:DI 95)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2acc86d673f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 44 43 45 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ runp ])
            (reg:DI 95))) thread_dbP.h:135 -1
     (nil))
(jump_insn 45 44 55 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) thread_dbP.h:135 -1
     (int_list:REG_BR_PROB 9550 (nil))
 -> 42)
(note 55 45 6 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 6 55 56 12 (set (reg:SI 87 [ D.8798 ])
        (const_int 8 [0x8])) td_ta_enable_stats.c:31 -1
     (nil))
(jump_insn 56 6 57 12 (set (pc)
        (label_ref 46)) -1
     (nil)
 -> 46)
(barrier 57 56 59)
(code_label 59 57 58 13 7 "" [1 uses])
(note 58 59 7 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 7 58 60 13 (set (reg:SI 87 [ D.8798 ])
        (const_int 8 [0x8])) td_ta_enable_stats.c:31 -1
     (nil))
(jump_insn 60 7 61 13 (set (pc)
        (label_ref 46)) -1
     (nil)
 -> 46)
(barrier 61 60 63)
(code_label 63 61 62 14 8 "" [1 uses])
(note 62 63 8 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 8 62 64 14 (set (reg:SI 87 [ D.8798 ])
        (const_int 0 [0])) td_ta_enable_stats.c:33 -1
     (nil))
(jump_insn 64 8 65 14 (set (pc)
        (label_ref 46)) -1
     (nil)
 -> 46)
(barrier 65 64 67)
(code_label 67 65 66 15 9 "" [1 uses])
(note 66 67 5 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 5 66 46 15 (set (reg:SI 87 [ D.8798 ])
        (const_int 0 [0])) td_ta_enable_stats.c:33 -1
     (nil))
(code_label 46 5 47 16 3 "" [3 uses])
(note 47 46 48 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 52 16 (set (reg:SI 90 [ <retval> ])
        (reg:SI 87 [ D.8798 ])) -1
     (nil))
(insn 52 48 53 16 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) td_ta_enable_stats.c:34 -1
     (nil))
(insn 53 52 0 16 (use (reg/i:SI 0 ax)) td_ta_enable_stats.c:34 -1
     (nil))
