{
  "assertOn": 0,
  "nUnitTraceBufSize": 8,
  "nProcs": 1,
  "fnNativeInterface": "ACE-LITE",
  "QosMap": [],
  "eSkid": 1,
  "eAge": 1,
  "eStarve": 1,
  "Credits": {
    "MaxCreditPerDCE": [
      5,
      5,
      5,
      5,
      5,
      5,
      5,
      5
    ],
    "MaxCreditPerDMI": [
      5,
      5,
      5,
      5,
      5
    ],
    "MaxCreditPerDII": [
      5,
      5,
      5
    ],
    "MaxCreditPerQOS": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "ReserveWrPerDCE": [
      1,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "ReserveWrPerDMI": [
      1,
      1,
      1,
      1,
      1
    ],
    "ReserveWrPerDII": [
      1,
      1,
      1
    ],
    "ReserveWrPerQOS": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ]
  },
  "InterleaveInfo": {
    "dmiIGSV": [
      {
        "IGV": [
          {
            "DMIIDV": [
              0,
              1,
              2,
              3
            ]
          },
          {
            "DMIIDV": [
              4
            ]
          }
        ]
      },
      {
        "IGV": [
          {
            "DMIIDV": [
              0,
              1
            ]
          },
          {
            "DMIIDV": [
              2,
              3
            ]
          },
          {
            "DMIIDV": [
              4
            ]
          }
        ]
      }
    ],
    "dmi2WIFV": [
      {
        "PrimaryBits": [
          6
        ],
        "SecondaryBits": [
          "'h00000000000"
        ]
      }
    ],
    "dmi3WIFV": [],
    "dmi4WIFV": [
      {
        "PrimaryBits": [
          6,
          7
        ],
        "SecondaryBits": [
          "'h00000000000",
          "'h00000000000"
        ]
      }
    ],
    "dceSelectInfo": {
      "PriSubDiagAddrBits": [
        6,
        7,
        8
      ],
      "SecSubRows": [
        "'h0",
        "'h0",
        "'h0"
      ]
    }
  },
  "useUnique": 0,
  "useCache": 0,
  "engVerId": 0,
  "implVerId": 0,
  "nDce": 8,
  "nDmi": 5,
  "nDii": 3,
  "wFUnitId": 6,
  "wFPortId": 1,
  "FPortId": 4,
  "nRegion": 3,
  "BootInfo": {
    "regionHui": 1,
    "regionHut": 1,
    "regionSize": 12,
    "regionBlr": "'h00000000000",
    "regionBhr": "'h00000000000"
  },
  "CsrInfo": {
    "csrBaseAddress": "'h000080"
  },
  "wNUnitId": 5,
  "wRpn": 8,
  "wNrri": 4,
  "VictimBuffer": 1,
  "eP0": 0,
  "AsyncReset": 1,
  "DataReset": 1,
  "wAddr": 44,
  "wData": 256,
  "PriSubDiagAddrBits": [],
  "SecSubRows": [],
  "useResiliency": 0,
  "usePma": 0,
  "NcMode": 0,
  "ccpParams": {
    "num_ports": 1,
    "wCacheLineOffset": 6,
    "wData": 256,
    "wAddr": 44,
    "wSecurity": 1,
    "wStateBits": 3,
    "nClkDiv": 1,
    "nSets": 2,
    "nWays": 1,
    "nTableEntries": 32,
    "useScratchpad": 0,
    "nBeatsPerBank": 1,
    "nTagBanks": 1,
    "nDataBanks": 1,
    "useDinBuffer": 0,
    "useDoutBuffer": 0,
    "nRPPorts": 1,
    "RepPolicy": "RANDOM",
    "PriSubDiagAddrBits": [
      7
    ],
    "SecSubRows": [],
    "PortPriSubDiagAddrBits": [],
    "PortSecSubRows": {},
    "TagBankSelBits": [],
    "DataBankSelBits": [],
    "evictPortDoutBufferDepth": 2,
    "rdrspPortDoutBufferDepth": 2
  },
  "ResilienceInfo": {
    "enableUnitDuplication": 0,
    "enableNativeIntfProtection": 0,
    "nResiliencyDelay": 1,
    "fnResiliencyProtectionType": "none"
  },
  "PmaInfo": {
    "fnPmaInterfaceType": "Q",
    "wActive": 1
  },
  "cmType": {
    "CmdRdCln": "8'h01",
    "CmdRdNshDty": "8'h02",
    "CmdRdVld": "8'h03",
    "CmdRdUnq": "8'h04",
    "CmdClnUnq": "8'h05",
    "CmdMkUnq": "8'h06",
    "CmdRdNitc": "8'h07",
    "CmdClnVld": "8'h08",
    "CmdClnInv": "8'h09",
    "CmdMkInv": "8'h0A",
    "CmdRdNC": "8'h0B",
    "CmdDvmMsg": "8'h0F",
    "CmdWrUnqPtl": "8'h10",
    "CmdWrUnqFull": "8'h11",
    "CmdWrAtm": "8'h12",
    "CmdRdAtm": "8'h13",
    "CmdWrBkFull": "8'h14",
    "CmdWrClnFull": "8'h15",
    "CmdWrEvict": "8'h16",
    "CmdEvict": "8'h17",
    "CmdWrBkPtl": "8'h18",
    "CmdWrClnPtl": "8'h19",
    "CmdWrNCPtl": "8'h20",
    "CmdWrNCFull": "8'h21",
    "CmdWrStshFull": "8'h22",
    "CmdWrStshPtl": "8'h23",
    "CmdLdCchShd": "8'h24",
    "CmdLdCchUnq": "8'h25",
    "CmdRdNitcCI": "8'h26",
    "CmdRdNitcMI": "8'h27",
    "CmdClnShPsist": "8'h28",
    "CmdSwapAtm": "8'h29",
    "CmdCompAtm": "8'h2A",
    "CmdPref": "8'h2B",
    "SnpClnDtr": "8'h41",
    "SnpNitc": "8'h42",
    "SnpVldDtr": "8'h43",
    "SnpInvDtr": "8'h44",
    "SnpInvDtw": "8'h45",
    "SnpInv": "8'h46",
    "SnpClnDtw": "8'h48",
    "SnpNoSDInt": "8'h4A",
    "SnpInvStsh": "8'h4B",
    "SnpUnqStsh": "8'h4C",
    "SnpStshShd": "8'h4D",
    "SnpStshUnq": "8'h4E",
    "SnpDvmMsg": "8'h4F",
    "SnpNitcCI": "8'h50",
    "SnpNitcMI": "8'h51",
    "MrdRdCln": "8'h60",
    "MrdRdWSCln": "8'h61",
    "MrdRdWUCln": "8'h62",
    "MrdRdWU": "8'h63",
    "MrdRdWInv": "8'h64",
    "MrdPref": "8'h65",
    "MrdCln": "8'h66",
    "MrdInv": "8'h67",
    "MrdFlush": "8'h68",
    "UpdInv": "8'h70",
    "UpdSCln": "8'h71",
    "HntRead": "8'h78",
    "StrReq": "8'h7A",
    "TunReq": "8'h7B",
    "RbrReq": "8'h7C",
    "RbUReq": "8'h7D",
    "DtrDataInv": "8'h80",
    "DtrDataSCln": "8'h81",
    "DtrDataSDty": "8'h82",
    "DtrDataUCln": "8'h83",
    "DtrDataUDty": "8'h84",
    "DtwNullData": "8'h90",
    "DtwDataFullCln": "8'h91",
    "DtwDataPtlDty": "8'h92",
    "DtwDataFullDty": "8'h93",
    "DtwMrgMrdInv": "8'h98",
    "DtwMrgMrdSCln": "8'h99",
    "DtwMrgMrdSDty": "8'h9A",
    "DtwMrgMrdUCln": "8'h9B",
    "DtwMrgMrdUDty": "8'h9C",
    "CCmdRsp": "8'hF0",
    "NCCmdRsp": "8'hF1",
    "SnpRsp": "8'hF2",
    "DtwRsp": "8'hF3",
    "DtrReq": "8'h80",
    "DtrRsp": "8'hF4",
    "HntRsp": "8'hF5",
    "MrdRsp": "8'hF6",
    "StrRsp": "8'hF7",
    "UpdRsp": "8'hF8",
    "RbrRsp": "8'hF9",
    "RbuRsp": "8'hFA",
    "TunRsp": "8'hFB",
    "CmpRsp": "8'hFC",
    "CmeRsp": "8'hFD",
    "TreRsp": "8'hFE"
  },
  "concParams": {
    "hdrParams": {
      "wTargetId": 7,
      "wInitiatorId": 7,
      "wCmType": 8,
      "wMsgId": 7,
      "wHProt": 0,
      "wTTier": 0,
      "wSteering": 0,
      "wPriority": 0,
      "wQl": 0
    },
    "cmdReqParams": {
      "wNdpAux": 0,
      "wQos": 0,
      "wTof": 3,
      "wDId": 6,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wLK": 2,
      "wOR": 2,
      "wPR": 1,
      "wNS": 1,
      "wES": 1,
      "wEN": 1,
      "wST": 1,
      "wCH": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "dtrReqParams": {
      "wNdpAux": 0,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wEO": 0,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wData": 256,
      "wBE": 32,
      "wDwId": 12,
      "wDBad": 4,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "cmdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtrRspParams": {
      "wRL": 2,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "snpReqParams": {
      "wNdpAux": 0,
      "wRBID": 7,
      "wQos": 0,
      "wTof": 3,
      "wDId": 6,
      "wIntfSize": 2,
      "wMpf3": 10,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wUP": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wCA": 1,
      "wVZ": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "snpRspParams": {
      "wIntfSize": 2,
      "wMpf1": 8,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "cmpRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "strRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtwReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wMpf2": 10,
      "wMpf1": 8,
      "wPrimary": 1,
      "wTM": 1,
      "wRL": 2,
      "wCmStatus": 8,
      "wRBID": 7,
      "wDwId": 12,
      "wDBad": 4,
      "wBE": 32,
      "wData": 256,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "ncCmdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtwRspParams": {
      "wRL": 2,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "strReqParams": {
      "wIntfSize": 2,
      "wMpf2": 10,
      "wMpf1": 8,
      "wRBID": 7,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "updReqParams": {
      "wNS": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wQos": 0,
      "wMProt": 0
    },
    "rbuReqParams": {
      "wCmStatus": 8,
      "wRBID": 7,
      "wRL": 2,
      "wMProt": 0,
      "wQos": 0
    },
    "mrdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbrRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "updRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbuRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbrReqParams": {
      "wRL": 2,
      "wMW": 1,
      "wPR": 1,
      "wNS": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wIntfSize": 2,
      "wSize": 3,
      "wAddr": 44,
      "wRType": 1,
      "wCmStatus": 8,
      "wRBID": 7,
      "wQos": 0,
      "wMProt": 0,
      "wTof": 3,
      "wMpf1": 8,
      "wNdpAux": 0
    },
    "mrdReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wQos": 0,
      "wMProt": 0
    }
  },
  "concMuxMsgParams": {
    "tx": {
      "cmdReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 100,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "updReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 53,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "strRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "snpRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 25,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 26,
        "wDpBits": 256,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 39,
        "wDpBits": 256,
        "protection": "none",
        "dpProtection": "none"
      }
    },
    "rx": {
      "strReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 42,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "snpReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 108,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "cmdRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 17,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "updRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "cmpRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 26,
        "wDpBits": 256,
        "protection": "none",
        "dpProtection": "none"
      }
    }
  },
  "cmpInfo": {
    "nDvmSnpInFlight": 0,
    "nDvmMsgInFlight": 2,
    "nOttCtrlEntries": 32,
    "nSttCtrlEntries": 0,
    "nOttDataBanks": 2,
    "OttErrorType": "NONE",
    "OttMemoryType": "NONE"
  },
  "smiPortParams": {
    "tx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "cmd_req_",
            "upd_req_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b00??_????",
            "8'b0111_000?"
          ]
        },
        "name": "smi_tx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "snp_rsp_",
            "str_rsp_",
            "dtr_rsp_tx_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1111_0010",
            "8'b1111_0111",
            "8'b1111_0100"
          ]
        },
        "name": "smi_tx1_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "dtr_req_tx_",
            "dtw_req_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1000_????",
            "8'b1001_????"
          ]
        },
        "name": "smi_tx2_"
      }
    ],
    "rx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "str_req_",
            "snp_req_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b0111_1010",
            "8'b010?_????"
          ]
        },
        "name": "smi_rx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "cmd_rsp_",
            "dtr_rsp_rx_",
            "dtw_rsp_",
            "upd_rsp_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0",
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1111_000?",
            "8'b1111_0100",
            "8'b1111_0011",
            "8'b1111_1000"
          ]
        },
        "name": "smi_rx1_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": [
            "dtr_req_rx_"
          ],
          "fPortId": [
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1000_????"
          ]
        },
        "name": "smi_rx2_"
      }
    ]
  },
  "MemoryGeneration": {
    "tagMem": {
      "Signals": [],
      "rtlPrefixString": "IOAIU_tagMem",
      "MemType": "SYNOPSYS"
    },
    "rpMem": {
      "Signals": [],
      "rtlPrefixString": "IOAIU_rpMem",
      "MemType": "SYNOPSYS"
    },
    "dataMem": {
      "Signals": [],
      "rtlPrefixString": "IOAIU_dataMem",
      "MemType": "SYNOPSYS"
    },
    "ottMem": {
      "Signals": [],
      "rtlPrefixString": "IOAIU_ottMem",
      "MemType": "SYNOPSYS"
    }
  },
  "interfaces": {
    "axiInt": {
      "params": {
        "wArId": 10,
        "wAwId": 10,
        "wAddr": 44,
        "wResp": 2,
        "wUser": 0,
        "wData": 256,
        "wAwUser": 0,
        "wWUser": 0,
        "wBUser": 0,
        "wArUser": 0,
        "wRUser": 0,
        "wLen": 8,
        "wSize": 3,
        "wLock": 1,
        "wQos": 0,
        "wRegion": 0,
        "wProt": 3,
        "wLoop": 0,
        "eTrace": 0,
        "eUnique": 0,
        "wCdData": 0,
        "wSnoop": 3,
        "eStash": 0,
        "eAc": 0,
        "eAtomic": 0,
        "eDomain": 1
      },
      "name": "acelite_slv_",
      "interface": "InterfaceAXI",
      "direction": "slave"
    },
    "clkInt": {
      "params": {
        "wTestEn": 0,
        "wClkEn": 0,
        "wEdgeEn": 0,
        "wPreEdgeEn": 0,
        "wRetRst": 0
      },
      "name": "clk_reg_clk_dom_clk_subdom_",
      "_SKIP_": false,
      "interface": "InterfaceCLK",
      "direction": "slave",
      "blkClkGateOn": false
    },
    "checkClkInt": {
      "params": {
        "wTestEn": 0,
        "wClkEn": 0,
        "wEdgeEn": 0,
        "wPreEdgeEn": 0,
        "wRetRst": 0
      },
      "name": "",
      "_SKIP_": true,
      "interface": "InterfaceCLK",
      "direction": "slave",
      "blkClkGateOn": false
    },
    "irqInt": {
      "name": "irq_",
      "interface": "InterfaceIRQ",
      "direction": "master"
    },
    "uIdInt": {
      "params": {
        "wFUnitId": 6,
        "wNUnitId": 5,
        "wRpn": 8,
        "wNrri": 4
      },
      "name": "uId_",
      "interface": "InterfaceUnitId",
      "direction": "slave"
    },
    "uSysDceIdInt": {
      "params": {
        "wFUnitIdV": [
          6,
          6,
          6,
          6,
          6,
          6,
          6,
          6
        ]
      },
      "name": "uSysIdInt_dce_",
      "interface": "InterfaceSysUnitId",
      "direction": "slave"
    },
    "uSysDmiIdInt": {
      "params": {
        "wFUnitIdV": [
          6,
          6,
          6,
          6,
          6
        ]
      },
      "name": "uSysIdInt_dmi_",
      "interface": "InterfaceSysUnitId",
      "direction": "slave"
    },
    "uSysDiiIdInt": {
      "params": {
        "wFUnitIdV": [
          6,
          6,
          6
        ]
      },
      "name": "uSysIdInt_dii_",
      "interface": "InterfaceSysUnitId",
      "direction": "slave"
    },
    "apbInt": {
      "params": {
        "wPsel": 1,
        "wAddr": 12,
        "wData": 32,
        "wProt": 0,
        "wStrb": 0,
        "wPSlverr": 1
      },
      "_SKIP_": false,
      "name": "apb_",
      "interface": "InterfaceAPB",
      "direction": "slave"
    },
    "bistInt": {
      "params": {},
      "_SKIP_": true,
      "name": "bist_",
      "interface": "InterfaceBIST",
      "direction": "slave"
    },
    "faultInt": {
      "params": {
        "wLateClk": 0
      },
      "name": "fault_",
      "_SKIP_": true,
      "interface": "InterfaceFault",
      "direction": "master"
    },
    "qInt": {
      "params": {
        "channelType": "Q",
        "wActive": 1
      },
      "_SKIP_": true,
      "name": "q_",
      "interface": "InterfacePQChannel",
      "direction": "slave"
    },
    "smiTxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 108,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx0_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 25,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx1_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 39,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 48,
          "wSmiDPresp": 0,
          "wSmiDPlast": 1,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 256,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 1
        },
        "name": "smi_tx2_",
        "interface": "InterfaceSMI",
        "direction": "master"
      }
    ],
    "smiRxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 108,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx0_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 25,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx1_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 39,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 48,
          "wSmiDPresp": 0,
          "wSmiDPlast": 1,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 256,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 1
        },
        "name": "smi_rx2_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      }
    ]
  },
  "nGPRA": 8,
  "QosInfo": {
    "qosMap": [],
    "qosCredits": [],
    "qosCreditsRsv": [],
    "qosEventThreshold": 0
  },
  "fnEnableQos": 0,
  "fnEnableTimeOutRef": 0,
  "timeOutThreshold": 0,
  "csr": {
    "addressWidth": 12,
    "width": 32,
    "spaceBlock": [
      {
        "baseAddress": 0,
        "registers": [
          {
            "name": "XAIUIDR",
            "description": "XAIU Identification Register",
            "csrDescription": "XAIU Identification Register",
            "addressOffset": 0,
            "fields": [
              {
                "name": "RPN",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "resetOverloadFn": "return primary.rpn",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "XAIU Register Page Number (within its NRR)",
                "scope": "All"
              },
              {
                "name": "NRRI",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "resetOverloadFn": "return primary.nrri",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Identifier of the Ncore 3 Register Region\nin which this unit resides",
                "scope": "All"
              },
              {
                "name": "NUnitId",
                "bitOffset": 12,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "resetOverloadFn": "return primary.nUnitId",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Ncore 3 Unit identifier. ",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 17,
                "bitWidth": 14,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Value of 1 validates this register. This bit\nis set to 1 if the unit is implemented.",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUFUIDR",
            "description": "XAIU Fabric Unit Identification Register",
            "csrDescription": "XAIU Fabric Unit Identification Register",
            "addressOffset": 4,
            "fields": [
              {
                "name": "FUnitId",
                "bitOffset": 0,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "resetOverloadFn": "return primary.fUnitId",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Fabric Unit Identifier of the unit"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 6,
                "bitWidth": 26,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR0",
            "description": "Engineering Debug Register 0",
            "csrDescription": "Credit on a per message type basis.",
            "addressOffset": 2560,
            "fields": [
              {
                "name": "MRC",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Command credit."
              },
              {
                "name": "MRU",
                "bitOffset": 8,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Update credit."
              },
              {
                "name": "MRR",
                "bitOffset": 16,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "DTR credit."
              },
              {
                "name": "MRW",
                "bitOffset": 24,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "DTW credit."
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR1",
            "description": "Engineering Debug Register 1",
            "csrDescription": "Hardware control debug register.",
            "addressOffset": 2564,
            "fields": [
              {
                "name": "cfg",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 8,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Hardware control."
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR2",
            "description": "Engineering Debug Register 2",
            "csrDescription": "OTT pools.",
            "addressOffset": 2568,
            "fields": [
              {
                "name": "WR",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "OTT Write pool."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "RD",
                "bitOffset": 16,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "OTT Read pool."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 24,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR3",
            "description": "Engineering Debug Register 3",
            "csrDescription": "Limit OTT/STT sizes.",
            "addressOffset": 2572,
            "fields": [
              {
                "name": "OTT",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "OTT limit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "STT",
                "bitOffset": 16,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "STT Limit."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 24,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR4",
            "description": "Engineering Debug Register 4",
            "csrDescription": "Limit Read/Write operations.",
            "addressOffset": 2576,
            "fields": [
              {
                "name": "WR",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "OTT Write limit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "RD",
                "bitOffset": 16,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "OTT Read Limit."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 24,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR5",
            "description": "Engineering Debug Register 5",
            "csrDescription": "Limit evictions.",
            "addressOffset": 2580,
            "fields": [
              {
                "name": "EV",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Limit evictions."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR6",
            "description": "Engineering Debug Register 6",
            "csrDescription": "Credit adjustment per target type basis: 0x1: Max 1. 0x2: Max 2. 0x3: Max 3. 0x5: Minus 1. 0x6: Minus 2. 0x7: Minus 3. 0x9: 1 read others writes. 0xa: Reserve 1 write. 0xb: No limit. 0xd: reserve 1 extra write, 0xe: reserve 2 extra writes, 0xf: reserve 3 extra writes, Others: no change",
            "addressOffset": 2584,
            "fields": [
              {
                "name": "DCE",
                "bitOffset": 0,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "DCE credit adjustment."
              },
              {
                "name": "DMI",
                "bitOffset": 4,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "DMI credit adjustment."
              },
              {
                "name": "DII",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "DII credit adjustment."
              },
              {
                "name": "QOS",
                "bitOffset": 12,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "QOS credit adjustment."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUEDR7",
            "description": "Engineering Debug Register 7",
            "csrDescription": "Specify period length for starvation detection",
            "addressOffset": 2588,
            "fields": [
              {
                "name": "EVENT",
                "bitOffset": 0,
                "bitWidth": 12,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Event counter period in granularity of 16."
              },
              {
                "name": "TIME",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "Engg",
                "description": "Timer period in granularity of 2K."
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUTAR",
            "description": "Transaction Activity Register",
            "csrDescription": "Transaction Activity Register",
            "addressOffset": 68,
            "fields": [
              {
                "name": "TransActv",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This bit is set when there is one or more active transactions inside the Unit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 31,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUEDR",
            "description": "XAIU Uncorrectable Error Detect Register",
            "csrDescription": "Unit Uncorrectable Error Detect Register",
            "addressOffset": 256,
            "fields": [
              {
                "name": "ProtErrDetEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "AXI downstream protocol error detect enable: When set, errors will be detected from the downstream AXI interface.",
                "scope": "All"
              },
              {
                "name": "TransErrDetEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport error detect enable: When set, errors will be detected from the Concerto Transport."
              },
              {
                "name": "MemErrDetEn",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Memory protection error detection enable: When set,errors will be detected from any RAM memory arrays."
              },
              {
                "name": "DecErrDetEn",
                "bitOffset": 3,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "DII error detection enable: When set,errors will be detected for cache accesses to DII."
              },
              {
                "name": "TimeoutErrDetEn",
                "bitOffset": 4,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Timeout protection error detection enable: When set, timeout errors will be detected."
              },
              {
                "name": "SoftwareProgConfigErrEn",
                "bitOffset": 5,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Software Programming or Configuration Error Enable. When set to 1, this bit enables the detection and logging of Software Programming or Configuration Error."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 6,
                "bitWidth": 26,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUEIR",
            "description": "Unit Uncorrectable Error Interrupt Register",
            "csrDescription": "Unit Uncorrectable Error Interrupt Register",
            "addressOffset": 260,
            "fields": [
              {
                "name": "ProtErrIntEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Downstream AXI uncorrectable error interrupt enable.",
                "scope": "All"
              },
              {
                "name": "TransErrIntEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport uncorrectable error interrupt enable."
              },
              {
                "name": "MemErrIntEn",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "RAM memory uncorrectable error interrupt enable."
              },
              {
                "name": "DecErrIntEn",
                "bitOffset": 3,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "DII access error interrupt enable."
              },
              {
                "name": "TimeoutErrIntEn",
                "bitOffset": 4,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Timeout uncorrectable error interrupt enable."
              },
              {
                "name": "SoftwareProgConfigErrIntEn",
                "bitOffset": 5,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Software Programming or Configuration Error Enable. When set to 1, this bit enables the detection and logging of Software Programming or Configuration Error."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 6,
                "bitWidth": 26,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUESR",
            "description": "XAIU Uncorrectable Error Status Register",
            "csrDescription": "XAIU Uncorrectable Error Status Register",
            "addressOffset": 264,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the logged error type"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates additional information about logged error"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUELR0",
            "description": "XAIU Uncorrectable Error Location Registers 0",
            "csrDescription": "XAIU Uncorrectable Error Location Registers 0",
            "addressOffset": 268,
            "fields": [
              {
                "name": "ErrEntry",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the entry or the set in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word in which the logged error was detected",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUELR1",
            "description": "XAIU Uncorrectable Error Location Registers 1",
            "csrDescription": "XAIU Uncorrectable Error Location Registers 1",
            "addressOffset": 272,
            "fields": [
              {
                "name": "ErrAddr",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 20,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUUESAR",
            "description": "XAIU Uncorrectable Error Status Alias Register",
            "csrDescription": "XAIU Uncorrectable Error Status Alias Register",
            "addressOffset": 276,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrVld",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error valid filed of xUESR",
                "bitWidth": 1
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrType",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error type field of xUESR ",
                "bitWidth": 5
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrInfo",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting errro info field of xUESR",
                "bitWidth": 16
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCECR",
            "description": "XAIU Correctable Error Control Register",
            "csrDescription": "XAIU Correctable Error Control Register",
            "addressOffset": 320,
            "fields": [
              {
                "name": "ErrDetEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, then correctable error detection and logging is enabled; otherwise, correctable error detection and logging is disabled."
              },
              {
                "name": "ErrIntEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, the Correctable Error Interrupt output signal is asserted when the number of correctable errors corrected equals the value in ErrThreshold field; otherwise, the correctable error interrupt signal is never asserted."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 2,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrThreshold",
                "bitOffset": 4,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field determines the number of correctable errors that must be corrected before the Correctable Error Interrupt output signal is asserted."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCESR",
            "description": "XAIU Correctable Error Status Register",
            "csrDescription": "XAIU Correctable Error Status Register",
            "addressOffset": 324,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
              },
              {
                "name": "ErrCountOverflow",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This bit indicates that the number of correctable errors detected by the unit overflowed the Correctable Error Count field"
              },
              {
                "name": "ErrCount",
                "bitOffset": 2,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the number of correctable errors detected by the unit. The field stops incrementing if the Correctable Error Count Overflow bit is set"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 10,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 11,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the logged error type"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates additional information about logged error"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCELR0",
            "description": "XAIU Correctable Error Location Registers 0",
            "csrDescription": "XAIU Correctable Error Location Registers 0",
            "addressOffset": 328,
            "fields": [
              {
                "name": "ErrEntry",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the entry or the set in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word in which the logged error was detected",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCELR1",
            "description": "XAIU Correctable Error Location Registers 1",
            "csrDescription": "XAIU Correctable Error Location Registers 1",
            "addressOffset": 332,
            "fields": [
              {
                "name": "ErrAddr",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 20,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCESAR",
            "description": "XAIU Correctable Error Status Alias Register",
            "csrDescription": "XAIU Correctable Error Status Alias Register",
            "addressOffset": 336,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrVld",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error valid filed of xCESR",
                "bitWidth": 1
              },
              {
                "name": "ErrCountOverflow",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrCountOverflow",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for ssetting Error Count Overflow field of xCESR"
              },
              {
                "name": "ErrCount",
                "bitOffset": 2,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrCount",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias field for setting error Count field of xCESR"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 10,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 11,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrType",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error type field of xCESR ",
                "bitWidth": 5
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrInfo",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting errro info field of xCESR",
                "bitWidth": 16
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUCRTR",
            "description": "XAIU Correctable Resiliency Threshold Register",
            "csrDescription": "XAIU Correctable Resiliency Threshold Register",
            "addressOffset": 380,
            "fields": [
              {
                "name": "ResThreshold",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Threshold for the uncorrectable error indication to the functional safety controller."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUTOCR",
            "description": "XAIU Timeout Control Register",
            "csrDescription": "XAIU Timeout Control Register",
            "addressOffset": 400,
            "fields": [
              {
                "name": "TimeOutThreshold",
                "bitOffset": 0,
                "bitWidth": 31,
                "access": "RW",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Time out threshold value; counts in increments of 4K cycles.",
                "reset": 0,
                "scope": "All"
              },
              {
                "name": "TimeOutRefEn",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Set to use reference singal input instead of counting every 4K cycle",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUQOSCR",
            "description": "XAIU QoS Control Register ",
            "csrDescription": "XAIU QoS Control Register ",
            "addressOffset": 512,
            "fields": [
              {
                "name": "EventThreshold",
                "bitOffset": 0,
                "bitWidth": 12,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Event threshold value counts every 16 events (command issues) if value is 0 event count is disabled (event starvation disabled).",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUQOSSR",
            "description": "XAIU QoS Status Register ",
            "csrDescription": "XAIU QoS Status Register ",
            "addressOffset": 516,
            "fields": [
              {
                "name": "EventStatus",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "0: Normal Mode \n1: Starvation Mode ",
                "scope": "Engg",
                "link": ""
              },
              {
                "name": "EventStatusCountOverflow",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Event count overflow bit, this bit is set once the counter overflows",
                "scope": "Engg",
                "link": ""
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 2,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "bitOffset": 4,
                "name": "EventStatusCount",
                "bitWidth": 16,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Counts number of times event threshold was hit",
                "scope": "Engg",
                "link": ""
              },
              {
                "name": "Rsvd2",
                "bitOffset": 20,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR0",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1024,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR1",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1040,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR2",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1056,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR3",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1072,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR4",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1088,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR5",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1104,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR6",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1120,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRAR7",
            "description": "General Purpose Region Attribute Register",
            "csrDescription": "General Purpose Region Attribute Register",
            "addressOffset": 1136,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: System Memory, 1:Peripheral Storage"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR0",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1028,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR1",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1044,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR2",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1060,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR3",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1076,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR4",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1092,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR5",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1108,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR6",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1124,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBLR7",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1140,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR0",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1032,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR1",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1048,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR2",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1064,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR3",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1080,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR4",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1096,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR5",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1112,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR6",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1128,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUGPRBHR7",
            "description": "General Purpose Region Base Address Register",
            "csrDescription": "General Purpose Region Base Address Register",
            "addressOffset": 1144,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUBRAR",
            "description": "Boot Region Attribute Register",
            "csrDescription": "Boot Region Attribute Register",
            "addressOffset": 928,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUI",
                "bitOffset": 9,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home unit identifier of the access"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Size",
                "bitOffset": 20,
                "bitWidth": 5,
                "access": "RW",
                "hardware": "RO",
                "reset": 12,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates a binary number from 0 to 31 from which the reqion's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes"
              },
              {
                "name": "Rsvd3",
                "bitOffset": 25,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "HUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the Home Unit Type- 0: DMI, 1:DII"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates if the region is vcalid - 0: Invalid mapping, 1:Valid region mapping"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUBRBLR",
            "description": "Boot Region Base High Register",
            "csrDescription": "Boot Region Base High Register",
            "addressOffset": 932,
            "fields": [
              {
                "name": "AddrLow",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Lower order bits 43:12 of the base address of the region"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUBRBHR",
            "description": "Boot Region Base High Register",
            "csrDescription": "Boot Region Base High Register",
            "addressOffset": 936,
            "fields": [
              {
                "name": "AddrHigh",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Higher order bits 51:44 of the base address of the region"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUNRSBAR",
            "description": "NRS Base Address Register",
            "csrDescription": "NRS Base Address Register",
            "addressOffset": 896,
            "fields": [
              {
                "name": "NRSBA",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RO",
                "hardware": "RW",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "NRSBA",
                "scope": "All",
                "reset": 128
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUNRSBHR",
            "description": "NRSBHR is used to stage the writing of the Base address of the NRS",
            "csrDescription": "NRS Base Address Hold Register",
            "addressOffset": 900,
            "fields": [
              {
                "name": "NRSBA",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "NRSBA field indicates bits[51:20] of the Base address of the Ncore Register Space"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUNRSBLR",
            "description": "NRSBLR is used to load the NRSBAR from NRSBHR",
            "csrDescription": "NRS Base Address Load Register",
            "addressOffset": 904,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "NRSDIIId",
                "bitOffset": 4,
                "bitWidth": 10,
                "access": "RO",
                "hardware": "RO",
                "reset": 2,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field is set to NUId of the DII to which the Ncore is connected"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 14,
                "bitWidth": 17,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "BALoaded",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field is set when NRSBHR is stored into and reset when this register is read "
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUAMIGR",
            "description": "Active Memory Interleave Group Register",
            "csrDescription": "Active Memory Interleave Group Register",
            "addressOffset": 960,
            "fields": [
              {
                "name": "Valid",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "NRSBA"
              },
              {
                "name": "AMIGS",
                "bitOffset": 1,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "NRSBA"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 5,
                "bitWidth": 27,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUMIFSR",
            "description": "Memory Interleave Function Select Register",
            "csrDescription": "Memory Interleave Function Select Register",
            "addressOffset": 964,
            "fields": [
              {
                "name": "Rsvd1",
                "bitOffset": 0,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "MIG2AIFId",
                "bitOffset": 6,
                "bitWidth": 3,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "MIG2AIFId"
              },
              {
                "name": "MIG3AIFId",
                "bitOffset": 9,
                "bitWidth": 3,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "MIG3AIFId"
              },
              {
                "name": "MIG4AIFId",
                "bitOffset": 12,
                "bitWidth": 3,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "MIG4AIFId"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 15,
                "bitWidth": 17,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUENGIDR",
            "description": "XAIU Engineering ID Register ",
            "csrDescription": "XAIU Engineering ID Register ",
            "addressOffset": 4084,
            "fields": [
              {
                "name": "EngVerId",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Engineering Version Identifier",
                "scope": "All",
                "reset": 0
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "XAIUINFOR",
            "description": "XAIU Information Register ",
            "csrDescription": "XAIU Information Register ",
            "addressOffset": 4092,
            "fields": [
              {
                "name": "ImplVer",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Implementation Version",
                "scope": "All",
                "reset": 0
              },
              {
                "name": "UT",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Unit Type",
                "scope": "All",
                "reset": 1
              },
              {
                "name": "Rsvd1",
                "bitOffset": 12,
                "bitWidth": 19,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Implemented",
                "scope": "All",
                "reset": 1
              }
            ],
            "specialImplementation": false
          }
        ]
      }
    ]
  }
}
