Timing Analyzer report for CYC10-project
Mon Aug 14 13:50:09 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; CYC10-project                                       ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  17.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.166  ; 240.04 MHz ; 0.000 ; 2.083  ; 50.00      ; 5         ; 24          ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[0] } ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                    ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 56.66 MHz ; 56.66 MHz       ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.87 MHz ; 63.87 MHz       ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -8.887 ; -398.464      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 67.675 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.456  ; 0.000         ;
; clk                                               ; 9.876  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.337 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.887 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.953     ;
; -8.699 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.765     ;
; -8.675 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.741     ;
; -8.638 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.714     ;
; -8.636 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.712     ;
; -8.557 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.623     ;
; -8.555 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.621     ;
; -8.553 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.619     ;
; -8.533 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.599     ;
; -8.421 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.497     ;
; -8.381 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.447     ;
; -8.379 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.445     ;
; -8.338 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.404     ;
; -8.305 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.381     ;
; -8.269 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.335     ;
; -8.267 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.333     ;
; -8.212 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.278     ;
; -8.199 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.265     ;
; -8.193 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.259     ;
; -8.156 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.222     ;
; -8.150 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.216     ;
; -8.138 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.204     ;
; -8.129 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 12.199     ;
; -8.126 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.192     ;
; -8.089 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.165     ;
; -8.087 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 12.163     ;
; -8.048 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.114     ;
; -8.044 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.110     ;
; -8.015 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 12.085     ;
; -8.008 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.074     ;
; -8.006 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.072     ;
; -8.004 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.070     ;
; -7.984 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.050     ;
; -7.983 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 12.049     ;
; -7.928 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.994     ;
; -7.893 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.959     ;
; -7.891 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.957     ;
; -7.872 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.948     ;
; -7.856 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.922     ;
; -7.854 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.920     ;
; -7.806 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.872     ;
; -7.804 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.870     ;
; -7.756 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.832     ;
; -7.736 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.802     ;
; -7.730 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.796     ;
; -7.668 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.734     ;
; -7.668 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.734     ;
; -7.663 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.729     ;
; -7.644 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.710     ;
; -7.641 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 11.711     ;
; -7.607 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.683     ;
; -7.605 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.681     ;
; -7.589 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.655     ;
; -7.589 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.651     ;
; -7.585 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.651     ;
; -7.558 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 11.621     ;
; -7.556 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.622     ;
; -7.527 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 11.597     ;
; -7.526 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.592     ;
; -7.524 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.590     ;
; -7.522 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.588     ;
; -7.520 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.586     ;
; -7.502 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.568     ;
; -7.471 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.533     ;
; -7.465 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.531     ;
; -7.411 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.477     ;
; -7.409 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.475     ;
; -7.405 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.467     ;
; -7.391 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.457     ;
; -7.390 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.466     ;
; -7.338 ; tdc_decode:tdc_decode|tdc_input_buf_reg[110] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.400     ;
; -7.324 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.390     ;
; -7.322 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.388     ;
; -7.292 ; tdc_decode:tdc_decode|tdc_input_buf_reg[96]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.354     ;
; -7.281 ; tdc_decode:tdc_decode|tdc_input_buf_reg[108] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.343     ;
; -7.274 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.350     ;
; -7.268 ; tdc_decode:tdc_decode|tdc_input_buf_reg[100] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.330     ;
; -7.265 ; tdc_decode:tdc_decode|tdc_input_buf_reg[101] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.327     ;
; -7.263 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.325     ;
; -7.254 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.320     ;
; -7.248 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.314     ;
; -7.247 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.309     ;
; -7.242 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.308     ;
; -7.209 ; tdc_decode:tdc_decode|tdc_input_buf_reg[106] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.271     ;
; -7.186 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.252     ;
; -7.181 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.247     ;
; -7.179 ; tdc_decode:tdc_decode|tdc_input_buf_reg[105] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.241     ;
; -7.162 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 11.232     ;
; -7.159 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 11.229     ;
; -7.142 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 11.205     ;
; -7.107 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.173     ;
; -7.103 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.169     ;
; -7.091 ; tdc_decode:tdc_decode|tdc_input_buf_reg[118] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.103     ; 11.152     ;
; -7.085 ; tdc_decode:tdc_decode|tdc_input_buf_reg[116] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.103     ; 11.146     ;
; -7.074 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.140     ;
; -7.068 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.130     ;
; -7.063 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.125     ;
; -7.054 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.098     ; 11.120     ;
; -7.045 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.094     ; 11.115     ;
; -7.045 ; tdc_decode:tdc_decode|tdc_input_buf_reg[97]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 11.107     ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 67.675 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[26][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.089     ; 15.567     ;
; 67.699 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[0][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 15.541     ;
; 67.851 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 15.395     ;
; 67.852 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 15.394     ;
; 67.864 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[15][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.089     ; 15.378     ;
; 67.868 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[23][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.089     ; 15.374     ;
; 67.876 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 15.370     ;
; 67.877 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 15.369     ;
; 68.029 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 15.233     ;
; 68.107 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 15.154     ;
; 68.219 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[14][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 15.030     ;
; 68.219 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 15.030     ;
; 68.222 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 15.027     ;
; 68.222 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 15.027     ;
; 68.257 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.988     ;
; 68.371 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[20][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 14.869     ;
; 68.371 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[21][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 14.869     ;
; 68.398 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[6][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.853     ;
; 68.436 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.810     ;
; 68.437 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.809     ;
; 68.452 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.794     ;
; 68.461 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[16][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 14.788     ;
; 68.462 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 14.787     ;
; 68.507 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[19][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 14.750     ;
; 68.508 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[18][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 14.749     ;
; 68.514 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[25][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.740     ;
; 68.515 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 14.741     ;
; 68.515 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 14.741     ;
; 68.515 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.739     ;
; 68.520 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[0][13]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 14.730     ;
; 68.520 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[11][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.084     ; 14.727     ;
; 68.528 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[10][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 14.725     ;
; 68.546 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.700     ;
; 68.547 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[13][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.094     ; 14.690     ;
; 68.549 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.697     ;
; 68.550 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.094     ; 14.687     ;
; 68.559 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.686     ;
; 68.559 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.686     ;
; 68.567 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.688     ;
; 68.568 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.687     ;
; 68.571 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.680     ;
; 68.576 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.679     ;
; 68.577 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[4][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.678     ;
; 68.596 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[2][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.655     ;
; 68.596 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[1][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.655     ;
; 68.608 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.647     ;
; 68.609 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 14.646     ;
; 68.616 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.629     ;
; 68.616 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.629     ;
; 68.621 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 14.638     ;
; 68.638 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[11][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.084     ; 14.609     ;
; 68.639 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[7][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.084     ; 14.608     ;
; 68.641 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[25][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.610     ;
; 68.654 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.094     ; 14.583     ;
; 68.655 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.093     ; 14.583     ;
; 68.656 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[25][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.093     ; 14.582     ;
; 68.660 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[10][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 14.600     ;
; 68.662 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.592     ;
; 68.662 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[9][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 14.598     ;
; 68.663 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.591     ;
; 68.663 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[6][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.583     ;
; 68.667 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 14.585     ;
; 68.672 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[15][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 14.588     ;
; 68.674 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[1][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 14.576     ;
; 68.674 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[2][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 14.576     ;
; 68.674 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 14.578     ;
; 68.676 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[11][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 14.584     ;
; 68.679 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[30][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 14.571     ;
; 68.681 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[29][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 14.569     ;
; 68.690 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[28][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.564     ;
; 68.694 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[22][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 14.549     ;
; 68.695 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[12][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.559     ;
; 68.699 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 14.559     ;
; 68.701 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 14.548     ;
; 68.706 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.540     ;
; 68.707 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[6][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.539     ;
; 68.708 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.538     ;
; 68.709 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[30][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.542     ;
; 68.712 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[17][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.539     ;
; 68.714 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[13][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 14.542     ;
; 68.718 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[14][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 14.538     ;
; 68.723 ; simon:gen_code_label[4].simon_inst|current_counter[3] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.522     ;
; 68.723 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[0][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 14.517     ;
; 68.725 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[20][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.529     ;
; 68.726 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[10][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 14.534     ;
; 68.727 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[6][13]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 14.531     ;
; 68.727 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[21][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 14.527     ;
; 68.740 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[16][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 14.503     ;
; 68.741 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[21][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.505     ;
; 68.750 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[15][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 14.509     ;
; 68.750 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.495     ;
; 68.754 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 14.491     ;
; 68.769 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[22][10] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.093     ; 14.469     ;
; 68.769 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[27][10] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.093     ; 14.469     ;
; 68.781 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[31][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.470     ;
; 68.784 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 14.467     ;
; 68.785 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.461     ;
; 68.785 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.085     ; 14.461     ;
; 68.802 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[21][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 14.450     ;
; 68.803 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[30][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 14.446     ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.316 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.339      ;
; 0.320 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.343      ;
; 0.405 ; counter2[0]                                             ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.678      ;
; 0.418 ; SEN_FSM.SEN_WAIT                                        ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; SEN_FSM.SEN_CAPTURE                                     ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.444 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.467      ;
; 0.448 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.471      ;
; 0.572 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.595      ;
; 0.576 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.599      ;
; 0.622 ; addr2[5]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.277      ;
; 0.626 ; addr2[9]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.281      ;
; 0.633 ; addr2[0]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.288      ;
; 0.648 ; counter2[4]                                             ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.904      ;
; 0.649 ; counter2[13]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[12]                                            ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[20]                                            ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[14]                                            ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.650 ; counter2[11]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[10]                                            ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[9]                                             ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[8]                                             ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[3]                                             ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[18]                                            ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[17]                                            ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[2]                                             ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[16]                                            ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[6]                                             ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.651 ; counter2[24]                                            ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[22]                                            ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[19]                                            ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.652 ; counter2[15]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.908      ;
; 0.653 ; counter2[5]                                             ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.653 ; counter2[7]                                             ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.654 ; counter2[23]                                            ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.654 ; counter2[21]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.665 ; counter2[1]                                             ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.921      ;
; 0.671 ; addr2[3]                                                ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; addr2[13]                                               ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[5]                                                ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[11]                                               ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[1]                                                ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; addr2[15]                                               ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; counter2[26]                                            ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[9]                                                ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[7]                                                ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[6]                                                ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; counter2[25]                                            ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; counter2[27]                                            ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; addr2[2]                                                ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; addr2[14]                                               ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[12]                                               ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[10]                                               ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[8]                                                ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[4]                                                ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.681 ; SEN_FSM.SEN_WRAP_UP                                     ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.937      ;
; 0.699 ; addr2[0]                                                ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.700 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.723      ;
; 0.704 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.727      ;
; 0.706 ; delay[3]                                                ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.068      ;
; 0.708 ; delay[4]                                                ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.070      ;
; 0.709 ; delay[6]                                                ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.071      ;
; 0.712 ; delay[7]                                                ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.074      ;
; 0.736 ; outReg[0]                                               ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.992      ;
; 0.751 ; delay[5]                                                ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.113      ;
; 0.754 ; delay[1]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.116      ;
; 0.759 ; outReg[16]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.015      ;
; 0.760 ; delay[2]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.122      ;
; 0.828 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.851      ;
; 0.832 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.855      ;
; 0.852 ; outReg[17]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.108      ;
; 0.858 ; outReg[15]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.111      ;
; 0.866 ; outReg[19]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.122      ;
; 0.867 ; addr2[15]                                               ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.875 ; delay[0]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.237      ;
; 0.879 ; delay[0]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.169      ; 1.241      ;
; 0.908 ; simon:gen_code_label[0].simon_inst|current_state.s_done ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.532      ; 1.670      ;
; 0.923 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[18]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.258      ; 5.367      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.940 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.195      ;
; 0.956 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[11]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.979      ;
; 0.960 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[12]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.837      ; 4.983      ;
; 0.967 ; counter2[4]                                             ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.223      ;
; 0.968 ; counter2[12]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.224      ;
; 0.968 ; counter2[20]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.224      ;
; 0.968 ; counter2[14]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.224      ;
; 0.969 ; counter2[10]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.225      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.417 ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; Resetn                                                  ; Resetn                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; MAIN_FSM.MAIN_SEN_WAIT                                  ; MAIN_FSM.MAIN_SEN_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; MAIN_FSM.MAIN_KEY_WAIT                                  ; MAIN_FSM.MAIN_KEY_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Bit_Index[0]                           ; uart_rx:uartRX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Bit_Index[2]                           ; uart_rx:uartRX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; MAIN_FSM.MAIN_CT_WAIT                                   ; MAIN_FSM.MAIN_CT_WAIT                                   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Bit_Index[1]                           ; uart_rx:uartRX|r_Bit_Index[1]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; TXdata[7]                                               ; TXdata[7]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[7]                             ; uart_rx:uartRX|r_Rx_Byte[7]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; uart_rx:uartRX|r_Rx_Byte[6]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; uart_rx:uartRX|r_Rx_Byte[5]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_SM_Main.000                            ; uart_rx:uartRX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_DV                                  ; uart_rx:uartRX|r_Rx_DV                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; uart_rx:uartRX|r_Rx_Byte[4]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; uart_rx:uartRX|r_Rx_Byte[3]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; uart_rx:uartRX|r_Rx_Byte[2]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; uart_rx:uartRX|r_Rx_Byte[1]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_Rx_Byte[0]                             ; uart_rx:uartRX|r_Rx_Byte[0]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_Bit_Index[0]                           ; uart_tx:uartTX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; counter1[0]                                             ; counter1[0]                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; Drdy                                                    ; Drdy                                                    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_Bit_Index[2]                           ; uart_tx:uartTX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.441 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; delay[6]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; delay[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.698      ;
; 0.442 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; delay[5]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.699      ;
; 0.461 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.717      ;
; 0.464 ; simon:gen_code_label[2].simon_inst|x[20]                ; simon:gen_code_label[2].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.720      ;
; 0.464 ; simon:gen_code_label[4].simon_inst|x[26]                ; simon:gen_code_label[4].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.721      ;
; 0.466 ; simon:gen_code_label[1].simon_inst|x[20]                ; simon:gen_code_label[1].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.723      ;
; 0.466 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_Tx_Done                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.722      ;
; 0.467 ; simon:gen_code_label[3].simon_inst|x[18]                ; simon:gen_code_label[3].simon_inst|x[2]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.469 ; simon:gen_code_label[1].simon_inst|x[29]                ; simon:gen_code_label[1].simon_inst|x[13]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.726      ;
; 0.469 ; simon:gen_code_label[0].simon_inst|x[31]                ; simon:gen_code_label[0].simon_inst|x[15]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.726      ;
; 0.470 ; simon:gen_code_label[0].simon_inst|x[27]                ; simon:gen_code_label[0].simon_inst|x[11]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.726      ;
; 0.471 ; simon:gen_code_label[4].simon_inst|x[24]                ; simon:gen_code_label[4].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.727      ;
; 0.472 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.728      ;
; 0.472 ; simon:gen_code_label[0].simon_inst|x[26]                ; simon:gen_code_label[0].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.728      ;
; 0.472 ; simon:gen_code_label[4].simon_inst|x[16]                ; simon:gen_code_label[4].simon_inst|x[0]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.728      ;
; 0.473 ; simon:gen_code_label[1].simon_inst|x[23]                ; simon:gen_code_label[1].simon_inst|x[7]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.730      ;
; 0.474 ; simon:gen_code_label[2].simon_inst|x[30]                ; simon:gen_code_label[2].simon_inst|x[14]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.729      ;
; 0.479 ; simon:gen_code_label[1].simon_inst|x[17]                ; simon:gen_code_label[1].simon_inst|x[1]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.482 ; simon:gen_code_label[1].simon_inst|x[22]                ; simon:gen_code_label[1].simon_inst|x[6]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.556 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; delay[3]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.813      ;
; 0.558 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; delay[1]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.815      ;
; 0.559 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; delay[2]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.816      ;
; 0.572 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.591 ; simon:gen_code_label[0].simon_inst|x[17]                ; simon:gen_code_label[0].simon_inst|ciphertext[1]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.847      ;
; 0.591 ; simon:gen_code_label[3].simon_inst|x[24]                ; simon:gen_code_label[3].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.593 ; simon:gen_code_label[0].simon_inst|x[23]                ; simon:gen_code_label[0].simon_inst|ciphertext[7]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.850      ;
; 0.597 ; MAIN_FSM.MAIN_SEN_WAIT                                  ; MAIN_FSM.MAIN_SEN_WAIT1                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.854      ;
; 0.598 ; simon:gen_code_label[0].simon_inst|x[25]                ; simon:gen_code_label[0].simon_inst|x[9]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.855      ;
; 0.599 ; simon:gen_code_label[1].simon_inst|x[26]                ; simon:gen_code_label[1].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.856      ;
; 0.599 ; simon:gen_code_label[1].simon_inst|x[28]                ; simon:gen_code_label[1].simon_inst|x[12]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.856      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 161.696 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                    ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 70.62 MHz ; 70.62 MHz       ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 71.94 MHz ; 71.94 MHz       ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -7.106 ; -277.235      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 69.432 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.262 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.343 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.517  ; 0.000         ;
; clk                                               ; 9.883  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.342 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.106 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.184     ;
; -6.962 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.040     ;
; -6.951 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 11.029     ;
; -6.891 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.980     ;
; -6.890 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.979     ;
; -6.859 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.937     ;
; -6.840 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.918     ;
; -6.840 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.918     ;
; -6.805 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.883     ;
; -6.756 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.834     ;
; -6.721 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.810     ;
; -6.706 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.785     ;
; -6.702 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.781     ;
; -6.618 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.707     ;
; -6.612 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.690     ;
; -6.601 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.679     ;
; -6.578 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.656     ;
; -6.575 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.653     ;
; -6.558 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.636     ;
; -6.541 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.630     ;
; -6.540 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.629     ;
; -6.527 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.606     ;
; -6.509 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.587     ;
; -6.502 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 10.583     ;
; -6.490 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.568     ;
; -6.490 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.568     ;
; -6.485 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.563     ;
; -6.484 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.562     ;
; -6.455 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.533     ;
; -6.452 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.530     ;
; -6.426 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.505     ;
; -6.404 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.482     ;
; -6.403 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.482     ;
; -6.400 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 10.481     ;
; -6.399 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.478     ;
; -6.371 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.460     ;
; -6.347 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.425     ;
; -6.295 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.373     ;
; -6.294 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.372     ;
; -6.275 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.353     ;
; -6.272 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.350     ;
; -6.268 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.357     ;
; -6.224 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.303     ;
; -6.212 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.290     ;
; -6.208 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.286     ;
; -6.199 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 10.280     ;
; -6.182 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.260     ;
; -6.181 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.259     ;
; -6.151 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.229     ;
; -6.140 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.218     ;
; -6.123 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.202     ;
; -6.102 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.180     ;
; -6.101 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.179     ;
; -6.097 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 10.178     ;
; -6.080 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.169     ;
; -6.079 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 10.168     ;
; -6.048 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.126     ;
; -6.044 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.122     ;
; -6.029 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.107     ;
; -6.029 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.107     ;
; -5.994 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.072     ;
; -5.991 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 10.069     ;
; -5.942 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.021     ;
; -5.938 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 10.017     ;
; -5.932 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 10.006     ;
; -5.910 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 9.999      ;
; -5.909 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.987      ;
; -5.902 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.091     ; 9.977      ;
; -5.825 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.093     ; 9.898      ;
; -5.814 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.892      ;
; -5.811 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.889      ;
; -5.807 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 9.896      ;
; -5.804 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.882      ;
; -5.763 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 9.842      ;
; -5.752 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.826      ;
; -5.749 ; tdc_decode:tdc_decode|tdc_input_buf_reg[110] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.823      ;
; -5.747 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.825      ;
; -5.738 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 9.819      ;
; -5.727 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.801      ;
; -5.721 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.799      ;
; -5.720 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.798      ;
; -5.681 ; tdc_decode:tdc_decode|tdc_input_buf_reg[108] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.755      ;
; -5.662 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.087     ; 9.741      ;
; -5.660 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.738      ;
; -5.649 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.727      ;
; -5.641 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.719      ;
; -5.640 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.718      ;
; -5.637 ; tdc_decode:tdc_decode|tdc_input_buf_reg[100] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.711      ;
; -5.636 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 9.717      ;
; -5.636 ; tdc_decode:tdc_decode|tdc_input_buf_reg[96]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.710      ;
; -5.635 ; tdc_decode:tdc_decode|tdc_input_buf_reg[101] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.709      ;
; -5.614 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.688      ;
; -5.614 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 9.695      ;
; -5.591 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.091     ; 9.666      ;
; -5.589 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 9.678      ;
; -5.588 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 9.677      ;
; -5.583 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.661      ;
; -5.577 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.085     ; 9.658      ;
; -5.559 ; tdc_decode:tdc_decode|tdc_input_buf_reg[106] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 9.633      ;
; -5.557 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.088     ; 9.635      ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 69.432 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[26][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.828     ;
; 69.480 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 13.792     ;
; 69.507 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[0][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 13.750     ;
; 69.519 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 13.752     ;
; 69.618 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.646     ;
; 69.619 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.645     ;
; 69.624 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[15][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.636     ;
; 69.627 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[23][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.633     ;
; 69.633 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.629     ;
; 69.634 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.628     ;
; 69.776 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[6][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.483     ;
; 69.835 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 13.422     ;
; 69.839 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[0][13]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 13.418     ;
; 69.915 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[11][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 13.339     ;
; 69.933 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.067     ; 13.333     ;
; 69.934 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.067     ; 13.332     ;
; 69.938 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[10][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.324     ;
; 69.941 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[19][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.324     ;
; 69.941 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[18][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.324     ;
; 69.945 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[14][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.320     ;
; 69.945 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.320     ;
; 69.948 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.317     ;
; 69.949 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[25][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.314     ;
; 69.949 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.316     ;
; 69.950 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.313     ;
; 69.963 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.296     ;
; 69.972 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.293     ;
; 69.973 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.292     ;
; 69.977 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.288     ;
; 69.978 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.287     ;
; 69.985 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[2][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.275     ;
; 69.985 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[1][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.275     ;
; 69.985 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[20][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 13.267     ;
; 69.985 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[21][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 13.267     ;
; 70.003 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[11][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 13.251     ;
; 70.004 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[7][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 13.250     ;
; 70.006 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[25][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.253     ;
; 70.016 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.248     ;
; 70.016 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.245     ;
; 70.017 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.247     ;
; 70.018 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[13][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 13.234     ;
; 70.020 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 13.250     ;
; 70.022 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 13.230     ;
; 70.022 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.239     ;
; 70.024 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[2][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.235     ;
; 70.024 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[1][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.235     ;
; 70.029 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.233     ;
; 70.033 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.229     ;
; 70.058 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[15][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 13.213     ;
; 70.059 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.064     ; 13.210     ;
; 70.091 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[11][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 13.179     ;
; 70.097 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[15][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 13.173     ;
; 70.104 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.159     ;
; 70.105 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.158     ;
; 70.114 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.149     ;
; 70.115 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.149     ;
; 70.116 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[4][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.148     ;
; 70.123 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[20][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.142     ;
; 70.126 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[21][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.139     ;
; 70.129 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[6][13]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.064     ; 13.140     ;
; 70.134 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[10][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 13.136     ;
; 70.152 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[21][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.109     ;
; 70.178 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[28][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.082     ;
; 70.178 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[16][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.087     ;
; 70.179 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[20][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 13.081     ;
; 70.179 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.086     ;
; 70.188 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[18][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 13.085     ;
; 70.196 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[30][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 13.060     ;
; 70.197 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[29][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 13.059     ;
; 70.198 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.067     ;
; 70.204 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[30][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.061     ;
; 70.206 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[29][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 13.059     ;
; 70.206 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[13][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.058     ;
; 70.207 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 13.057     ;
; 70.210 ; simon:gen_code_label[4].simon_inst|current_counter[3] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 13.047     ;
; 70.212 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[2][4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.047     ;
; 70.213 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[1][4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.046     ;
; 70.224 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[3][15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 13.047     ;
; 70.225 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[19][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 13.046     ;
; 70.228 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.033     ;
; 70.228 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.033     ;
; 70.239 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[26][5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.020     ;
; 70.241 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[27][5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.018     ;
; 70.244 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.019     ;
; 70.245 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 13.018     ;
; 70.247 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.014     ;
; 70.248 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 13.013     ;
; 70.250 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[5][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.012     ;
; 70.251 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[6][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 13.011     ;
; 70.262 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[10][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 13.010     ;
; 70.263 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[9][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 13.009     ;
; 70.268 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[23][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.065     ; 13.000     ;
; 70.269 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[7][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.065     ; 12.999     ;
; 70.273 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[26][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.983     ;
; 70.283 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 12.974     ;
; 70.284 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[20][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.978     ;
; 70.284 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[22][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.972     ;
; 70.284 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[6][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.978     ;
; 70.285 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[21][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.977     ;
; 70.285 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 12.972     ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.262 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.609      ;
; 0.276 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.623      ;
; 0.343 ; counter2[0]                                             ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.588      ;
; 0.345 ; SEN_FSM.SEN_WAIT                                        ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; SEN_FSM.SEN_CAPTURE                                     ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.366 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.713      ;
; 0.380 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.727      ;
; 0.470 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.817      ;
; 0.484 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.831      ;
; 0.556 ; addr2[0]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.121      ;
; 0.556 ; addr2[5]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.121      ;
; 0.559 ; addr2[9]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.124      ;
; 0.573 ; counter2[4]                                             ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.574 ; counter2[20]                                            ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.574 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.921      ;
; 0.575 ; counter2[13]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.576 ; counter2[12]                                            ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[11]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[9]                                             ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[3]                                             ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[17]                                            ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[14]                                            ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; counter2[10]                                            ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[19]                                            ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[8]                                             ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[18]                                            ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[2]                                             ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[16]                                            ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[6]                                             ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; counter2[24]                                            ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[22]                                            ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[15]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; counter2[5]                                             ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; counter2[7]                                             ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.580 ; counter2[23]                                            ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; counter2[21]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.588 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 3.935      ;
; 0.593 ; addr2[13]                                               ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; addr2[5]                                                ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; addr2[3]                                                ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.594 ; addr2[15]                                               ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.594 ; addr2[11]                                               ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.596 ; counter2[1]                                             ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter2[26]                                            ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; addr2[6]                                                ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; addr2[1]                                                ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; counter2[25]                                            ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; counter2[27]                                            ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; addr2[9]                                                ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.826      ;
; 0.598 ; addr2[7]                                                ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; addr2[2]                                                ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.599 ; addr2[14]                                               ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; addr2[12]                                               ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; addr2[10]                                               ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; addr2[4]                                                ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.600 ; addr2[8]                                                ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.829      ;
; 0.601 ; SEN_FSM.SEN_WRAP_UP                                     ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.830      ;
; 0.615 ; addr2[0]                                                ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.844      ;
; 0.648 ; delay[3]                                                ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.962      ;
; 0.649 ; delay[4]                                                ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.963      ;
; 0.649 ; delay[7]                                                ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.963      ;
; 0.650 ; delay[6]                                                ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.964      ;
; 0.667 ; outReg[0]                                               ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.898      ;
; 0.669 ; delay[5]                                                ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.983      ;
; 0.678 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.025      ;
; 0.679 ; delay[1]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.993      ;
; 0.684 ; delay[2]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.998      ;
; 0.685 ; outReg[16]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.915      ;
; 0.692 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.039      ;
; 0.725 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[18]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.562      ; 4.455      ;
; 0.727 ; outReg[15]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.955      ;
; 0.752 ; outReg[17]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.982      ;
; 0.768 ; delay[0]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 1.082      ;
; 0.768 ; addr2[15]                                               ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.998      ;
; 0.778 ; outReg[19]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.008      ;
; 0.782 ; delay[0]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 1.096      ;
; 0.782 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[11]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.129      ;
; 0.789 ; simon:gen_code_label[0].simon_inst|current_state.s_done ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.450      ; 1.441      ;
; 0.796 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[12]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.143      ;
; 0.829 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[20]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.562      ; 4.559      ;
; 0.849 ; counter2[13]                                            ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.849 ; counter2[11]                                            ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[3]                                             ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[17]                                            ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[1]                                             ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[9]                                             ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.850 ; counter2[4]                                             ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; counter2[19]                                            ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.851 ; counter2[20]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.854 ; counter2[15]                                            ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; counter2[14]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; counter2[12]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.855 ; counter2[5]                                             ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[16]                                            ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[2]                                             ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[18]                                            ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[8]                                             ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[6]                                             ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[10]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[7]                                             ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.343 ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_Bit_Index[0]                           ; uart_rx:uartRX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_Bit_Index[2]                           ; uart_rx:uartRX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_Bit_Index[1]                           ; uart_rx:uartRX|r_Bit_Index[1]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Resetn                                                  ; Resetn                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; TXdata[7]                                               ; TXdata[7]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_SM_Main.000                            ; uart_rx:uartRX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_Rx_DV                                  ; uart_rx:uartRX|r_Rx_DV                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_Rx_Byte[0]                             ; uart_rx:uartRX|r_Rx_Byte[0]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[7]                             ; uart_rx:uartRX|r_Rx_Byte[7]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_Bit_Index[0]                           ; uart_tx:uartTX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; counter1[0]                                             ; counter1[0]                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Drdy                                                    ; Drdy                                                    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_KEY_WAIT                                  ; MAIN_FSM.MAIN_KEY_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_SEN_WAIT                                  ; MAIN_FSM.MAIN_SEN_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_CT_WAIT                                   ; MAIN_FSM.MAIN_CT_WAIT                                   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_Bit_Index[2]                           ; uart_tx:uartTX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; uart_rx:uartRX|r_Rx_Byte[6]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; uart_rx:uartRX|r_Rx_Byte[5]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; uart_rx:uartRX|r_Rx_Byte[4]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; uart_rx:uartRX|r_Rx_Byte[3]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; uart_rx:uartRX|r_Rx_Byte[2]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; uart_rx:uartRX|r_Rx_Byte[1]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.397 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; delay[6]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.398 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; delay[5]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; delay[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.410 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.641      ;
; 0.413 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.644      ;
; 0.415 ; simon:gen_code_label[2].simon_inst|x[20]                ; simon:gen_code_label[2].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.645      ;
; 0.415 ; simon:gen_code_label[4].simon_inst|x[26]                ; simon:gen_code_label[4].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.645      ;
; 0.417 ; simon:gen_code_label[1].simon_inst|x[20]                ; simon:gen_code_label[1].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.648      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_Tx_Done                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.649      ;
; 0.418 ; simon:gen_code_label[3].simon_inst|x[18]                ; simon:gen_code_label[3].simon_inst|x[2]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.648      ;
; 0.419 ; simon:gen_code_label[1].simon_inst|x[29]                ; simon:gen_code_label[1].simon_inst|x[13]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.650      ;
; 0.420 ; simon:gen_code_label[0].simon_inst|x[31]                ; simon:gen_code_label[0].simon_inst|x[15]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.651      ;
; 0.421 ; simon:gen_code_label[0].simon_inst|x[27]                ; simon:gen_code_label[0].simon_inst|x[11]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.651      ;
; 0.421 ; simon:gen_code_label[4].simon_inst|x[24]                ; simon:gen_code_label[4].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.651      ;
; 0.422 ; simon:gen_code_label[0].simon_inst|x[26]                ; simon:gen_code_label[0].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.652      ;
; 0.422 ; simon:gen_code_label[4].simon_inst|x[16]                ; simon:gen_code_label[4].simon_inst|x[0]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.652      ;
; 0.424 ; simon:gen_code_label[1].simon_inst|x[23]                ; simon:gen_code_label[1].simon_inst|x[7]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.654      ;
; 0.425 ; simon:gen_code_label[2].simon_inst|x[30]                ; simon:gen_code_label[2].simon_inst|x[14]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.654      ;
; 0.429 ; simon:gen_code_label[1].simon_inst|x[17]                ; simon:gen_code_label[1].simon_inst|x[1]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.660      ;
; 0.432 ; simon:gen_code_label[1].simon_inst|x[22]                ; simon:gen_code_label[1].simon_inst|x[6]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.662      ;
; 0.488 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; delay[3]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.718      ;
; 0.490 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; delay[1]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.720      ;
; 0.491 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; delay[2]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.721      ;
; 0.509 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.740      ;
; 0.525 ; simon:gen_code_label[0].simon_inst|x[17]                ; simon:gen_code_label[0].simon_inst|ciphertext[1]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.755      ;
; 0.525 ; simon:gen_code_label[3].simon_inst|x[24]                ; simon:gen_code_label[3].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.755      ;
; 0.526 ; TXdata[6]                                               ; uart_tx:uartTX|r_Tx_Data[6]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.756      ;
; 0.527 ; simon:gen_code_label[0].simon_inst|x[23]                ; simon:gen_code_label[0].simon_inst|ciphertext[7]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.758      ;
; 0.528 ; counter1[12]                                            ; counter1[11]                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.758      ;
; 0.531 ; MAIN_FSM.MAIN_SEN_WAIT                                  ; MAIN_FSM.MAIN_SEN_WAIT1                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.761      ;
; 0.531 ; simon:gen_code_label[0].simon_inst|x[25]                ; simon:gen_code_label[0].simon_inst|x[9]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.762      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 162.159 ns




+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -2.145 ; -80.828       ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 75.490 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.123 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 1.801  ; 0.000         ;
; clk                                               ; 9.622  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.395 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.145 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[126]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.308      ;
; -2.121 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[127]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.284      ;
; -2.081 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[124]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.244      ;
; -2.057 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[125]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.220      ;
; -2.017 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[122]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.180      ;
; -1.993 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[123]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.156      ;
; -1.953 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[120]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.116      ;
; -1.929 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[121]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.092      ;
; -1.889 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[118]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.052      ;
; -1.865 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[119]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 6.028      ;
; -1.825 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[116]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.988      ;
; -1.801 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[117]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.964      ;
; -1.761 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[114]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.924      ;
; -1.737 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[115]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.900      ;
; -1.732 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.835      ;
; -1.697 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[112]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.860      ;
; -1.673 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[113]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.092      ; 5.836      ;
; -1.644 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.747      ;
; -1.635 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[110]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.796      ;
; -1.611 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[111]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.772      ;
; -1.580 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.683      ;
; -1.580 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.683      ;
; -1.571 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[108]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.732      ;
; -1.569 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.672      ;
; -1.569 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.672      ;
; -1.569 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.678      ;
; -1.569 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.678      ;
; -1.547 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[109]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.708      ;
; -1.520 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.623      ;
; -1.507 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[106]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.668      ;
; -1.499 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.602      ;
; -1.483 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[107]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.644      ;
; -1.459 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.568      ;
; -1.450 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.554      ;
; -1.443 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[104]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.604      ;
; -1.442 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.546      ;
; -1.425 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.528      ;
; -1.419 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[105]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.580      ;
; -1.411 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.520      ;
; -1.411 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.514      ;
; -1.397 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.500      ;
; -1.396 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.499      ;
; -1.395 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.498      ;
; -1.393 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.496      ;
; -1.390 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.493      ;
; -1.379 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[102]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.540      ;
; -1.377 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.480      ;
; -1.366 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.472      ;
; -1.363 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.467      ;
; -1.355 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[103]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.516      ;
; -1.347 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.450      ;
; -1.347 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.450      ;
; -1.336 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.439      ;
; -1.336 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.439      ;
; -1.336 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.445      ;
; -1.336 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.445      ;
; -1.315 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[100]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.476      ;
; -1.297 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.403      ;
; -1.296 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.400      ;
; -1.296 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.394      ;
; -1.291 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[101]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.452      ;
; -1.289 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.392      ;
; -1.289 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.392      ;
; -1.287 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.390      ;
; -1.282 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.385      ;
; -1.282 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 5.381      ;
; -1.254 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.360      ;
; -1.251 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[98]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.412      ;
; -1.236 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 5.333      ;
; -1.231 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.334      ;
; -1.229 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.332      ;
; -1.227 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[99]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.388      ;
; -1.226 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.335      ;
; -1.225 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.328      ;
; -1.225 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.328      ;
; -1.214 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.317      ;
; -1.214 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.317      ;
; -1.214 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.323      ;
; -1.214 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.323      ;
; -1.209 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.313      ;
; -1.201 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.050     ; 5.305      ;
; -1.198 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.296      ;
; -1.192 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.295      ;
; -1.187 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[96]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.348      ;
; -1.178 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.045     ; 5.287      ;
; -1.168 ; tdc_decode:tdc_decode|tdc_input_buf_reg[33]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.274      ;
; -1.167 ; tdc_decode:tdc_decode|tdc_input_buf_reg[110]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.265      ;
; -1.165 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.268      ;
; -1.164 ; tdc_decode:tdc_decode|tdc_input_buf_reg[37]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.270      ;
; -1.164 ; tdc_decode:tdc_decode|tdc_input_buf_reg[96]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.262      ;
; -1.163 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.266      ;
; -1.163 ; tdc_decode:tdc_decode|tdc_input_buf_reg[34]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.269      ;
; -1.163 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.266      ;
; -1.163 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[97]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.090      ; 5.324      ;
; -1.161 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.264      ;
; -1.159 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.048     ; 5.265      ;
; -1.159 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.262      ;
; -1.156 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.051     ; 5.259      ;
; -1.154 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.252      ;
; -1.146 ; tdc_decode:tdc_decode|tdc_input_buf_reg[108]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 5.244      ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 75.490 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[0][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 7.785      ;
; 75.498 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[26][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 7.780      ;
; 75.583 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[15][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 7.695      ;
; 75.587 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[23][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 7.691      ;
; 75.593 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.687      ;
; 75.594 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.686      ;
; 75.595 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.687      ;
; 75.596 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.686      ;
; 75.669 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.032     ; 7.620      ;
; 75.781 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 7.496      ;
; 75.791 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[14][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.493      ;
; 75.791 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.493      ;
; 75.791 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.493      ;
; 75.793 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.491      ;
; 75.826 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[20][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.446      ;
; 75.826 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[21][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.446      ;
; 75.829 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[0][13]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 7.447      ;
; 75.836 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[27][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 7.452      ;
; 75.845 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[30][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.434      ;
; 75.847 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[29][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.432      ;
; 75.885 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.399      ;
; 75.886 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.398      ;
; 75.912 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[6][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 7.365      ;
; 75.916 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.366      ;
; 75.917 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.365      ;
; 75.923 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[16][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.361      ;
; 75.924 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.360      ;
; 75.930 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[10][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.350      ;
; 75.935 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[1][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.346      ;
; 75.936 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[2][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.345      ;
; 75.941 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[11][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.331      ;
; 75.942 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[2][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 7.336      ;
; 75.942 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[1][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 7.336      ;
; 75.948 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.334      ;
; 75.949 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[19][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.334      ;
; 75.950 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[18][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.333      ;
; 75.957 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[25][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.324      ;
; 75.959 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[13][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.313      ;
; 75.959 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.322      ;
; 75.960 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[14][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 7.327      ;
; 75.960 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[24][4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 7.316      ;
; 75.960 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[4][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.320      ;
; 75.960 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.320      ;
; 75.963 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.309      ;
; 75.967 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[13][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 7.318      ;
; 75.967 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[14][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 7.318      ;
; 75.969 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[15][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 7.319      ;
; 75.970 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[28][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.313      ;
; 75.970 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[11][2]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.310      ;
; 75.972 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.311      ;
; 75.972 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[10][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.312      ;
; 75.973 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[9][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.311      ;
; 75.974 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[3][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.306      ;
; 75.975 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[28][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.304      ;
; 75.976 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.303      ;
; 75.977 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.302      ;
; 75.979 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[12][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.300      ;
; 75.981 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[3][15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.300      ;
; 75.981 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[19][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.300      ;
; 75.982 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[18][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.301      ;
; 75.987 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[5][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.292      ;
; 75.994 ; simon:gen_code_label[1].simon_inst|current_counter[1] ; simon:gen_code_label[1].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.285      ;
; 75.995 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[22][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 7.280      ;
; 76.014 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[11][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.258      ;
; 76.015 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[7][8]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.257      ;
; 76.015 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.269      ;
; 76.016 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[13][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.266      ;
; 76.017 ; simon:gen_code_label[1].simon_inst|current_counter[2] ; simon:gen_code_label[1].simon_inst|key_schedule[25][8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 7.259      ;
; 76.020 ; simon:gen_code_label[4].simon_inst|current_counter[3] ; simon:gen_code_label[4].simon_inst|key_schedule[6][6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 7.256      ;
; 76.021 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[3][15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.261      ;
; 76.021 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[19][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.261      ;
; 76.021 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[14][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.261      ;
; 76.022 ; simon:gen_code_label[4].simon_inst|current_counter[0] ; simon:gen_code_label[4].simon_inst|key_schedule[18][15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 7.262      ;
; 76.030 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[9][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.249      ;
; 76.032 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[8][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.247      ;
; 76.032 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[12][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 7.240      ;
; 76.040 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[24][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 7.233      ;
; 76.041 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[25][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 7.232      ;
; 76.052 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[16][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.231      ;
; 76.053 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[17][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 7.230      ;
; 76.055 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[6][10]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.225      ;
; 76.057 ; simon:gen_code_label[4].simon_inst|current_counter[4] ; simon:gen_code_label[4].simon_inst|key_schedule[0][15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.222      ;
; 76.058 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[30][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.222      ;
; 76.061 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[17][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.219      ;
; 76.065 ; simon:gen_code_label[4].simon_inst|current_counter[3] ; simon:gen_code_label[4].simon_inst|key_schedule[20][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.050     ; 7.206      ;
; 76.065 ; simon:gen_code_label[4].simon_inst|current_counter[3] ; simon:gen_code_label[4].simon_inst|key_schedule[21][6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.050     ; 7.206      ;
; 76.067 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[10][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.213      ;
; 76.069 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[4][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.213      ;
; 76.070 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.212      ;
; 76.070 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[26][5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 7.207      ;
; 76.070 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[6][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 7.210      ;
; 76.071 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[27][5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 7.206      ;
; 76.072 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[11][13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 7.215      ;
; 76.073 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[5][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.209      ;
; 76.073 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[0][3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 7.202      ;
; 76.075 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[5][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.204      ;
; 76.076 ; simon:gen_code_label[3].simon_inst|current_counter[0] ; simon:gen_code_label[3].simon_inst|key_schedule[6][9]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.203      ;
; 76.082 ; simon:gen_code_label[0].simon_inst|current_counter[0] ; simon:gen_code_label[0].simon_inst|key_schedule[21][3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.200      ;
; 76.083 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[20][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.198      ;
; 76.084 ; simon:gen_code_label[3].simon_inst|current_counter[3] ; simon:gen_code_label[3].simon_inst|key_schedule[21][9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.197      ;
+--------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.123 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.093      ;
; 0.125 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.095      ;
; 0.176 ; counter2[0]                                             ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.300      ;
; 0.180 ; SEN_FSM.SEN_WAIT                                        ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; SEN_FSM.SEN_CAPTURE                                     ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.183 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.153      ;
; 0.185 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.155      ;
; 0.243 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.213      ;
; 0.245 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.215      ;
; 0.250 ; addr2[5]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.567      ;
; 0.252 ; addr2[9]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.569      ;
; 0.255 ; addr2[0]                                                ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.572      ;
; 0.275 ; counter2[14]                                            ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.276 ; counter2[16]                                            ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; counter2[13]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[12]                                            ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[24]                                            ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[4]                                             ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[22]                                            ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[10]                                            ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[20]                                            ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[18]                                            ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[17]                                            ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[2]                                             ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[15]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[6]                                             ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; counter2[5]                                             ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[11]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[23]                                            ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[21]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[9]                                             ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[19]                                            ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[3]                                             ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[8]                                             ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[7]                                             ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.284 ; counter2[1]                                             ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.400      ;
; 0.286 ; addr2[15]                                               ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; addr2[13]                                               ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[5]                                                ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[3]                                                ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[1]                                                ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; delay[4]                                                ; outReg[4]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.458      ;
; 0.288 ; addr2[14]                                               ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; counter2[27]                                            ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; counter2[26]                                            ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[9]                                                ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[7]                                                ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[6]                                                ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[11]                                               ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[2]                                                ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; delay[6]                                                ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.459      ;
; 0.288 ; delay[3]                                                ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.459      ;
; 0.289 ; addr2[12]                                               ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[10]                                               ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[8]                                                ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[4]                                                ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; counter2[25]                                            ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; delay[7]                                                ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.460      ;
; 0.291 ; SEN_FSM.SEN_WRAP_UP                                     ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.407      ;
; 0.298 ; addr2[0]                                                ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.301 ; delay[1]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.472      ;
; 0.302 ; delay[5]                                                ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.473      ;
; 0.303 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.273      ;
; 0.305 ; outReg[0]                                               ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.275      ;
; 0.308 ; delay[2]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.479      ;
; 0.313 ; outReg[16]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.352 ; outReg[17]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.359 ; outReg[15]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.473      ;
; 0.365 ; outReg[19]                                              ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.365 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.335      ;
; 0.365 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.888      ; 2.335      ;
; 0.367 ; addr2[15]                                               ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.374 ; delay[0]                                                ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.545      ;
; 0.376 ; delay[0]                                                ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.547      ;
; 0.380 ; simon:gen_code_label[0].simon_inst|current_state.s_done ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.262      ; 0.750      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                                     ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.418 ; clock|altpll_component|auto_generated|pll1|clk[0]       ; outReg[18]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.075      ; 2.575      ;
; 0.419 ; counter2[14]                                            ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.536      ;
; 0.420 ; counter2[16]                                            ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.421 ; counter2[12]                                            ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
; 0.421 ; counter2[10]                                            ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
; 0.421 ; counter2[6]                                             ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
; 0.421 ; counter2[20]                                            ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.538      ;
; 0.421 ; counter2[22]                                            ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.538      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; simon:gen_code_label[1].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; simon:gen_code_label[4].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; simon:gen_code_label[4].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_KEY_WAIT                                  ; MAIN_FSM.MAIN_KEY_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_CT_WAIT                                   ; MAIN_FSM.MAIN_CT_WAIT                                   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; simon:gen_code_label[1].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Bit_Index[0]                           ; uart_rx:uartRX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_SEN_WAIT                                  ; MAIN_FSM.MAIN_SEN_WAIT                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; simon:gen_code_label[4].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter1[0]                                             ; counter1[0]                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; simon:gen_code_label[1].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Bit_Index[2]                           ; uart_rx:uartRX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; simon:gen_code_label[1].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; Drdy                                                    ; Drdy                                                    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Bit_Index[1]                           ; uart_rx:uartRX|r_Bit_Index[1]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; simon:gen_code_label[4].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; simon:gen_code_label[4].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; simon:gen_code_label[4].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; simon:gen_code_label[4].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; TXdata[7]                                               ; TXdata[7]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[7]                             ; uart_rx:uartRX|r_Rx_Byte[7]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; uart_rx:uartRX|r_Rx_Byte[6]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; uart_rx:uartRX|r_Rx_Byte[5]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.000                            ; uart_rx:uartRX|r_SM_Main.000                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_DV                                  ; uart_rx:uartRX|r_Rx_DV                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; uart_rx:uartRX|r_Rx_Byte[4]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; uart_rx:uartRX|r_Rx_Byte[3]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; simon:gen_code_label[0].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; uart_rx:uartRX|r_Rx_Byte[2]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; uart_rx:uartRX|r_Rx_Byte[1]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[0]                             ; uart_rx:uartRX|r_Rx_Byte[0]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; simon:gen_code_label[0].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; simon:gen_code_label[0].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; simon:gen_code_label[0].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; simon:gen_code_label[0].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; simon:gen_code_label[1].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; simon:gen_code_label[1].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; simon:gen_code_label[1].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; simon:gen_code_label[1].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; simon:gen_code_label[2].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; simon:gen_code_label[3].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; simon:gen_code_label[3].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_Bit_Index[0]                           ; uart_tx:uartTX|r_Bit_Index[0]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; simon:gen_code_label[2].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; simon:gen_code_label[2].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; simon:gen_code_label[2].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; simon:gen_code_label[2].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; simon:gen_code_label[0].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Resetn                                                  ; Resetn                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; simon:gen_code_label[4].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; simon:gen_code_label[3].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; simon:gen_code_label[3].simon_inst|current_counter[6]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; simon:gen_code_label[3].simon_inst|current_counter[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; simon:gen_code_label[3].simon_inst|current_counter[2]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; simon:gen_code_label[3].simon_inst|current_counter[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; simon:gen_code_label[3].simon_inst|current_counter[5]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; simon:gen_code_label[2].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; simon:gen_code_label[2].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; simon:gen_code_label[2].simon_inst|current_counter[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_Bit_Index[2]                           ; uart_tx:uartTX|r_Bit_Index[2]                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; simon:gen_code_label[0].simon_inst|current_state.s_busy ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; simon:gen_code_label[0].simon_inst|current_counter[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; uart_rx:uartRX|r_Rx_Byte[6]                             ; delay[6]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; uart_rx:uartRX|r_Rx_Byte[4]                             ; delay[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.186 ; uart_rx:uartRX|r_Rx_Byte[5]                             ; delay[5]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.195 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.195 ; simon:gen_code_label[2].simon_inst|x[20]                ; simon:gen_code_label[2].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.196 ; simon:gen_code_label[4].simon_inst|x[26]                ; simon:gen_code_label[4].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.197 ; simon:gen_code_label[1].simon_inst|x[29]                ; simon:gen_code_label[1].simon_inst|x[13]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; simon:gen_code_label[1].simon_inst|x[20]                ; simon:gen_code_label[1].simon_inst|x[4]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; simon:gen_code_label[0].simon_inst|x[31]                ; simon:gen_code_label[0].simon_inst|x[15]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; simon:gen_code_label[0].simon_inst|x[27]                ; simon:gen_code_label[0].simon_inst|x[11]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; simon:gen_code_label[3].simon_inst|x[18]                ; simon:gen_code_label[3].simon_inst|x[2]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                  ; uart_tx:uartTX|r_Tx_Done                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; simon:gen_code_label[0].simon_inst|x[26]                ; simon:gen_code_label[0].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; simon:gen_code_label[4].simon_inst|x[16]                ; simon:gen_code_label[4].simon_inst|x[0]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; simon:gen_code_label[4].simon_inst|x[24]                ; simon:gen_code_label[4].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; simon:gen_code_label[1].simon_inst|x[23]                ; simon:gen_code_label[1].simon_inst|x[7]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.201 ; simon:gen_code_label[2].simon_inst|x[30]                ; simon:gen_code_label[2].simon_inst|x[14]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.205 ; simon:gen_code_label[1].simon_inst|x[17]                ; simon:gen_code_label[1].simon_inst|x[1]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.322      ;
; 0.206 ; simon:gen_code_label[1].simon_inst|x[22]                ; simon:gen_code_label[1].simon_inst|x[6]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.323      ;
; 0.208 ; uart_tx:uartTX|r_SM_Main.000                            ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.239 ; uart_rx:uartRX|r_Rx_Byte[3]                             ; delay[3]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.356      ;
; 0.240 ; uart_rx:uartRX|r_Rx_Byte[1]                             ; delay[1]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.241 ; uart_rx:uartRX|r_Rx_Byte[2]                             ; delay[2]                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.358      ;
; 0.242 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                  ; uart_rx:uartRX|r_SM_Main.s_CLEANUP                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.359      ;
; 0.249 ; simon:gen_code_label[3].simon_inst|x[24]                ; simon:gen_code_label[3].simon_inst|x[8]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.366      ;
; 0.250 ; simon:gen_code_label[0].simon_inst|x[17]                ; simon:gen_code_label[0].simon_inst|ciphertext[1]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.367      ;
; 0.251 ; TXdata[6]                                               ; uart_tx:uartTX|r_Tx_Data[6]                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.367      ;
; 0.252 ; simon:gen_code_label[0].simon_inst|x[23]                ; simon:gen_code_label[0].simon_inst|ciphertext[7]        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.368      ;
; 0.253 ; simon:gen_code_label[1].simon_inst|x[26]                ; simon:gen_code_label[1].simon_inst|x[10]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.370      ;
; 0.253 ; simon:gen_code_label[2].simon_inst|x[19]                ; simon:gen_code_label[2].simon_inst|x[3]                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.370      ;
; 0.254 ; simon:gen_code_label[1].simon_inst|x[28]                ; simon:gen_code_label[1].simon_inst|x[12]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.371      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 164.244 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.887   ; 0.123 ; N/A      ; N/A     ; 0.456               ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.622               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -8.887   ; 0.123 ; N/A      ; N/A     ; 0.456               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 67.675   ; 0.179 ; N/A      ; N/A     ; 41.337              ;
; Design-wide TNS                                    ; -398.464 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -398.464 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; c10_resetn              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.89e-09 V                   ; 2.9 V               ; -0.049 V            ; 0.194 V                              ; 0.161 V                              ; 4.65e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 1.89e-09 V                  ; 2.9 V              ; -0.049 V           ; 0.194 V                             ; 0.161 V                             ; 4.65e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.64e-09 V                   ; 2.87 V              ; -0.0254 V           ; 0.201 V                              ; 0.077 V                              ; 4.82e-10 s                  ; 5.69e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.64e-09 V                  ; 2.87 V             ; -0.0254 V          ; 0.201 V                             ; 0.077 V                             ; 4.82e-10 s                 ; 5.69e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.45e-06 V                   ; 2.83 V              ; -0.0387 V           ; 0.142 V                              ; 0.187 V                              ; 6.63e-10 s                  ; 6.38e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.45e-06 V                  ; 2.83 V             ; -0.0387 V          ; 0.142 V                             ; 0.187 V                             ; 6.63e-10 s                 ; 6.38e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.83e-06 V                   ; 2.82 V              ; -0.0197 V           ; 0.176 V                              ; 0.152 V                              ; 6.98e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.83e-06 V                  ; 2.82 V             ; -0.0197 V          ; 0.176 V                             ; 0.152 V                             ; 6.98e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 6.77e-09 V                   ; 3.28 V              ; -0.0447 V           ; 0.365 V                              ; 0.085 V                              ; 3.05e-10 s                  ; 3.88e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 6.77e-09 V                  ; 3.28 V             ; -0.0447 V          ; 0.365 V                             ; 0.085 V                             ; 3.05e-10 s                 ; 3.88e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.56e-09 V                   ; 3.25 V              ; -0.0382 V           ; 0.171 V                              ; 0.156 V                              ; 4.47e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 8.56e-09 V                  ; 3.25 V             ; -0.0382 V          ; 0.171 V                             ; 0.156 V                             ; 4.47e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1174     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 2512315  ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1174     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 2512315  ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 14 13:50:05 2023
Info: Command: quartus_sta CYC10-project -c CYC10-project
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CYC10-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 24 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[0]} {clock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[1]} {clock|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.887            -398.464 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    67.675               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.876               0.000 clk 
    Info (332119):    41.337               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 161.696 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.106            -277.235 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    69.432               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.262               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.517               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.883               0.000 clk 
    Info (332119):    41.342               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 162.159 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.145             -80.828 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    75.490               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.801               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.622               0.000 clk 
    Info (332119):    41.395               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 164.244 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Aug 14 13:50:09 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


