
(rules PCB SCU rig control_ICAH
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 14072)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.1)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.9)
    )
  )
  (rule
    (width 750.0)
    (clear 500.2)
    (clear 375.0 (type smd_to_turn_gap))
    (clear 125.0 (type smd_smd))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-FET_SIG" "Via[0-1]_800:400_um" "FET_SIG"
  )
  (via 
    "Via[0-1]_800:400_um-PWR" "Via[0-1]_800:400_um" PWR
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    "FET_SIG" "Via[0-1]_800:400_um-FET_SIG"
  )
  (via_rule
    PWR "Via[0-1]_800:400_um-PWR"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 750.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "AND_FLW_CONT_SIG" "CTHD_HTR_SFTY_TC1_DRDY" "CTHD_HTR_SFTY_TC1_FLT" "CTHD_HTR_SFTY_TC1_CS" "SPI_MISO" "SPI_MOSI" "SPI_SCK" +3V0
    "CTHD_HTR_SFTY_TC2_DRDY" "CTHD_HTR_SFTY_TC2_FLT" "CTHD_HTR_SFTY_TC2_CS" "CTHD_HTR_SFTY_TC3_DRDY" "CTHD_HTR_SFTY_TC3_FLT" "CTHD_HTR_SFTY_TC3_CS" "CTHD_FLW_SIG" "CTHD_FLW_PNP"
    "I2C_SDA" "I2C_SCL" "P_1_SIG" "P_3_SIG" "P_5_SIG" "P_7_SIG" "P_2_SIG" "P_4_SIG"
    "P_6_SIG" "P_8_SIG" "DATA_SERIAL_CS" "SFTY_TX" "SFTY_RX" "IPU_FLAG" "LOAD_TX" "LOAD_RX"
    "AND_FLW_SENSE_SIG_2" "AND_FLW_12VDC_OUT" "AND_FLW_VLV_OFF" "AND_FLW_5VDC_REF" "AND_FLW_PURGE" "AND_FLW_SENSE_SIG" "Net-(Process_MCU1-PadD53)" "Net-(Process_MCU1-PadD52)"
    "Net-(Process_MCU1-PadD51)" "Net-(Process_MCU1-PadD50)" "Net-(Process_MCU1-PadD49)" "Net-(Process_MCU1-PadD48)" "Net-(Process_MCU1-PadD46)" "Net-(Process_MCU1-PadD45)" "Net-(Process_MCU1-PadD44)" "Net-(Process_MCU1-PadA15)"
    "Net-(Process_MCU1-PadA14)" "Net-(Process_MCU1-PadA13)" "Net-(Process_MCU1-PadA12)" "Net-(Process_MCU1-PadA11)" "Net-(Process_MCU1-PadD11)" "Net-(Process_MCU1-PadD12)" "Net-(Process_MCU1-PadD13)" "Net-(Process_MCU1-PadAREF)"
    "Net-(Process_MCU1-PadD10)" "Net-(Process_MCU1-PadD9)" "Net-(Process_MCU1-PadD8)" "Net-(Process_MCU1-PadD7)" "Net-(Process_MCU1-PadD6)" "Net-(Process_MCU1-PadD5)" "Net-(Process_MCU1-PadD4)" "Net-(Process_MCU1-PadD2)"
    "Net-(Process_MCU1-PadD1)" "Net-(Process_MCU1-PadD0)" "Net-(Process_MCU1-PadD14)" "Net-(Process_MCU1-PadD15)" "Net-(Process_MCU1-PadD20)" "Net-(Process_MCU1-PadD21)" "Net-(Process_MCU1-PadIORF)" "Net-(Process_MCU1-PadRST1)"
    "Net-(Process_MCU1-PadVIN)" "Net-(Process_MCU1-PadRST2)" "Net-(R3-Pad1)" "PWM_OE" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)"
    "Net-(U1-Pad14)" "Net-(U1-Pad15)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 750.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "FET_SIG"
    GNDD +5VD "AND_TRC_HTR" "CTHD_TRC_HTR" "CTHD_BLWR" "CTHD_HTR" "AND_PURGE_SLND_SIG" "AND_N2_SLND_SIG"
    "AND_H2_SLND_SIG" "CTHD_SLND_SIG" "AND_HMD_FEED_VLV" "CTHD_HMD_FEED_VLV" "HMD_FEED_PUMP_SIG" "AND_RECIRC_PWM" "CLNT_FN_1_PWM" "CLNT_FN_4_PWM"
    "CTHD_VLV_PWM" "CLNT_FN_2_PWM" "CLNT_FN_5_PWM" "CLNT_PUMP_PWM" "CLNT_FN_3_PWM" "CLNT_FN_6_PWM"
    (clearance_class "FET_SIG")
    (via_rule FET_SIG)
    (rule
      (width 750.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class PWR
    +12V +24V "Net-(J30-Pad6)" "Net-(J31-Pad2)" "Net-(J32-Pad2)" "Net-(J33-Pad2)" "Net-(J34-Pad2)" "Net-(J35-Pad2)"
    "Net-(J36-Pad2)" "Net-(J37-Pad2)" "Net-(J38-Pad2)" "Net-(J39-Pad2)" "Net-(J40-Pad2)" "Net-(J41-Pad2)" "Net-(J42-Pad2)" "Net-(J43-Pad2)"
    "Net-(J44-Pad2)" "Net-(J45-Pad2)" "Net-(J46-Pad2)" GNDPWR +5VP
    (clearance_class PWR)
    (via_rule PWR)
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)