{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700031706045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700031706047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 14:01:45 2023 " "Processing started: Wed Nov 15 14:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700031706047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700031706047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design6 -c design6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off design6 -c design6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700031706049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700031706464 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" design6.sv(46) " "Verilog HDL syntax error at design6.sv(46) near text \"begin\";  expecting \".\", or \"(\"" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1700031706619 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S1 design6.sv(56) " "Verilog HDL Declaration error at design6.sv(56): identifier \"S1\" is already declared in the present scope" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 56 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S2 design6.sv(64) " "Verilog HDL Declaration error at design6.sv(64): identifier \"S2\" is already declared in the present scope" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 64 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S3 design6.sv(72) " "Verilog HDL Declaration error at design6.sv(72): identifier \"S3\" is already declared in the present scope" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 72 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S4 design6.sv(80) " "Verilog HDL Declaration error at design6.sv(80): identifier \"S4\" is already declared in the present scope" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 80 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S5 design6.sv(88) " "Verilog HDL Declaration error at design6.sv(88): identifier \"S5\" is already declared in the present scope" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 88 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "design6 design6.sv(1) " "Ignored design unit \"design6\" at design6.sv(1) due to previous errors" {  } { { "../design6.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/design6.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1700031706620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/lab_4/ex6/design6.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/python/Documents/projects/lab_4/ex6/design6.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700031706623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/lab_4/ex6/button.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/lab_4/ex6/button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.sv" "" { Text "/home/python/Documents/projects/lab_4/ex6/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700031706629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700031706629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700031706765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 14:01:46 2023 " "Processing ended: Wed Nov 15 14:01:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700031706765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700031706765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700031706765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700031706765 ""}
