Netlist_File: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net Netlist_ID: SHA256:00ab002043142a6a6fcfa56b5a452999e56d0c4d4adf56761bb3e9b26b3b7a74
Array size: 106 x 70 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
z_out[20]	46	65	0	0	#0
out:z_out[0]	49	68	25	0	#1
out:z_out[1]	47	68	60	0	#2
out:z_out[2]	47	68	25	0	#3
out:z_out[3]	49	68	40	0	#4
out:z_out[4]	45	68	27	0	#5
out:z_out[5]	45	68	57	0	#6
out:z_out[6]	47	68	46	0	#7
out:z_out[7]	47	68	63	0	#8
out:z_out[8]	45	68	47	0	#9
out:z_out[9]	45	68	40	0	#10
out:z_out[10]	45	68	64	0	#11
out:z_out[11]	45	68	70	0	#12
out:z_out[12]	47	68	58	0	#13
out:z_out[13]	49	68	5	0	#14
out:z_out[14]	47	68	10	0	#15
out:z_out[15]	47	68	68	0	#16
out:z_out[16]	43	68	48	0	#17
out:z_out[17]	47	68	16	0	#18
out:z_out[18]	47	68	13	0	#19
out:z_out[19]	47	68	52	0	#20
out:z_out[20]	45	68	37	0	#21
out:z_out[21]	47	68	34	0	#22
out:z_out[22]	43	68	37	0	#23
out:z_out[23]	47	68	24	0	#24
out:z_out[24]	47	68	38	0	#25
out:z_out[25]	47	68	50	0	#26
out:z_out[26]	47	68	4	0	#27
out:z_out[27]	47	68	33	0	#28
out:z_out[28]	45	68	71	0	#29
out:z_out[29]	47	68	57	0	#30
out:z_out[30]	47	68	62	0	#31
out:z_out[31]	47	68	7	0	#32
out:z_out[32]	45	68	25	0	#33
out:z_out[33]	47	68	28	0	#34
out:z_out[34]	47	68	23	0	#35
out:z_out[35]	47	68	26	0	#36
out:z_out[36]	45	68	43	0	#37
out:z_out[37]	47	68	43	0	#38
$false		47	65	0	0	#39
a[0]		46	68	67	0	#40
a[1]		47	68	70	0	#41
a[2]		46	68	22	0	#42
a[3]		46	68	12	0	#43
a[4]		46	68	8	0	#44
a[5]		46	68	7	0	#45
a[6]		46	68	27	0	#46
a[7]		46	68	2	0	#47
a[8]		46	68	15	0	#48
a[9]		46	68	14	0	#49
a[10]		46	68	11	0	#50
a[11]		46	68	0	0	#51
a[12]		46	68	45	0	#52
a[13]		46	68	64	0	#53
a[14]		47	68	39	0	#54
a[15]		46	68	5	0	#55
a[16]		46	68	44	0	#56
a[17]		46	68	35	0	#57
a[18]		46	68	65	0	#58
a[19]		46	68	25	0	#59
b[0]		46	68	3	0	#60
b[1]		46	68	29	0	#61
b[2]		46	68	1	0	#62
b[3]		46	68	69	0	#63
b[4]		46	68	68	0	#64
b[5]		46	68	56	0	#65
b[6]		46	68	6	0	#66
b[7]		46	68	36	0	#67
b[8]		46	68	49	0	#68
b[9]		46	68	42	0	#69
b[10]		46	68	13	0	#70
b[11]		46	68	21	0	#71
b[12]		46	68	54	0	#72
b[13]		46	68	43	0	#73
b[14]		46	68	30	0	#74
b[15]		46	68	32	0	#75
b[16]		46	68	62	0	#76
b[17]		46	68	61	0	#77
clk		2	1	10	0	#78
reset		46	68	28	0	#79
acc_fir[0]	46	68	59	0	#80
acc_fir[1]	46	68	4	0	#81
acc_fir[2]	46	68	24	0	#82
acc_fir[3]	46	68	18	0	#83
acc_fir[4]	46	68	55	0	#84
