
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038832                       # Number of seconds simulated
sim_ticks                                 38831637000                       # Number of ticks simulated
final_tick                               8873945697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168626                       # Simulator instruction rate (inst/s)
host_op_rate                                   224052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65480135                       # Simulator tick rate (ticks/s)
host_mem_usage                                2222184                       # Number of bytes of host memory used
host_seconds                                   593.03                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              9984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1183040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1193024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       198336                       # Number of bytes written to this memory
system.physmem.bytes_written::total            198336                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                156                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18485                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18641                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3099                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3099                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               257110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             30465880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30722990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          257110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             257110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5107588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5107588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5107588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              257110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            30465880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35830578                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14554                       # number of replacements
system.l2.tagsinuse                       3942.598322                       # Cycle average of tags in use
system.l2.total_refs                           113669                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18646                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.096160                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            84.624039                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              17.243866                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3840.730418                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.004210                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.937678                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962548                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                93319                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93319                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20836                       # number of Writeback hits
system.l2.Writeback_hits::total                 20836                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2888                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2888                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                 96207                       # number of demand (read+write) hits
system.l2.demand_hits::total                    96207                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                96207                       # number of overall hits
system.l2.overall_hits::total                   96207                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                156                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18024                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18180                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 156                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18485                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18641                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                156                       # number of overall misses
system.l2.overall_misses::cpu.data              18485                       # number of overall misses
system.l2.overall_misses::total                 18641                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      8430000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    944083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       952513500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     24093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24093000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       8430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     968176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        976606500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      8430000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    968176500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       976606500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           111343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              111499                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20836                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20836                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3349                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            114692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114848                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           114692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114848                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.161878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.163051                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.137653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137653                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.161171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162310                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.161171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162310                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54038.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52379.244341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52393.481848                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52262.472885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52262.472885                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54038.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52376.332161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52390.241940                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54038.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52376.332161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52390.241940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3099                       # number of writebacks
system.l2.writebacks::total                      3099                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18180                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            461                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18641                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6530500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    725470000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    732000500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18526500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18526500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    743996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    750527000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    743996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    750527000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.161878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.163051                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.137653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.137653                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.161171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.161171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162310                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41862.179487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40250.221926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40264.053905                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40187.635575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40187.635575                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41862.179487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40248.661077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40262.164047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41862.179487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40248.661077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40262.164047                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 6560006                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6560006                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            192157                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4869630                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4857028                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.741212                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         77663274                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9769828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      108935074                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6560006                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4857028                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      41689382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2915511                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               23294970                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9654978                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 38025                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           77476960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.876394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.888402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36962461     47.71%     47.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1943139      2.51%     50.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2973444      3.84%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4904419      6.33%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 30693497     39.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             77476960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.084467                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.402659                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16232904                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18150590                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  37449325                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2921372                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2722767                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              144879056                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2722767                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20312066                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5543323                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35988143                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12910659                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              144265868                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2354083                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7821772                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1231247                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           167865653                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             377678736                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        136505006                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         241173730                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629899                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14235614                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22369674                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23454223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4748132                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2931533                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           294550                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  143381824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  13                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 137807579                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1372452                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10493460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15978082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      77476960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.778691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.941158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6015509      7.76%      7.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25376172     32.75%     40.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27185916     35.09%     75.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17537877     22.64%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1361486      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        77476960                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   90787      0.24%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37389748     99.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15874      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47512971     34.48%     34.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     34.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            62748528     45.53%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22837033     16.57%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4693173      3.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              137807579                       # Type of FU issued
system.cpu.iq.rate                           1.774424                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37480535                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.271977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          187424181                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          62626695                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54352091                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           204520920                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           91249196                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     83255519                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               54497232                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120775008                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           612037                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1263159                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       142860                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2722767                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1135315                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 31269                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           143381837                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             20430                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23454223                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4748132                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  16050                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   764                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            594                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         107623                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86269                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               193892                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             137728073                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22786675                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             79502                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     27478536                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6030956                       # Number of branches executed
system.cpu.iew.exec_stores                    4691861                       # Number of stores executed
system.cpu.iew.exec_rate                     1.773400                       # Inst execution rate
system.cpu.iew.wb_sent                      137635782                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     137607610                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 110292287                       # num instructions producing a value
system.cpu.iew.wb_consumers                 202455136                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.771849                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544774                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10512700                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            192157                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     74754193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.777414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.492383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18517753     24.77%     24.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19856770     26.56%     51.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14134635     18.91%     70.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4237050      5.67%     75.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18007985     24.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74754193                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              18007985                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    200128038                       # The number of ROB reads
system.cpu.rob.rob_writes                   289487453                       # The number of ROB writes
system.cpu.timesIdled                            4967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          186314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.776633                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.776633                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.287610                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.287610                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                155440153                       # number of integer regfile reads
system.cpu.int_regfile_writes                82664878                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 164030183                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 77334409                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40323816                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                142.200372                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9654784                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    156                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               61889.641026                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     142.200372                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.138868                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.138868                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9654784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9654784                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9654784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9654784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9654784                       # number of overall hits
system.cpu.icache.overall_hits::total         9654784                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          194                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           194                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          194                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          194                       # number of overall misses
system.cpu.icache.overall_misses::total           194                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     10526000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10526000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     10526000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10526000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     10526000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10526000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9654978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9654978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9654978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9654978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9654978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9654978                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54257.731959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54257.731959                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54257.731959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54257.731959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54257.731959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54257.731959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          156                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8587500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8587500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55048.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55048.076923                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55048.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55048.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55048.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55048.076923                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 113668                       # number of replacements
system.cpu.dcache.tagsinuse               1022.413726                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26502375                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 114692                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 231.074312                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8836096647000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1022.413726                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998451                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998451                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21900453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21900453                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4601922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4601922                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26502375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26502375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26502375                       # number of overall hits
system.cpu.dcache.overall_hits::total        26502375                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       274173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        274173                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3350                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       277523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         277523                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       277523                       # number of overall misses
system.cpu.dcache.overall_misses::total        277523                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4837370500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4837370500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     63089500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63089500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4900460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4900460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4900460000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4900460000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22174626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22174626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26779898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26779898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26779898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26779898                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012364                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000727                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010363                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17643.496989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17643.496989                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18832.686567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18832.686567                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17657.851782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17657.851782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17657.851782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17657.851782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          638                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.950000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        20836                       # number of writebacks
system.cpu.dcache.writebacks::total             20836                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       162830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       162830                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       162831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       162831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       162831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       162831                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111343                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3349                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       114692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       114692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       114692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114692                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1990041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1990041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     56349500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56349500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2046391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2046391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2046391000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2046391000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004283                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17873.072398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17873.072398                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16825.768886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16825.768886                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17842.491194                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17842.491194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17842.491194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17842.491194                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
