<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/sparc/utility.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/sparc/utility.hh</h1><a href="sparc_2utility_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __ARCH_SPARC_UTILITY_HH__</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_SPARC_UTILITY_HH__</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="sparc_2isa__traits_8hh.html">arch/sparc/isa_traits.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="sparc_2registers_8hh.html">arch/sparc/registers.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2tlb_8hh.html">arch/sparc/tlb.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="fault__fwd_8hh.html">sim/fault_fwd.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="keyword">namespace </span>SparcISA
<a name="l00045"></a>00045 {
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="keyword">inline</span> <a class="code" href="namespaceSparcISA.html#ad2dd2c09ea20fdef260773e5cb128f93">PCState</a>
<a name="l00048"></a><a class="code" href="namespaceSparcISA.html#a78daadca16f296fa73d02e493f19ba4a">00048</a> <a class="code" href="namespaceSparcISA.html#a78daadca16f296fa73d02e493f19ba4a">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;callPC)
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050     <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> ret = callPC;
<a name="l00051"></a>00051     ret.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a2f3cdfc88ed61928bd28242996e0f86e">uEnd</a>();
<a name="l00052"></a>00052     ret.<a class="code" href="classGenericISA_1_1SimplePCState.html#a4012b666ba851e747ea4229c7cf55c5b">pc</a>(curPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>());
<a name="l00053"></a>00053     <span class="keywordflow">return</span> ret;
<a name="l00054"></a>00054 }
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 uint64_t <a class="code" href="namespaceSparcISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00059"></a><a class="code" href="namespaceSparcISA.html#accf04e5f1db51bd27beab2f091d4e999">00059</a> <a class="code" href="namespaceSparcISA.html#accf04e5f1db51bd27beab2f091d4e999">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061     PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67aa1cd313f40fd82bcbb96f5da27334613">MISCREG_PSTATE</a>);
<a name="l00062"></a>00062     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67af07fe83c7aaf7daf2dbf05faafddc505">MISCREG_HPSTATE</a>);
<a name="l00063"></a>00063     <span class="keywordflow">return</span> !(pstate.priv || hpstate.hpriv);
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 
<a name="l00070"></a>00070 <span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;
<a name="l00071"></a>00071 <span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a97e4061eeb8177ba68cd308488877c2c">zeroRegisters</a>(TC *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00076"></a><a class="code" href="namespaceSparcISA.html#a2f2a8ef3b49a1c14f0ee1e3f902528ec">00076</a> <a class="code" href="namespaceSparcISA.html#a2f2a8ef3b49a1c14f0ee1e3f902528ec">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078     <span class="comment">// Other CPUs will get activated by IPIs</span>
<a name="l00079"></a>00079     <span class="keywordflow">if</span> (cpuId == 0 || !<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00080"></a>00080         tc-&gt;<a class="code" href="classThreadContext.html#a9270160e6cce25ded6999f6e4e60a3ed">activate</a>(<a class="code" href="classCycles.html">Cycles</a>(0));
<a name="l00081"></a>00081 }
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a42833096094e5ff0f2de948bf8e5965c">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00090"></a><a class="code" href="namespaceSparcISA.html#acb3999b0d01cc0f4d8bb909b234dfa96">00090</a> <a class="code" href="namespaceSparcISA.html#acb3999b0d01cc0f4d8bb909b234dfa96">advancePC</a>(<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     inst-&gt;advancePC(pc);
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="keyword">inline</span> uint64_t
<a name="l00096"></a><a class="code" href="namespaceSparcISA.html#a01ed5c632599d5d874461f3251873236">00096</a> <a class="code" href="namespaceSparcISA.html#a01ed5c632599d5d874461f3251873236">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00097"></a>00097 {
<a name="l00098"></a>00098     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67a478dbe5c19351f5d7ce762be37fe0113">MISCREG_MMU_P_CONTEXT</a>);
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 } <span class="comment">// namespace SparcISA</span>
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
