# compile vhdl design source files
vhdl xil_defaultlib  "../../../../src/vhdl/heartbeat_gen.vhd"

# Do not sort compile order
nosort
