m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vadd4
!s110 1597915214
!i10b 1
!s100 e:iQ2c:N^L>^P8?XN0;^b1
I?4]ANB6HYYURTUe6Dk1k>3
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/gabri/Documents/Projects/FPGA-Benchmark/Basis and Theory/Test_Verilog
w1597915090
8C:/Users/gabri/Documents/Projects/FPGA-Benchmark/Basis and Theory/Test_Verilog/add4.v
FC:/Users/gabri/Documents/Projects/FPGA-Benchmark/Basis and Theory/Test_Verilog/add4.v
L0 2
OP;L;10.4a;61
r1
!s85 0
31
!s108 1597915213.000000
!s107 C:/Users/gabri/Documents/Projects/FPGA-Benchmark/Basis and Theory/Test_Verilog/add4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gabri/Documents/Projects/FPGA-Benchmark/Basis and Theory/Test_Verilog/add4.v|
!s101 -O0
!i113 1
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
