// Seed: 797849296
module module_0;
  always @(posedge "") begin : LABEL_0
    $unsigned(55);
    ;
  end
endmodule
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    output supply0 id_6,
    inout tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input uwire module_1
);
  logic [7:0][1 : -1] id_12;
  assign id_12[-1] = -1;
  assign id_7 = id_12;
  module_0 modCall_1 ();
endmodule
