--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test_vhdl/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml atlys_ddr_test_vhdl.twx
atlys_ddr_test_vhdl.ncd -o atlys_ddr_test_vhdl.twr atlys_ddr_test_vhdl.pcf -ucf
atlys.ucf

Design file:              atlys_ddr_test_vhdl.ncd
Physical constraint file: atlys_ddr_test_vhdl.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_I
------------+------------+------------+------------+------------+--------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                              | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                             | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------+--------+
RESET_I     |   10.093(R)|      SLOW  |   -2.615(R)|      SLOW  |interface/u_ddr2/c3_mcb_drp_clk                               |   0.000|
            |    7.890(R)|      SLOW  |   -4.024(R)|      FAST  |interface/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in|   0.000|
mcb3_rzq    |   -0.044(R)|      FAST  |    2.257(R)|      SLOW  |interface/u_ddr2/c3_mcb_drp_clk                               |   0.000|
mcb3_zio    |    0.860(R)|      SLOW  |    0.875(R)|      SLOW  |interface/u_ddr2/c3_mcb_drp_clk                               |   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------+--------+

Clock CLK_I to Pad
----------------+-----------------+------------+-----------------+------------+---------------------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                 | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                | Phase  |
----------------+-----------------+------------+-----------------+------------+---------------------------------+--------+
LED_O<0>        |        12.820(R)|      SLOW  |         5.547(R)|      FAST  |c3_clk0                          |   0.000|
LED_O<1>        |        12.744(R)|      SLOW  |         5.504(R)|      FAST  |c3_clk0                          |   0.000|
mcb3_dram_a<0>  |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<1>  |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<2>  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<3>  |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<4>  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<5>  |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<6>  |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<7>  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<8>  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<9>  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<10> |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<11> |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_a<12> |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ba<0> |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ba<1> |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ba<2> |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_cas_n |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ck    |        12.088(R)|      SLOW  |         5.500(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ck_n  |        12.149(R)|      SLOW  |         5.525(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_cke   |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_dm    |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<0> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<1> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<2> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<3> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<4> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<5> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<6> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<7> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<8> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<9> |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<10>|        12.200(R)|      SLOW  |         5.562(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<11>|        12.200(R)|      SLOW  |         5.562(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<12>|        12.200(R)|      SLOW  |         5.562(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<13>|        12.200(R)|      SLOW  |         5.562(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<14>|        12.191(R)|      SLOW  |         5.553(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dq<15>|        12.191(R)|      SLOW  |         5.553(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_dqs   |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_dqs_n |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_odt   |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_ras_n |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_udm   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x_180|   0.000|
mcb3_dram_udqs  |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_udqs_n|        12.211(R)|      SLOW  |         5.571(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_dram_we_n  |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |interface/u_ddr2/c3_sysclk_2x    |   0.000|
mcb3_rzq        |        17.741(R)|      SLOW  |         7.525(R)|      FAST  |interface/u_ddr2/c3_mcb_drp_clk  |   0.000|
mcb3_zio        |        21.220(R)|      SLOW  |         9.428(R)|      FAST  |interface/u_ddr2/c3_mcb_drp_clk  |   0.000|
----------------+-----------------+------------+-----------------+------------+---------------------------------+--------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   11.012|    1.370|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RESET_I        |mcb3_rzq       |   20.340|
RESET_I        |mcb3_zio       |   23.819|
---------------+---------------+---------+


Analysis completed Sun Jun  1 22:01:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



