;redcode
;assert 1
	SPL 0, 337
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, 0
	SUB 0, 12
	JMN -127, 100
	JMN @12, #-0
	JMP @12, #-0
	JMP @12, #-0
	JMN @12, #-0
	SUB 0, 0
	CMP -207, <-130
	SUB #12, @200
	SUB #12, @-0
	SUB @121, 103
	SUB 0, 12
	SUB @121, 103
	SUB 912, @10
	SLT 0, 0
	SUB #12, 5
	JMN 0, 801
	JMP 92, #10
	SUB 912, @10
	SUB 62, @290
	SLT 0, 0
	SUB 62, @290
	SUB 0, 1
	SUB 0, 1
	SUB 0, 12
	SUB 912, @10
	JMP 92, #10
	SUB 912, @10
	SUB <0, @102
	SUB #12, 5
	SUB @124, 106
	JMP 92, #10
	SUB @121, 103
	SUB @121, 100
	SUB @121, 100
	ADD #0, 0
	SUB #12, 5
	SUB #12, 5
	SUB 12, @10
	SUB -1, <-20
	SLT #709, <-1
	SPL 0, 337
	SLT #709, <-1
	CMP -207, <-130
	MOV -1, <-20
