Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:25:59 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
empty_n_reg/C                  count_reg[0]/D                 7.453         
empty_n_reg/C                  empty_n_reg/D                  7.986         
empty_n_reg/C                  full_n_reg/D                   8.154         
empty_n_reg/C                  count_reg[1]/D                 8.281         
tptr_reg[0]/C                  tptr_reg[0]/D                  8.450         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_U/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram_U/ram_reg/ADDRBWRADDR[4]
                                                              8.548         
iptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_U/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram_U/ram_reg/ADDRARDADDR[4]
                                                              8.661         
full_n_reg/C                   iptr_reg[0]/D                  8.772         



