[dram_structure]
protocol = DDR4
bankgroups = 4
banks_per_group = 4
rows = 65536
# DRAMsim3 calculates:
#   devices_per_rank = bus_width / device_width (e.g. 64 / 8 = 8 devices)
#   page_size (bytes) = columns * device_width / 8 (e.g. 1024 * 8 / 8 = 1024 bytes)
#   megs_per_bank = page_size * (rows / 1024) / 1024 (e.g. 1024 * 64k/1k / 1k = 64 MB)
#   megs_per_rank = megs_per_bank * banks * devices_per_rank (e.g. 64 MB * 16 banks * 8 devices = 8192 MB)
columns = 1024
device_width = 8
BL = 8

[timing]
tCK = 0.63
AL = 0
CL = 22
CWL = 16
tRCD = 22
tRP = 22
tRAS = 52
tRFC = 560
tRFC2 = 416
tRFC4 = 256
tREFI = 12480
tRPRE = 1
tWPRE = 1
tRRD_S = 4
tRRD_L = 8
tWTR_S = 4
tWTR_L = 12
tFAW = 34
tWR = 24
tWR2 = 25
tRTP = 12
tCCD_S = 4
tCCD_L = 8
tCKE = 8
tCKESR = 9
tXS = 576
tXP = 10
tRTRS = 1

[power]
VDD = 1.2
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30

# ch_pos: 7 ch_mask: 1
# ra_pos: c ra_mask: 3
# bg_pos: a bg_mask: 3
# ba_pos: 8 ba_mask: 3
# ro_pos: e ro_mask: ffff
# co_pos: 0 co_mask: 7f
[system]
# DRAMsim3 uses channel_size to determine the number of ranks:
#   ranks = channel_size / megs_per_rank
# Since megs_per_rank is 8192 MB (8 GB), setting channel_size = 32768 results in 4 ranks.
channel_size = 32768
channels = 2
ranks = 4
bus_width = 64
address_mapping = rorabgbachco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 0

