// Seed: 1138708803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1 = id_2;
  assign id_1[-1] = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_2 = 32'd9
) (
    input supply0 _id_0,
    input wor id_1,
    input tri1 _id_2
);
  logic [7:0][id_0  +  id_2 : 1] id_4;
  logic [id_2  <  id_0 : 1] id_5;
  wire  [  1  :  -1  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  assign id_4[1] = id_22;
  wire id_25;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_20,
      id_11,
      id_12
  );
  wire id_26;
endmodule
