// Seed: 1164300811
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  logic id_3;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output tri1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input wor id_12,
    output wire id_13,
    input supply0 id_14
);
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.id_0 = 0;
  always_ff disable id_16;
endmodule
