<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4912" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4912{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4912{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4912{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4912{left:80px;bottom:998px;letter-spacing:-0.17px;}
#t5_4912{left:132px;bottom:998px;letter-spacing:-0.15px;}
#t6_4912{left:180px;bottom:998px;letter-spacing:-0.15px;}
#t7_4912{left:400px;bottom:998px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t8_4912{left:400px;bottom:981px;letter-spacing:-0.11px;}
#t9_4912{left:475px;bottom:998px;letter-spacing:-0.12px;}
#ta_4912{left:567px;bottom:998px;letter-spacing:-0.12px;}
#tb_4912{left:567px;bottom:976px;letter-spacing:-0.12px;}
#tc_4912{left:567px;bottom:959px;letter-spacing:-0.11px;}
#td_4912{left:567px;bottom:943px;letter-spacing:-0.12px;}
#te_4912{left:567px;bottom:926px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tf_4912{left:567px;bottom:904px;letter-spacing:-0.11px;}
#tg_4912{left:567px;bottom:888px;letter-spacing:-0.11px;}
#th_4912{left:567px;bottom:871px;letter-spacing:-0.11px;}
#ti_4912{left:80px;bottom:846px;letter-spacing:-0.16px;}
#tj_4912{left:132px;bottom:846px;letter-spacing:-0.15px;}
#tk_4912{left:180px;bottom:846px;letter-spacing:-0.14px;}
#tl_4912{left:476px;bottom:846px;letter-spacing:-0.12px;}
#tm_4912{left:567px;bottom:846px;letter-spacing:-0.12px;}
#tn_4912{left:749px;bottom:846px;}
#to_4912{left:752px;bottom:846px;letter-spacing:-0.13px;}
#tp_4912{left:567px;bottom:825px;letter-spacing:-0.12px;}
#tq_4912{left:567px;bottom:808px;letter-spacing:-0.11px;}
#tr_4912{left:567px;bottom:791px;letter-spacing:-0.11px;}
#ts_4912{left:567px;bottom:774px;letter-spacing:-0.12px;}
#tt_4912{left:567px;bottom:753px;letter-spacing:-0.11px;}
#tu_4912{left:567px;bottom:736px;letter-spacing:-0.11px;}
#tv_4912{left:567px;bottom:719px;letter-spacing:-0.11px;}
#tw_4912{left:80px;bottom:695px;letter-spacing:-0.17px;}
#tx_4912{left:132px;bottom:695px;letter-spacing:-0.15px;}
#ty_4912{left:180px;bottom:695px;letter-spacing:-0.15px;}
#tz_4912{left:400px;bottom:695px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t10_4912{left:400px;bottom:678px;letter-spacing:-0.11px;}
#t11_4912{left:475px;bottom:695px;letter-spacing:-0.13px;}
#t12_4912{left:567px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_4912{left:749px;bottom:695px;}
#t14_4912{left:752px;bottom:695px;letter-spacing:-0.13px;}
#t15_4912{left:80px;bottom:654px;letter-spacing:-0.17px;}
#t16_4912{left:132px;bottom:654px;letter-spacing:-0.15px;}
#t17_4912{left:180px;bottom:654px;letter-spacing:-0.15px;}
#t18_4912{left:400px;bottom:654px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t19_4912{left:400px;bottom:637px;letter-spacing:-0.11px;}
#t1a_4912{left:475px;bottom:654px;letter-spacing:-0.12px;}
#t1b_4912{left:567px;bottom:654px;letter-spacing:-0.12px;}
#t1c_4912{left:567px;bottom:637px;letter-spacing:-0.14px;}
#t1d_4912{left:79px;bottom:613px;letter-spacing:-0.16px;}
#t1e_4912{left:133px;bottom:613px;letter-spacing:-0.16px;}
#t1f_4912{left:180px;bottom:613px;letter-spacing:-0.14px;}
#t1g_4912{left:567px;bottom:613px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1h_4912{left:567px;bottom:591px;letter-spacing:-0.12px;}
#t1i_4912{left:567px;bottom:574px;letter-spacing:-0.11px;}
#t1j_4912{left:567px;bottom:558px;letter-spacing:-0.12px;}
#t1k_4912{left:567px;bottom:541px;letter-spacing:-0.1px;word-spacing:-0.88px;}
#t1l_4912{left:567px;bottom:524px;letter-spacing:-0.11px;}
#t1m_4912{left:567px;bottom:507px;letter-spacing:-0.11px;}
#t1n_4912{left:79px;bottom:483px;letter-spacing:-0.16px;}
#t1o_4912{left:132px;bottom:483px;letter-spacing:-0.15px;}
#t1p_4912{left:180px;bottom:483px;letter-spacing:-0.13px;}
#t1q_4912{left:567px;bottom:483px;letter-spacing:-0.12px;}
#t1r_4912{left:749px;bottom:483px;}
#t1s_4912{left:752px;bottom:483px;letter-spacing:-0.13px;}
#t1t_4912{left:567px;bottom:461px;letter-spacing:-0.12px;}
#t1u_4912{left:567px;bottom:444px;letter-spacing:-0.11px;}
#t1v_4912{left:567px;bottom:428px;letter-spacing:-0.11px;}
#t1w_4912{left:567px;bottom:411px;letter-spacing:-0.12px;}
#t1x_4912{left:567px;bottom:389px;letter-spacing:-0.11px;}
#t1y_4912{left:567px;bottom:373px;letter-spacing:-0.11px;}
#t1z_4912{left:567px;bottom:356px;letter-spacing:-0.11px;}
#t20_4912{left:80px;bottom:331px;letter-spacing:-0.17px;}
#t21_4912{left:132px;bottom:331px;letter-spacing:-0.17px;}
#t22_4912{left:180px;bottom:331px;letter-spacing:-0.14px;}
#t23_4912{left:400px;bottom:331px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#t24_4912{left:400px;bottom:315px;letter-spacing:-0.11px;}
#t25_4912{left:475px;bottom:331px;letter-spacing:-0.13px;}
#t26_4912{left:567px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t27_4912{left:749px;bottom:331px;}
#t28_4912{left:752px;bottom:331px;letter-spacing:-0.13px;}
#t29_4912{left:79px;bottom:290px;letter-spacing:-0.16px;}
#t2a_4912{left:132px;bottom:290px;letter-spacing:-0.16px;}
#t2b_4912{left:180px;bottom:290px;letter-spacing:-0.15px;}
#t2c_4912{left:400px;bottom:290px;letter-spacing:-0.09px;}
#t2d_4912{left:400px;bottom:273px;letter-spacing:-0.11px;}
#t2e_4912{left:475px;bottom:290px;letter-spacing:-0.12px;}
#t2f_4912{left:567px;bottom:290px;letter-spacing:-0.12px;}
#t2g_4912{left:567px;bottom:273px;letter-spacing:-0.14px;}
#t2h_4912{left:80px;bottom:249px;letter-spacing:-0.16px;}
#t2i_4912{left:132px;bottom:249px;letter-spacing:-0.16px;}
#t2j_4912{left:180px;bottom:249px;letter-spacing:-0.15px;}
#t2k_4912{left:400px;bottom:249px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2l_4912{left:400px;bottom:232px;letter-spacing:-0.11px;}
#t2m_4912{left:475px;bottom:249px;letter-spacing:-0.12px;}
#t2n_4912{left:567px;bottom:249px;letter-spacing:-0.12px;}
#t2o_4912{left:567px;bottom:228px;letter-spacing:-0.12px;}
#t2p_4912{left:567px;bottom:211px;letter-spacing:-0.11px;}
#t2q_4912{left:567px;bottom:194px;letter-spacing:-0.12px;}
#t2r_4912{left:567px;bottom:177px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2s_4912{left:567px;bottom:156px;letter-spacing:-0.11px;}
#t2t_4912{left:567px;bottom:139px;letter-spacing:-0.11px;}
#t2u_4912{left:567px;bottom:122px;letter-spacing:-0.11px;}
#t2v_4912{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_4912{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2x_4912{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t2y_4912{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_4912{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t30_4912{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t31_4912{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_4912{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t33_4912{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t34_4912{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t35_4912{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t36_4912{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t37_4912{left:534px;bottom:1053px;}
#t38_4912{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t39_4912{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t3a_4912{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4912{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4912{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4912{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4912{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4912{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4912{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4912{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4912" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4912Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4912" style="-webkit-user-select: none;"><object width="935" height="1210" data="4912/4912.svg" type="image/svg+xml" id="pdf4912" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4912" class="t s1_4912">2-390 </span><span id="t2_4912" class="t s1_4912">Vol. 4 </span>
<span id="t3_4912" class="t s2_4912">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4912" class="t s3_4912">406H </span><span id="t5_4912" class="t s3_4912">1030 </span><span id="t6_4912" class="t s3_4912">IA32_MC1_ADDR </span><span id="t7_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t8_4912" class="t s3_4912">4, 6 </span>
<span id="t9_4912" class="t s3_4912">Shared </span><span id="ta_4912" class="t s3_4912">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tb_4912" class="t s3_4912">The IA32_MC1_ADDR register is either not </span>
<span id="tc_4912" class="t s3_4912">implemented or contains no address if the </span>
<span id="td_4912" class="t s3_4912">ADDRV flag in the IA32_MC1_STATUS register </span>
<span id="te_4912" class="t s3_4912">is clear. </span>
<span id="tf_4912" class="t s3_4912">When not implemented in the processor, all </span>
<span id="tg_4912" class="t s3_4912">reads and writes to this MSR will cause a </span>
<span id="th_4912" class="t s3_4912">general-protection exception. </span>
<span id="ti_4912" class="t s3_4912">407H </span><span id="tj_4912" class="t s3_4912">1031 </span><span id="tk_4912" class="t s3_4912">IA32_MC1_MISC </span><span id="tl_4912" class="t s3_4912">Shared </span><span id="tm_4912" class="t s3_4912">See Section 16.3.2.4, “IA32_MC</span><span id="tn_4912" class="t s4_4912">i</span><span id="to_4912" class="t s3_4912">_MISC MSRs.” </span>
<span id="tp_4912" class="t s3_4912">The IA32_MC1_MISC MSR is either not </span>
<span id="tq_4912" class="t s3_4912">implemented or does not contain additional </span>
<span id="tr_4912" class="t s3_4912">information if the MISCV flag in the </span>
<span id="ts_4912" class="t s3_4912">IA32_MC1_STATUS register is clear. </span>
<span id="tt_4912" class="t s3_4912">When not implemented in the processor, all </span>
<span id="tu_4912" class="t s3_4912">reads and writes to this MSR will cause a </span>
<span id="tv_4912" class="t s3_4912">general-protection exception. </span>
<span id="tw_4912" class="t s3_4912">408H </span><span id="tx_4912" class="t s3_4912">1032 </span><span id="ty_4912" class="t s3_4912">IA32_MC2_CTL </span><span id="tz_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t10_4912" class="t s3_4912">4, 6 </span>
<span id="t11_4912" class="t s3_4912">Shared </span><span id="t12_4912" class="t s3_4912">See Section 16.3.2.1, “IA32_MC</span><span id="t13_4912" class="t s4_4912">i</span><span id="t14_4912" class="t s3_4912">_CTL MSRs.” </span>
<span id="t15_4912" class="t s3_4912">409H </span><span id="t16_4912" class="t s3_4912">1033 </span><span id="t17_4912" class="t s3_4912">IA32_MC2_STATUS </span><span id="t18_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t19_4912" class="t s3_4912">4, 6 </span>
<span id="t1a_4912" class="t s3_4912">Shared </span><span id="t1b_4912" class="t s3_4912">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t1c_4912" class="t s3_4912">MSRS.” </span>
<span id="t1d_4912" class="t s3_4912">40AH </span><span id="t1e_4912" class="t s3_4912">1034 </span><span id="t1f_4912" class="t s3_4912">IA32_MC2_ADDR </span><span id="t1g_4912" class="t s3_4912">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1h_4912" class="t s3_4912">The IA32_MC2_ADDR register is either not </span>
<span id="t1i_4912" class="t s3_4912">implemented or contains no address if the </span>
<span id="t1j_4912" class="t s3_4912">ADDRV flag in the IA32_MC2_STATUS register </span>
<span id="t1k_4912" class="t s3_4912">is clear. When not implemented in the processor, </span>
<span id="t1l_4912" class="t s3_4912">all reads and writes to this MSR will cause a </span>
<span id="t1m_4912" class="t s3_4912">general-protection exception. </span>
<span id="t1n_4912" class="t s3_4912">40BH </span><span id="t1o_4912" class="t s3_4912">1035 </span><span id="t1p_4912" class="t s3_4912">IA32_MC2_MISC </span><span id="t1q_4912" class="t s3_4912">See Section 16.3.2.4, “IA32_MC</span><span id="t1r_4912" class="t s4_4912">i</span><span id="t1s_4912" class="t s3_4912">_MISC MSRs.” </span>
<span id="t1t_4912" class="t s3_4912">The IA32_MC2_MISC MSR is either not </span>
<span id="t1u_4912" class="t s3_4912">implemented or does not contain additional </span>
<span id="t1v_4912" class="t s3_4912">information if the MISCV flag in the </span>
<span id="t1w_4912" class="t s3_4912">IA32_MC2_STATUS register is clear. </span>
<span id="t1x_4912" class="t s3_4912">When not implemented in the processor, all </span>
<span id="t1y_4912" class="t s3_4912">reads and writes to this MSR will cause a </span>
<span id="t1z_4912" class="t s3_4912">general-protection exception. </span>
<span id="t20_4912" class="t s3_4912">40CH </span><span id="t21_4912" class="t s3_4912">1036 </span><span id="t22_4912" class="t s3_4912">IA32_MC3_CTL </span><span id="t23_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t24_4912" class="t s3_4912">4, 6 </span>
<span id="t25_4912" class="t s3_4912">Shared </span><span id="t26_4912" class="t s3_4912">See Section 16.3.2.1, “IA32_MC</span><span id="t27_4912" class="t s4_4912">i</span><span id="t28_4912" class="t s3_4912">_CTL MSRs.” </span>
<span id="t29_4912" class="t s3_4912">40DH </span><span id="t2a_4912" class="t s3_4912">1037 </span><span id="t2b_4912" class="t s3_4912">IA32_MC3_STATUS </span><span id="t2c_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t2d_4912" class="t s3_4912">4, 6 </span>
<span id="t2e_4912" class="t s3_4912">Shared </span><span id="t2f_4912" class="t s3_4912">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t2g_4912" class="t s3_4912">MSRS.” </span>
<span id="t2h_4912" class="t s3_4912">40EH </span><span id="t2i_4912" class="t s3_4912">1038 </span><span id="t2j_4912" class="t s3_4912">IA32_MC3_ADDR </span><span id="t2k_4912" class="t s3_4912">0, 1, 2, 3, </span>
<span id="t2l_4912" class="t s3_4912">4, 6 </span>
<span id="t2m_4912" class="t s3_4912">Shared </span><span id="t2n_4912" class="t s3_4912">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2o_4912" class="t s3_4912">The IA32_MC3_ADDR register is either not </span>
<span id="t2p_4912" class="t s3_4912">implemented or contains no address if the </span>
<span id="t2q_4912" class="t s3_4912">ADDRV flag in the IA32_MC3_STATUS register </span>
<span id="t2r_4912" class="t s3_4912">is clear. </span>
<span id="t2s_4912" class="t s3_4912">When not implemented in the processor, all </span>
<span id="t2t_4912" class="t s3_4912">reads and writes to this MSR will cause a </span>
<span id="t2u_4912" class="t s3_4912">general-protection exception. </span>
<span id="t2v_4912" class="t s5_4912">Table 2-55. </span><span id="t2w_4912" class="t s5_4912">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2x_4912" class="t s5_4912">(Contd.) </span>
<span id="t2y_4912" class="t s6_4912">Register </span>
<span id="t2z_4912" class="t s6_4912">Address </span>
<span id="t30_4912" class="t s6_4912">Register Name </span>
<span id="t31_4912" class="t s6_4912">Fields and Flags </span>
<span id="t32_4912" class="t s6_4912">Model </span>
<span id="t33_4912" class="t s6_4912">Avail- </span>
<span id="t34_4912" class="t s6_4912">ability </span>
<span id="t35_4912" class="t s6_4912">Shared/ </span>
<span id="t36_4912" class="t s6_4912">Unique </span>
<span id="t37_4912" class="t s7_4912">1 </span>
<span id="t38_4912" class="t s6_4912">Bit Description </span>
<span id="t39_4912" class="t s6_4912">Hex </span><span id="t3a_4912" class="t s6_4912">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
