#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 08:33:28 2025
# Process ID: 25651
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3161.968 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2440.449 ; gain = 114.992 ; free physical = 223537 ; free virtual = 419406
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25679
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.938 ; gain = 399.559 ; free physical = 222465 ; free virtual = 418706
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3796.789 ; gain = 1332.410 ; free physical = 221257 ; free virtual = 417769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3796.789 ; gain = 1332.410 ; free physical = 221198 ; free virtual = 417760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3816.715 ; gain = 1352.336 ; free physical = 221109 ; free virtual = 417683
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3974.586 ; gain = 1510.207 ; free physical = 212232 ; free virtual = 410130
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               12 Bit    Registers := 251   
	               10 Bit    Registers := 2331  
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input   10 Bit        Muxes := 2311  
	   2 Input    9 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 88    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121634_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121639_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[5]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[5]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[5]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[8]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[9]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_121979_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121999_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_122009_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122029_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122039_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_reg_122034_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_reg_122024_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_reg_122004_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_reg_121994_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_reg_121974_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121959_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121969_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_reg_121964_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_reg_121954_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[3]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[5]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[5]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i1888_i_1_reg_121099_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_1_reg_121129_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_121169_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_reg_121164_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i_i1660_i_reg_121154_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i1816_i_reg_121124_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i1890_i_reg_121104_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120239_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i_i_i_reg_120234_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_121049_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i_i1814_i_reg_121114_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1248_i_i_reg_121574_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_122154_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42366_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24146_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24142_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24138_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24134_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24130_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_24126_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_24122_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_24118_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_24114_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_24110_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_24106_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_24102_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_24098_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_24094_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_24090_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_24086_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_24082_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_24078_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_24074_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_24070_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120759_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_121029_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i301_i_i302_i_reg_121504_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_120094_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42566_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i_i226_i_reg_121514_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42506_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2522_i_reg_120934_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i1813_i_i_reg_120474_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i614_i_reg_121414_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_120804_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 4268.867 ; gain = 1804.488 ; free physical = 199689 ; free virtual = 403844
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:50 . Memory (MB): peak = 4268.867 ; gain = 1804.488 ; free physical = 198965 ; free virtual = 403393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:58 . Memory (MB): peak = 4284.879 ; gain = 1820.500 ; free physical = 198251 ; free virtual = 402789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:03:10 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 198061 ; free virtual = 402782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:03:10 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 198055 ; free virtual = 402783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:03:13 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 197996 ; free virtual = 402760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:03:13 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 197997 ; free virtual = 402760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:03:18 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 197950 ; free virtual = 402785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:03:18 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 197953 ; free virtual = 402789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    21|
|3     |LUT2  |   393|
|4     |LUT3  |  2615|
|5     |LUT4  | 11991|
|6     |LUT5  |  2810|
|7     |LUT6  | 38264|
|8     |MUXF7 |   118|
|9     |FDRE  | 24212|
|10    |FDSE  |    61|
|11    |IBUF  | 20004|
|12    |OBUF  |   223|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 100713|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    180|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     48|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     47|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     48|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     37|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     37|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     46|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     37|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     48|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     37|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     47|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     37|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     46|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |     37|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     48|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     37|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |     46|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     37|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |     49|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     37|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |     46|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     37|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_13                                                |     47|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |     37|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_14                                                |     47|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |     37|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |     48|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |     37|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |     46|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |     37|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |     47|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |     37|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_18                                                |     46|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|43    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_20_4 |  79347|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:03:18 . Memory (MB): peak = 4301.949 ; gain = 1837.570 ; free physical = 197954 ; free virtual = 402790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:03:24 . Memory (MB): peak = 4305.859 ; gain = 1841.480 ; free physical = 211575 ; free virtual = 416490
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:03:24 . Memory (MB): peak = 4305.859 ; gain = 1841.480 ; free physical = 211576 ; free virtual = 416476
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.9 . Memory (MB): peak = 4305.859 ; gain = 0.000 ; free physical = 211481 ; free virtual = 416496
INFO: [Netlist 29-17] Analyzing 20123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4519.137 ; gain = 0.000 ; free physical = 210864 ; free virtual = 416341
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: d8a3f825
INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:47 ; elapsed = 00:03:50 . Memory (MB): peak = 4519.137 ; gain = 2078.688 ; free physical = 210853 ; free virtual = 416343
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17298.141; main = 3767.678; forked = 13918.900
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22418.148; main = 4519.141; forked = 18116.195
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4583.168 ; gain = 64.031 ; free physical = 210681 ; free virtual = 416338

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10983973c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4681.559 ; gain = 98.391 ; free physical = 209421 ; free virtual = 415864

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10983973c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209150 ; free virtual = 415694
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10983973c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209143 ; free virtual = 415695
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 92041b02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209111 ; free virtual = 415692
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1130c08e9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209104 ; free virtual = 415708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 123ec4e15

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209100 ; free virtual = 415708
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6d4ddc0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 208881 ; free virtual = 415490

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6d4ddc0b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209090 ; free virtual = 415710

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6d4ddc0b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209090 ; free virtual = 415710

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209090 ; free virtual = 415710
Ending Netlist Obfuscation Task | Checksum: 6d4ddc0b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4845.512 ; gain = 0.000 ; free physical = 209090 ; free virtual = 415710
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 4845.512 ; gain = 326.375 ; free physical = 209089 ; free virtual = 415710
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 08:39:07 2025...
