// Seed: 1074021577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1, negedge id_2) $display;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    input wire id_2,
    input supply0 id_3
    , id_5
);
  always @(id_3 or posedge 1'b0) begin : LABEL_0
    id_5 <= #1 1;
    id_5 <= id_1;
  end
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
