Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\transceiver_fifo\trans_fifo_in\trans_fifo_in.ip --block-symbol-file --output-directory=E:\Z8\Z8_out_fiber20210207\src\transceiver_fifo\trans_fifo_in\trans_fifo_in --family="Arria 10" --part=10AX027H4F34E3SG
: trans_fifo_in.fifo_0: Targeting device family: Arria 10.
: trans_fifo_in.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: trans_fifo_in.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: trans_fifo_in.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: trans_fifo_in.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\transceiver_fifo\trans_fifo_in\trans_fifo_in.ip --synthesis=VERILOG --output-directory=E:\Z8\Z8_out_fiber20210207\src\transceiver_fifo\trans_fifo_in\trans_fifo_in --family="Arria 10" --part=10AX027H4F34E3SG
: trans_fifo_in.fifo_0: Targeting device family: Arria 10.
: trans_fifo_in.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: trans_fifo_in.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: trans_fifo_in.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: trans_fifo_in.fifo_0: Embedded set_false_path assignment is disabled.
Info: trans_fifo_in: "Transforming system: trans_fifo_in"
Info: trans_fifo_in: "Naming system components in system: trans_fifo_in"
Info: trans_fifo_in: "Processing generation queue"
Info: trans_fifo_in: "Generating: trans_fifo_in"
Info: trans_fifo_in: "Generating: trans_fifo_in_fifo_181_jimbr3i"
Info: trans_fifo_in: Done "trans_fifo_in" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in trans_fifo_in. No files generated.
Info: Finished: Generate IP Core Documentation
