// Seed: 3657233735
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output uwire id_2,
    input uwire id_3
);
  module_2 modCall_1 ();
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply1 id_7
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd23,
    parameter id_3 = 32'd61,
    parameter id_8 = 32'd81
) ();
  logic [1 : (  1  )] id_1;
  ;
  assign module_0.id_1 = 0;
  logic _id_2 = 1 == id_2;
  wor _id_3 = 1'b0;
  wire id_4;
  logic [id_2  <  -1 'b0 : id_3] id_5 = id_1;
  logic [7:0] id_6;
  wire id_7;
  ;
  tri1 _id_8 = -1;
  assign id_6[id_8] = 1;
  logic [1 : id_3] id_9;
  assign id_9 = {id_6{id_9}};
  wire [-1 : 1] id_10;
endmodule
