#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Mon Mar 19 16:36:00 2018
# Process ID: 4664
# Current directory: C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.runs/synth_1
# Command line: vivado.exe -log parallel_mult_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source parallel_mult_fpga.tcl
# Log file: C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.runs/synth_1/parallel_mult_fpga.vds
# Journal file: C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source parallel_mult_fpga.tcl -notrace
Command: synth_design -top parallel_mult_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 344.355 ; gain = 100.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'parallel_mult_fpga' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_mult_fpga.v:23]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/debounce2.v:1]
	Parameter depth bound to: 5 - type: integer 
	Parameter history_max bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (1#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/debounce2.v:1]
INFO: [Synth 8-638] synthesizing module 'parallel_multiplier_top' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_multiplier_top.v:23]
INFO: [Synth 8-638] synthesizing module 'pip_reg' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/pip_reg.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pip_reg' (2#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/pip_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'and_mod' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/and_mod.v:23]
INFO: [Synth 8-256] done synthesizing module 'and_mod' (3#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/and_mod.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_8bit' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_CLA_top' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_CLA_top.v:23]
INFO: [Synth 8-638] synthesizing module 'half_adders' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/half_adders.v:23]
INFO: [Synth 8-256] done synthesizing module 'half_adders' (4#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/half_adders.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_generator' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/CLA_generator.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_generator' (5#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/CLA_generator.v:23]
INFO: [Synth 8-638] synthesizing module 'xor_mod' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/xor_mod.v:23]
INFO: [Synth 8-256] done synthesizing module 'xor_mod' (6#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/xor_mod.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_CLA_top' (7#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_CLA_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_8bit' (8#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'pip_reg__parameterized0' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/pip_reg.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pip_reg__parameterized0' (8#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/pip_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'parallel_multiplier_top' (9#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_multiplier_top.v:23]
INFO: [Synth 8-638] synthesizing module 'split' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_mult_fpga.v:77]
INFO: [Synth 8-256] done synthesizing module 'split' (10#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_mult_fpga.v:77]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (11#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (12#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/led_mux.v:10]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (13#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'parallel_mult_fpga' (14#1) [C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_mult_fpga.v:23]
