// Seed: 3585030355
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd86,
    parameter id_5 = 32'd65,
    parameter id_7 = 32'd6
) (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input uwire _id_4,
    input wire _id_5,
    output tri id_6,
    input tri0 _id_7,
    input supply1 id_8,
    output tri0 id_9
);
  wire [id_7  .  id_5  !=  1 'h0 : id_5  ===  id_4] id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_6 = id_8;
endmodule
