

================================================================
== Synthesis Summary Report of 'kernel_stage1'
================================================================
+ General Information: 
    * Date:           Wed Oct  4 23:31:19 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        proj_kernel_stage1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+------+-------+----------+-----------+----------+----------+---------+----------+------+----------+-------------+------------+-----+
    |                           Modules                          | Issue|       | Latency  |  Latency  | Iteration|          |   Trip  |          |      |          |             |            |     |
    |                           & Loops                          | Type | Slack | (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------------------------------+------+-------+----------+-----------+----------+----------+---------+----------+------+----------+-------------+------------+-----+
    |+ kernel_stage1                                             |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|  90 (~0%)|  23470 (~0%)|  38831 (2%)|    -|
    | + BatchNorm_1_2_3_4_5_19_1                                 |     -|   0.00|    551937|  2.760e+07|         -|    551937|        -|        no|     -|  17 (~0%)|   2018 (~0%)|  3754 (~0%)|    -|
    |  o VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3         |     -|  36.50|    551936|  2.760e+07|       154|         -|     3584|        no|     -|         -|            -|           -|    -|
    |   + BatchNorm_1_2_3_4_5_19_1_Pipeline_VITIS_LOOP_18_4      |     -|   0.00|       136|  6.800e+03|         -|       136|        -|        no|     -|  13 (~0%)|    864 (~0%)|  1271 (~0%)|    -|
    |    o VITIS_LOOP_18_4                                       |     -|  36.50|       134|  6.700e+03|        24|         1|      112|       yes|     -|         -|            -|           -|    -|
    | + Pointwise_conv_6_7_18_21_1                               |     -|   0.00|  97542148|  4.877e+09|         -|  97542148|        -|        no|     -|  10 (~0%)|   1127 (~0%)|  1808 (~0%)|    -|
    |  o Out_Row_Out_Column_Output_Channel                       |     -|  36.50|  97542144|  4.877e+09|        81|         -|  1204224|        no|     -|         -|            -|           -|    -|
    |   + Pointwise_conv_6_7_18_21_1_Pipeline_In_Channel         |     -|   0.00|        52|  2.600e+03|         -|        52|        -|        no|     -|   6 (~0%)|    584 (~0%)|   669 (~0%)|    -|
    |    o In_Channel                                            |     -|  36.50|        50|  2.500e+03|        20|         1|       32|       yes|     -|         -|            -|           -|    -|
    | + kernel_stage1_Pipeline_VITIS_LOOP_8_1                    |     -|   0.00|   1204240|  6.021e+07|         -|   1204240|        -|        no|     -|         -|    340 (~0%)|   353 (~0%)|    -|
    |  o VITIS_LOOP_8_1                                          |     -|  36.50|   1204238|  6.021e+07|        16|         1|  1204224|       yes|     -|         -|            -|           -|    -|
    | + ConvNormAct                                              |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|  23 (~0%)|   4475 (~0%)|  8017 (~0%)|    -|
    |  + DW_conv_9_23_26_1                                       |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|  14 (~0%)|   2052 (~0%)|  3230 (~0%)|    -|
    |   o Batch_Out_Column_Kernel_Row_Kernel_Col                 |     -|  36.50|         -|          -|         -|         -|        -|        no|     -|         -|            -|           -|    -|
    |    o Output_Channel                                        |     -|  36.50|         -|          -|         -|         -|        -|        no|     -|         -|            -|           -|    -|
    |     + DW_conv_9_23_26_1_Pipeline_In_Channel                |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|   9 (~0%)|   1169 (~0%)|  1651 (~0%)|    -|
    |      o In_Channel                                          |    II|  36.50|         -|          -|        36|        36|        -|       yes|     -|         -|            -|           -|    -|
    |  + ConvNormAct_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3    |     -|   0.00|    301087|  1.505e+07|         -|    301087|        -|        no|     -|   9 (~0%)|   2076 (~0%)|  3891 (~0%)|    -|
    |   o VITIS_LOOP_16_2_VITIS_LOOP_17_3                        |    II|  36.50|    301085|  1.505e+07|        86|        56|     5376|       yes|     -|         -|            -|           -|    -|
    |  + ConvNormAct_Pipeline_VITIS_LOOP_8_1                     |     -|   0.00|    301072|  1.505e+07|         -|    301072|        -|        no|     -|         -|    338 (~0%)|   351 (~0%)|    -|
    |   o VITIS_LOOP_8_1                                         |     -|  36.50|    301070|  1.505e+07|        16|         1|   301056|       yes|     -|         -|            -|           -|    -|
    | + Pointwise_conv_6_28_31_1                                 |     -|   0.00|  12744705|  6.372e+08|         -|  12744705|        -|        no|     -|   6 (~0%)|    590 (~0%)|  1394 (~0%)|    -|
    |  o Out_Row_Out_Column_Output_Channel                       |     -|  36.50|  12744704|  6.372e+08|       127|         -|   100352|        no|     -|         -|            -|           -|    -|
    |   + Pointwise_conv_6_28_31_1_Pipeline_In_Channel           |     -|   0.00|       107|  5.350e+03|         -|       107|        -|        no|     -|   5 (~0%)|    304 (~0%)|   583 (~0%)|    -|
    |    o In_Channel                                            |     -|  36.50|       105|  5.250e+03|        11|         1|       96|       yes|     -|         -|            -|           -|    -|
    | + kernel_stage1_Pipeline_VITIS_LOOP_8_11                   |     -|   0.00|    200720|  1.004e+07|         -|    200720|        -|        no|     -|         -|    337 (~0%)|   350 (~0%)|    -|
    |  o VITIS_LOOP_8_1                                          |     -|  36.50|    200718|  1.004e+07|        16|         1|   200704|       yes|     -|         -|            -|           -|    -|
    | + ConvNormAct_1                                            |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|  23 (~0%)|   4473 (~0%)|  8161 (~0%)|    -|
    |  + DW_conv_9_23_26_1                                       |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|  14 (~0%)|   2052 (~0%)|  3230 (~0%)|    -|
    |   o Batch_Out_Column_Kernel_Row_Kernel_Col                 |     -|  36.50|         -|          -|         -|         -|        -|        no|     -|         -|            -|           -|    -|
    |    o Output_Channel                                        |     -|  36.50|         -|          -|         -|         -|        -|        no|     -|         -|            -|           -|    -|
    |     + DW_conv_9_23_26_1_Pipeline_In_Channel                |     -|   0.00|         -|          -|         -|         -|        -|        no|     -|   9 (~0%)|   1169 (~0%)|  1651 (~0%)|    -|
    |      o In_Channel                                          |    II|  36.50|         -|          -|        36|        36|        -|       yes|     -|         -|            -|           -|    -|
    |  + ConvNormAct_1_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3  |     -|   0.00|    200735|  1.004e+07|         -|    200735|        -|        no|     -|   9 (~0%)|   2075 (~0%)|  3890 (~0%)|    -|
    |   o VITIS_LOOP_16_2_VITIS_LOOP_17_3                        |    II|  36.50|    200733|  1.004e+07|        86|        56|     3584|       yes|     -|         -|            -|           -|    -|
    |  + ConvNormAct_1_Pipeline_VITIS_LOOP_8_1                   |     -|   0.00|    200720|  1.004e+07|         -|    200720|        -|        no|     -|         -|    337 (~0%)|   350 (~0%)|    -|
    |   o VITIS_LOOP_8_1                                         |     -|  36.50|    200718|  1.004e+07|        16|         1|   200704|       yes|     -|         -|            -|           -|    -|
    | + Compute_skip_30_32_34_1                                  |     -|   0.00|    200724|  1.004e+07|         -|    200724|        -|        no|     -|   3 (~0%)|    478 (~0%)|  1319 (~0%)|    -|
    |  + Compute_skip_30_32_34_1_Pipeline_VITIS_LOOP_20_3        |     -|   0.00|    200720|  1.004e+07|         -|    200720|        -|        no|     -|   2 (~0%)|    452 (~0%)|  1225 (~0%)|    -|
    |   o Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3                   |     -|  36.50|    200718|  1.004e+07|        16|         1|   200704|       yes|     -|         -|            -|           -|    -|
    +------------------------------------------------------------+------+-------+----------+-----------+----------+----------+---------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------------+--------+-------+--------+------------------------------------+
| Interface     | Register              | Offset | Width | Access | Description                        |
+---------------+-----------------------+--------+-------+--------+------------------------------------+
| s_axi_control | X_data_1              | 0x10   | 32    | W      | Data signal of X_data              |
| s_axi_control | X_data_2              | 0x14   | 32    | W      | Data signal of X_data              |
| s_axi_control | norm_1_weight_1       | 0x1c   | 32    | W      | Data signal of norm_1_weight       |
| s_axi_control | norm_1_weight_2       | 0x20   | 32    | W      | Data signal of norm_1_weight       |
| s_axi_control | norm_1_bias_1         | 0x28   | 32    | W      | Data signal of norm_1_bias         |
| s_axi_control | norm_1_bias_2         | 0x2c   | 32    | W      | Data signal of norm_1_bias         |
| s_axi_control | norm_1_running_mean_1 | 0x34   | 32    | W      | Data signal of norm_1_running_mean |
| s_axi_control | norm_1_running_mean_2 | 0x38   | 32    | W      | Data signal of norm_1_running_mean |
| s_axi_control | norm_1_running_var_1  | 0x40   | 32    | W      | Data signal of norm_1_running_var  |
| s_axi_control | norm_1_running_var_2  | 0x44   | 32    | W      | Data signal of norm_1_running_var  |
| s_axi_control | v_conv_1_weight_1     | 0x4c   | 32    | W      | Data signal of v_conv_1_weight     |
| s_axi_control | v_conv_1_weight_2     | 0x50   | 32    | W      | Data signal of v_conv_1_weight     |
| s_axi_control | v_conv_1_bias_1       | 0x58   | 32    | W      | Data signal of v_conv_1_bias       |
| s_axi_control | v_conv_1_bias_2       | 0x5c   | 32    | W      | Data signal of v_conv_1_bias       |
| s_axi_control | dw_conv_1_filter_1    | 0x64   | 32    | W      | Data signal of dw_conv_1_filter    |
| s_axi_control | dw_conv_1_filter_2    | 0x68   | 32    | W      | Data signal of dw_conv_1_filter    |
| s_axi_control | dw_norm_1_gamma_1     | 0x70   | 32    | W      | Data signal of dw_norm_1_gamma     |
| s_axi_control | dw_norm_1_gamma_2     | 0x74   | 32    | W      | Data signal of dw_norm_1_gamma     |
| s_axi_control | dw_norm_1_beta_1      | 0x7c   | 32    | W      | Data signal of dw_norm_1_beta      |
| s_axi_control | dw_norm_1_beta_2      | 0x80   | 32    | W      | Data signal of dw_norm_1_beta      |
| s_axi_control | dw_norm_1_mean_1      | 0x88   | 32    | W      | Data signal of dw_norm_1_mean      |
| s_axi_control | dw_norm_1_mean_2      | 0x8c   | 32    | W      | Data signal of dw_norm_1_mean      |
| s_axi_control | dw_norm_1_var_1       | 0x94   | 32    | W      | Data signal of dw_norm_1_var       |
| s_axi_control | dw_norm_1_var_2       | 0x98   | 32    | W      | Data signal of dw_norm_1_var       |
| s_axi_control | proj_1_weight_1       | 0xa0   | 32    | W      | Data signal of proj_1_weight       |
| s_axi_control | proj_1_weight_2       | 0xa4   | 32    | W      | Data signal of proj_1_weight       |
| s_axi_control | norm_2_weight_1       | 0xac   | 32    | W      | Data signal of norm_2_weight       |
| s_axi_control | norm_2_weight_2       | 0xb0   | 32    | W      | Data signal of norm_2_weight       |
| s_axi_control | norm_2_bias_1         | 0xb8   | 32    | W      | Data signal of norm_2_bias         |
| s_axi_control | norm_2_bias_2         | 0xbc   | 32    | W      | Data signal of norm_2_bias         |
| s_axi_control | norm_2_running_mean_1 | 0xc4   | 32    | W      | Data signal of norm_2_running_mean |
| s_axi_control | norm_2_running_mean_2 | 0xc8   | 32    | W      | Data signal of norm_2_running_mean |
| s_axi_control | norm_2_running_var_1  | 0xd0   | 32    | W      | Data signal of norm_2_running_var  |
| s_axi_control | norm_2_running_var_2  | 0xd4   | 32    | W      | Data signal of norm_2_running_var  |
| s_axi_control | v_conv_2_weight_1     | 0xdc   | 32    | W      | Data signal of v_conv_2_weight     |
| s_axi_control | v_conv_2_weight_2     | 0xe0   | 32    | W      | Data signal of v_conv_2_weight     |
| s_axi_control | v_conv_2_bias_1       | 0xe8   | 32    | W      | Data signal of v_conv_2_bias       |
| s_axi_control | v_conv_2_bias_2       | 0xec   | 32    | W      | Data signal of v_conv_2_bias       |
| s_axi_control | dw_conv_2_filter_1    | 0xf4   | 32    | W      | Data signal of dw_conv_2_filter    |
| s_axi_control | dw_conv_2_filter_2    | 0xf8   | 32    | W      | Data signal of dw_conv_2_filter    |
| s_axi_control | dw_norm_2_gamma_1     | 0x100  | 32    | W      | Data signal of dw_norm_2_gamma     |
| s_axi_control | dw_norm_2_gamma_2     | 0x104  | 32    | W      | Data signal of dw_norm_2_gamma     |
| s_axi_control | dw_norm_2_beta_1      | 0x10c  | 32    | W      | Data signal of dw_norm_2_beta      |
| s_axi_control | dw_norm_2_beta_2      | 0x110  | 32    | W      | Data signal of dw_norm_2_beta      |
| s_axi_control | dw_norm_2_mean_1      | 0x118  | 32    | W      | Data signal of dw_norm_2_mean      |
| s_axi_control | dw_norm_2_mean_2      | 0x11c  | 32    | W      | Data signal of dw_norm_2_mean      |
| s_axi_control | dw_norm_2_var_1       | 0x124  | 32    | W      | Data signal of dw_norm_2_var       |
| s_axi_control | dw_norm_2_var_2       | 0x128  | 32    | W      | Data signal of dw_norm_2_var       |
| s_axi_control | proj_2_weight_1       | 0x130  | 32    | W      | Data signal of proj_2_weight       |
| s_axi_control | proj_2_weight_2       | 0x134  | 32    | W      | Data signal of proj_2_weight       |
| s_axi_control | Y_norm_1_1            | 0x13c  | 32    | W      | Data signal of Y_norm_1            |
| s_axi_control | Y_norm_1_2            | 0x140  | 32    | W      | Data signal of Y_norm_1            |
| s_axi_control | Y_v_conv_1_1          | 0x148  | 32    | W      | Data signal of Y_v_conv_1          |
| s_axi_control | Y_v_conv_1_2          | 0x14c  | 32    | W      | Data signal of Y_v_conv_1          |
| s_axi_control | Y_v_relu_1_1          | 0x154  | 32    | W      | Data signal of Y_v_relu_1          |
| s_axi_control | Y_v_relu_1_2          | 0x158  | 32    | W      | Data signal of Y_v_relu_1          |
| s_axi_control | Y_dw_conv_1_1         | 0x160  | 32    | W      | Data signal of Y_dw_conv_1         |
| s_axi_control | Y_dw_conv_1_2         | 0x164  | 32    | W      | Data signal of Y_dw_conv_1         |
| s_axi_control | Y_dw_norm_1_1         | 0x16c  | 32    | W      | Data signal of Y_dw_norm_1         |
| s_axi_control | Y_dw_norm_1_2         | 0x170  | 32    | W      | Data signal of Y_dw_norm_1         |
| s_axi_control | Y_dw_act_1_1          | 0x178  | 32    | W      | Data signal of Y_dw_act_1          |
| s_axi_control | Y_dw_act_1_2          | 0x17c  | 32    | W      | Data signal of Y_dw_act_1          |
| s_axi_control | Y_proj_1_1            | 0x184  | 32    | W      | Data signal of Y_proj_1            |
| s_axi_control | Y_proj_1_2            | 0x188  | 32    | W      | Data signal of Y_proj_1            |
| s_axi_control | Y_norm_2_1            | 0x190  | 32    | W      | Data signal of Y_norm_2            |
| s_axi_control | Y_norm_2_2            | 0x194  | 32    | W      | Data signal of Y_norm_2            |
| s_axi_control | Y_v_conv_2_1          | 0x19c  | 32    | W      | Data signal of Y_v_conv_2          |
| s_axi_control | Y_v_conv_2_2          | 0x1a0  | 32    | W      | Data signal of Y_v_conv_2          |
| s_axi_control | Y_v_relu_2_1          | 0x1a8  | 32    | W      | Data signal of Y_v_relu_2          |
| s_axi_control | Y_v_relu_2_2          | 0x1ac  | 32    | W      | Data signal of Y_v_relu_2          |
| s_axi_control | Y_dw_conv_2_1         | 0x1b4  | 32    | W      | Data signal of Y_dw_conv_2         |
| s_axi_control | Y_dw_conv_2_2         | 0x1b8  | 32    | W      | Data signal of Y_dw_conv_2         |
| s_axi_control | Y_dw_norm_2_1         | 0x1c0  | 32    | W      | Data signal of Y_dw_norm_2         |
| s_axi_control | Y_dw_norm_2_2         | 0x1c4  | 32    | W      | Data signal of Y_dw_norm_2         |
| s_axi_control | Y_dw_act_2_1          | 0x1cc  | 32    | W      | Data signal of Y_dw_act_2          |
| s_axi_control | Y_dw_act_2_2          | 0x1d0  | 32    | W      | Data signal of Y_dw_act_2          |
| s_axi_control | Y_proj_2_1            | 0x1d8  | 32    | W      | Data signal of Y_proj_2            |
| s_axi_control | Y_proj_2_2            | 0x1dc  | 32    | W      | Data signal of Y_proj_2            |
| s_axi_control | Y_dw_skip_2_1         | 0x1e4  | 32    | W      | Data signal of Y_dw_skip_2         |
| s_axi_control | Y_dw_skip_2_2         | 0x1e8  | 32    | W      | Data signal of Y_dw_skip_2         |
| s_axi_control | Y_skip_2_1            | 0x1f0  | 32    | W      | Data signal of Y_skip_2            |
| s_axi_control | Y_skip_2_2            | 0x1f4  | 32    | W      | Data signal of Y_skip_2            |
+---------------+-----------------------+--------+-------+--------+------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------------+-----------+----------+
| Argument            | Direction | Datatype |
+---------------------+-----------+----------+
| X_data              | inout     | float*   |
| norm_1_weight       | in        | float*   |
| norm_1_bias         | in        | float*   |
| norm_1_running_mean | in        | float*   |
| norm_1_running_var  | in        | float*   |
| v_conv_1_weight     | in        | float*   |
| v_conv_1_bias       | in        | float*   |
| dw_conv_1_filter    | in        | float*   |
| dw_norm_1_gamma     | in        | float*   |
| dw_norm_1_beta      | in        | float*   |
| dw_norm_1_mean      | in        | float*   |
| dw_norm_1_var       | in        | float*   |
| proj_1_weight       | in        | float*   |
| norm_2_weight       | in        | float*   |
| norm_2_bias         | in        | float*   |
| norm_2_running_mean | in        | float*   |
| norm_2_running_var  | in        | float*   |
| v_conv_2_weight     | in        | float*   |
| v_conv_2_bias       | in        | float*   |
| dw_conv_2_filter    | in        | float*   |
| dw_norm_2_gamma     | in        | float*   |
| dw_norm_2_beta      | in        | float*   |
| dw_norm_2_mean      | in        | float*   |
| dw_norm_2_var       | in        | float*   |
| proj_2_weight       | in        | float*   |
| Y_norm_1            | inout     | float*   |
| Y_v_conv_1          | inout     | float*   |
| Y_v_relu_1          | inout     | float*   |
| Y_dw_conv_1         | inout     | float*   |
| Y_dw_norm_1         | inout     | float*   |
| Y_dw_act_1          | inout     | float*   |
| Y_proj_1            | inout     | float*   |
| Y_norm_2            | inout     | float*   |
| Y_v_conv_2          | inout     | float*   |
| Y_v_relu_2          | inout     | float*   |
| Y_dw_conv_2         | inout     | float*   |
| Y_dw_norm_2         | inout     | float*   |
| Y_dw_act_2          | inout     | float*   |
| Y_proj_2            | inout     | float*   |
| Y_dw_skip_2         | inout     | float*   |
| Y_skip_2            | inout     | float*   |
+---------------------+-----------+----------+

* SW-to-HW Mapping
+---------------------+---------------+-----------+----------+-------------------------------------------------+
| Argument            | HW Interface  | HW Type   | HW Usage | HW Info                                         |
+---------------------+---------------+-----------+----------+-------------------------------------------------+
| X_data              | m_axi_gmem0   | interface |          |                                                 |
| X_data              | s_axi_control | register  | offset   | name=X_data_1 offset=0x10 range=32              |
| X_data              | s_axi_control | register  | offset   | name=X_data_2 offset=0x14 range=32              |
| norm_1_weight       | m_axi_gmem    | interface |          |                                                 |
| norm_1_weight       | s_axi_control | register  | offset   | name=norm_1_weight_1 offset=0x1c range=32       |
| norm_1_weight       | s_axi_control | register  | offset   | name=norm_1_weight_2 offset=0x20 range=32       |
| norm_1_bias         | m_axi_gmem    | interface |          |                                                 |
| norm_1_bias         | s_axi_control | register  | offset   | name=norm_1_bias_1 offset=0x28 range=32         |
| norm_1_bias         | s_axi_control | register  | offset   | name=norm_1_bias_2 offset=0x2c range=32         |
| norm_1_running_mean | m_axi_gmem    | interface |          |                                                 |
| norm_1_running_mean | s_axi_control | register  | offset   | name=norm_1_running_mean_1 offset=0x34 range=32 |
| norm_1_running_mean | s_axi_control | register  | offset   | name=norm_1_running_mean_2 offset=0x38 range=32 |
| norm_1_running_var  | m_axi_gmem    | interface |          |                                                 |
| norm_1_running_var  | s_axi_control | register  | offset   | name=norm_1_running_var_1 offset=0x40 range=32  |
| norm_1_running_var  | s_axi_control | register  | offset   | name=norm_1_running_var_2 offset=0x44 range=32  |
| v_conv_1_weight     | m_axi_gmem    | interface |          |                                                 |
| v_conv_1_weight     | s_axi_control | register  | offset   | name=v_conv_1_weight_1 offset=0x4c range=32     |
| v_conv_1_weight     | s_axi_control | register  | offset   | name=v_conv_1_weight_2 offset=0x50 range=32     |
| v_conv_1_bias       | m_axi_gmem    | interface |          |                                                 |
| v_conv_1_bias       | s_axi_control | register  | offset   | name=v_conv_1_bias_1 offset=0x58 range=32       |
| v_conv_1_bias       | s_axi_control | register  | offset   | name=v_conv_1_bias_2 offset=0x5c range=32       |
| dw_conv_1_filter    | m_axi_gmem    | interface |          |                                                 |
| dw_conv_1_filter    | s_axi_control | register  | offset   | name=dw_conv_1_filter_1 offset=0x64 range=32    |
| dw_conv_1_filter    | s_axi_control | register  | offset   | name=dw_conv_1_filter_2 offset=0x68 range=32    |
| dw_norm_1_gamma     | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_gamma     | s_axi_control | register  | offset   | name=dw_norm_1_gamma_1 offset=0x70 range=32     |
| dw_norm_1_gamma     | s_axi_control | register  | offset   | name=dw_norm_1_gamma_2 offset=0x74 range=32     |
| dw_norm_1_beta      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_beta      | s_axi_control | register  | offset   | name=dw_norm_1_beta_1 offset=0x7c range=32      |
| dw_norm_1_beta      | s_axi_control | register  | offset   | name=dw_norm_1_beta_2 offset=0x80 range=32      |
| dw_norm_1_mean      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_mean      | s_axi_control | register  | offset   | name=dw_norm_1_mean_1 offset=0x88 range=32      |
| dw_norm_1_mean      | s_axi_control | register  | offset   | name=dw_norm_1_mean_2 offset=0x8c range=32      |
| dw_norm_1_var       | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_var       | s_axi_control | register  | offset   | name=dw_norm_1_var_1 offset=0x94 range=32       |
| dw_norm_1_var       | s_axi_control | register  | offset   | name=dw_norm_1_var_2 offset=0x98 range=32       |
| proj_1_weight       | m_axi_gmem    | interface |          |                                                 |
| proj_1_weight       | s_axi_control | register  | offset   | name=proj_1_weight_1 offset=0xa0 range=32       |
| proj_1_weight       | s_axi_control | register  | offset   | name=proj_1_weight_2 offset=0xa4 range=32       |
| norm_2_weight       | m_axi_gmem    | interface |          |                                                 |
| norm_2_weight       | s_axi_control | register  | offset   | name=norm_2_weight_1 offset=0xac range=32       |
| norm_2_weight       | s_axi_control | register  | offset   | name=norm_2_weight_2 offset=0xb0 range=32       |
| norm_2_bias         | m_axi_gmem    | interface |          |                                                 |
| norm_2_bias         | s_axi_control | register  | offset   | name=norm_2_bias_1 offset=0xb8 range=32         |
| norm_2_bias         | s_axi_control | register  | offset   | name=norm_2_bias_2 offset=0xbc range=32         |
| norm_2_running_mean | m_axi_gmem    | interface |          |                                                 |
| norm_2_running_mean | s_axi_control | register  | offset   | name=norm_2_running_mean_1 offset=0xc4 range=32 |
| norm_2_running_mean | s_axi_control | register  | offset   | name=norm_2_running_mean_2 offset=0xc8 range=32 |
| norm_2_running_var  | m_axi_gmem    | interface |          |                                                 |
| norm_2_running_var  | s_axi_control | register  | offset   | name=norm_2_running_var_1 offset=0xd0 range=32  |
| norm_2_running_var  | s_axi_control | register  | offset   | name=norm_2_running_var_2 offset=0xd4 range=32  |
| v_conv_2_weight     | m_axi_gmem    | interface |          |                                                 |
| v_conv_2_weight     | s_axi_control | register  | offset   | name=v_conv_2_weight_1 offset=0xdc range=32     |
| v_conv_2_weight     | s_axi_control | register  | offset   | name=v_conv_2_weight_2 offset=0xe0 range=32     |
| v_conv_2_bias       | m_axi_gmem    | interface |          |                                                 |
| v_conv_2_bias       | s_axi_control | register  | offset   | name=v_conv_2_bias_1 offset=0xe8 range=32       |
| v_conv_2_bias       | s_axi_control | register  | offset   | name=v_conv_2_bias_2 offset=0xec range=32       |
| dw_conv_2_filter    | m_axi_gmem    | interface |          |                                                 |
| dw_conv_2_filter    | s_axi_control | register  | offset   | name=dw_conv_2_filter_1 offset=0xf4 range=32    |
| dw_conv_2_filter    | s_axi_control | register  | offset   | name=dw_conv_2_filter_2 offset=0xf8 range=32    |
| dw_norm_2_gamma     | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_gamma     | s_axi_control | register  | offset   | name=dw_norm_2_gamma_1 offset=0x100 range=32    |
| dw_norm_2_gamma     | s_axi_control | register  | offset   | name=dw_norm_2_gamma_2 offset=0x104 range=32    |
| dw_norm_2_beta      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_beta      | s_axi_control | register  | offset   | name=dw_norm_2_beta_1 offset=0x10c range=32     |
| dw_norm_2_beta      | s_axi_control | register  | offset   | name=dw_norm_2_beta_2 offset=0x110 range=32     |
| dw_norm_2_mean      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_mean      | s_axi_control | register  | offset   | name=dw_norm_2_mean_1 offset=0x118 range=32     |
| dw_norm_2_mean      | s_axi_control | register  | offset   | name=dw_norm_2_mean_2 offset=0x11c range=32     |
| dw_norm_2_var       | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_var       | s_axi_control | register  | offset   | name=dw_norm_2_var_1 offset=0x124 range=32      |
| dw_norm_2_var       | s_axi_control | register  | offset   | name=dw_norm_2_var_2 offset=0x128 range=32      |
| proj_2_weight       | m_axi_gmem    | interface |          |                                                 |
| proj_2_weight       | s_axi_control | register  | offset   | name=proj_2_weight_1 offset=0x130 range=32      |
| proj_2_weight       | s_axi_control | register  | offset   | name=proj_2_weight_2 offset=0x134 range=32      |
| Y_norm_1            | m_axi_gmem1   | interface |          |                                                 |
| Y_norm_1            | s_axi_control | register  | offset   | name=Y_norm_1_1 offset=0x13c range=32           |
| Y_norm_1            | s_axi_control | register  | offset   | name=Y_norm_1_2 offset=0x140 range=32           |
| Y_v_conv_1          | m_axi_gmem2   | interface |          |                                                 |
| Y_v_conv_1          | s_axi_control | register  | offset   | name=Y_v_conv_1_1 offset=0x148 range=32         |
| Y_v_conv_1          | s_axi_control | register  | offset   | name=Y_v_conv_1_2 offset=0x14c range=32         |
| Y_v_relu_1          | m_axi_gmem3   | interface |          |                                                 |
| Y_v_relu_1          | s_axi_control | register  | offset   | name=Y_v_relu_1_1 offset=0x154 range=32         |
| Y_v_relu_1          | s_axi_control | register  | offset   | name=Y_v_relu_1_2 offset=0x158 range=32         |
| Y_dw_conv_1         | m_axi_gmem0   | interface |          |                                                 |
| Y_dw_conv_1         | s_axi_control | register  | offset   | name=Y_dw_conv_1_1 offset=0x160 range=32        |
| Y_dw_conv_1         | s_axi_control | register  | offset   | name=Y_dw_conv_1_2 offset=0x164 range=32        |
| Y_dw_norm_1         | m_axi_gmem1   | interface |          |                                                 |
| Y_dw_norm_1         | s_axi_control | register  | offset   | name=Y_dw_norm_1_1 offset=0x16c range=32        |
| Y_dw_norm_1         | s_axi_control | register  | offset   | name=Y_dw_norm_1_2 offset=0x170 range=32        |
| Y_dw_act_1          | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_act_1          | s_axi_control | register  | offset   | name=Y_dw_act_1_1 offset=0x178 range=32         |
| Y_dw_act_1          | s_axi_control | register  | offset   | name=Y_dw_act_1_2 offset=0x17c range=32         |
| Y_proj_1            | m_axi_gmem0   | interface |          |                                                 |
| Y_proj_1            | s_axi_control | register  | offset   | name=Y_proj_1_1 offset=0x184 range=32           |
| Y_proj_1            | s_axi_control | register  | offset   | name=Y_proj_1_2 offset=0x188 range=32           |
| Y_norm_2            | m_axi_gmem2   | interface |          |                                                 |
| Y_norm_2            | s_axi_control | register  | offset   | name=Y_norm_2_1 offset=0x190 range=32           |
| Y_norm_2            | s_axi_control | register  | offset   | name=Y_norm_2_2 offset=0x194 range=32           |
| Y_v_conv_2          | m_axi_gmem1   | interface |          |                                                 |
| Y_v_conv_2          | s_axi_control | register  | offset   | name=Y_v_conv_2_1 offset=0x19c range=32         |
| Y_v_conv_2          | s_axi_control | register  | offset   | name=Y_v_conv_2_2 offset=0x1a0 range=32         |
| Y_v_relu_2          | m_axi_gmem0   | interface |          |                                                 |
| Y_v_relu_2          | s_axi_control | register  | offset   | name=Y_v_relu_2_1 offset=0x1a8 range=32         |
| Y_v_relu_2          | s_axi_control | register  | offset   | name=Y_v_relu_2_2 offset=0x1ac range=32         |
| Y_dw_conv_2         | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_conv_2         | s_axi_control | register  | offset   | name=Y_dw_conv_2_1 offset=0x1b4 range=32        |
| Y_dw_conv_2         | s_axi_control | register  | offset   | name=Y_dw_conv_2_2 offset=0x1b8 range=32        |
| Y_dw_norm_2         | m_axi_gmem0   | interface |          |                                                 |
| Y_dw_norm_2         | s_axi_control | register  | offset   | name=Y_dw_norm_2_1 offset=0x1c0 range=32        |
| Y_dw_norm_2         | s_axi_control | register  | offset   | name=Y_dw_norm_2_2 offset=0x1c4 range=32        |
| Y_dw_act_2          | m_axi_gmem2   | interface |          |                                                 |
| Y_dw_act_2          | s_axi_control | register  | offset   | name=Y_dw_act_2_1 offset=0x1cc range=32         |
| Y_dw_act_2          | s_axi_control | register  | offset   | name=Y_dw_act_2_2 offset=0x1d0 range=32         |
| Y_proj_2            | m_axi_gmem1   | interface |          |                                                 |
| Y_proj_2            | s_axi_control | register  | offset   | name=Y_proj_2_1 offset=0x1d8 range=32           |
| Y_proj_2            | s_axi_control | register  | offset   | name=Y_proj_2_2 offset=0x1dc range=32           |
| Y_dw_skip_2         | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_skip_2         | s_axi_control | register  | offset   | name=Y_dw_skip_2_1 offset=0x1e4 range=32        |
| Y_dw_skip_2         | s_axi_control | register  | offset   | name=Y_dw_skip_2_2 offset=0x1e8 range=32        |
| Y_skip_2            | m_axi_gmem2   | interface |          |                                                 |
| Y_skip_2            | s_axi_control | register  | offset   | name=Y_skip_2_1 offset=0x1f0 range=32           |
| Y_skip_2            | s_axi_control | register  | offset   | name=Y_skip_2_2 offset=0x1f4 range=32           |
+---------------------+---------------+-----------+----------+-------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                 |
+--------------+-----------------+-----------+----------+-------+--------------------------+
| m_axi_gmem0  | VITIS_LOOP_18_4 | read      | variable | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem1  | VITIS_LOOP_18_4 | write     | variable | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem0  | VITIS_LOOP_18_4 | read      | 56       | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem1  | VITIS_LOOP_18_4 | write     | 56       | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem   | In_Channel      | read      | variable | 32    | Pointwise_conv.cpp:29:21 |
| m_axi_gmem3  | VITIS_LOOP_18_4 | read      | 56       | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem0  | VITIS_LOOP_18_4 | write     | 56       | 32    | BatchNorm.cpp:18:34      |
| m_axi_gmem0  | VITIS_LOOP_20_3 | read      | variable | 32    | ComputeSkip.cpp:20:34    |
| m_axi_gmem2  | VITIS_LOOP_20_3 | read      | variable | 32    | ComputeSkip.cpp:20:34    |
| m_axi_gmem3  | VITIS_LOOP_20_3 | write     | variable | 32    | ComputeSkip.cpp:20:34    |
+--------------+-----------------+-----------+----------+-------+--------------------------+

* Inferred Bursts and Widening Missed
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+
| HW Interface      | Variable        | Loop            | Problem                                                                                                 | Resolution | Location                 |
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+
| m_axi_gmem2       | Y_v_conv_1      | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem3       | Y_v_relu_1      | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem1       | Y_v_conv_2      | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem0       | Y_v_relu_2      | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem,gmem   | running_mean    | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | running_var     | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | gamma           | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | beta            | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem0,gmem0 | X_data          | VITIS_LOOP_17_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem1,gmem2 | Y_data          | VITIS_LOOP_17_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem1,gmem2 | buffer_DataIn_1 | In_Channel      | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:29:21 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | Output_Channel  | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_bias     | Out_Column      | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:22:13 |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem,gmem   | norm_mean       | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | norm_var        | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | norm_gamma      | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem,gmem   | norm_beta       | VITIS_LOOP_17_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem0,gmem3 | dw_out          | VITIS_LOOP_17_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_17_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:17:30      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem3,gmem2 | act_out         | VITIS_LOOP_8_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:8:18            |
| m_axi_gmem3,gmem3 | buffer_DataIn_1 | In_Channel      | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:29:21 |
| m_axi_gmem0,gmem1 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | Output_Channel  | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem0,gmem1 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem0,gmem0 | in1             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem2,gmem1 | in2             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem3,gmem2 | out             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem0,gmem0 | X_data          | VITIS_LOOP_18_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:18:34      |
| m_axi_gmem1,gmem2 | Y_data          | VITIS_LOOP_18_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:18:34      |
| m_axi_gmem,gmem   | buffer_bias     | Output_Channel  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | In_Channel      | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:29:21 |
| m_axi_gmem0,gmem3 | dw_out          | VITIS_LOOP_18_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:18:34      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_18_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:18:34      |
| m_axi_gmem,gmem   | buffer_kernel   | In_Channel      | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:29:21 |
| m_axi_gmem0,gmem0 | in1             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem2,gmem1 | in2             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem3,gmem2 | out             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem        |                 |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | Pointwise_conv.cpp:25:17 |
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------------------------+-----+--------+----------------+-------+---------+---------+
| Name                                                                                          | DSP | Pragma | Variable       | Op    | Impl    | Latency |
+-----------------------------------------------------------------------------------------------+-----+--------+----------------+-------+---------+---------+
| + kernel_stage1                                                                               | 90  |        |                |       |         |         |
|  + BatchNorm_1_2_3_4_5_19_1                                                                   | 17  |        |                |       |         |         |
|    mul_6ns_7ns_13_1_1_U27                                                                     | -   |        | bound          | mul   | auto    | 0       |
|    empty_fu_403_p2                                                                            | -   |        | empty          | add   | fabric  | 0       |
|    empty_208_fu_408_p2                                                                        | -   |        | empty_208      | add   | fabric  | 0       |
|    empty_209_fu_413_p2                                                                        | -   |        | empty_209      | add   | fabric  | 0       |
|    empty_210_fu_418_p2                                                                        | -   |        | empty_210      | add   | fabric  | 0       |
|    tmp2_cast_fu_423_p2                                                                        | -   |        | tmp2_cast      | add   | fabric  | 0       |
|    mul_5ns_7ns_12_1_1_U28                                                                     | -   |        | tmp3           | mul   | auto    | 0       |
|    add_ln15_fu_483_p2                                                                         | -   |        | add_ln15       | add   | fabric  | 0       |
|    add_ln16_fu_579_p2                                                                         | -   |        | add_ln16       | add   | fabric  | 0       |
|    p_mid118_fu_601_p2                                                                         | -   |        | p_mid118       | add   | fabric  | 0       |
|    p_mid120_fu_606_p2                                                                         | -   |        | p_mid120       | add   | fabric  | 0       |
|    p_mid122_fu_611_p2                                                                         | -   |        | p_mid122       | add   | fabric  | 0       |
|    p_mid124_fu_616_p2                                                                         | -   |        | p_mid124       | add   | fabric  | 0       |
|    tmp2_cast_mid1_fu_621_p2                                                                   | -   |        | tmp2_cast_mid1 | add   | fabric  | 0       |
|    mul_5ns_7ns_12_1_1_U29                                                                     | -   |        | tmp3_mid1      | mul   | auto    | 0       |
|    dadd_64ns_64ns_64_1_full_dsp_1_U25                                                         | 3   |        | add_mid2       | dadd  | fulldsp | 0       |
|    tmp1_fu_828_p2                                                                             | -   |        | tmp1           | add   | fabric  | 0       |
|    mul_mul_12ns_7ns_19_4_1_U30                                                                | 1   |        | empty_212      | mul   | dsp48   | 3       |
|    empty_213_fu_860_p2                                                                        | -   |        | empty_213      | add   | fabric  | 0       |
|    empty_214_fu_865_p2                                                                        | -   |        | empty_214      | add   | fabric  | 0       |
|    dsqrt_64ns_64ns_64_5_no_dsp_1_U26                                                          | -   |        | tmp            | dsqrt | fabric  | 4       |
|    add_ln17_fu_838_p2                                                                         | -   |        | add_ln17       | add   | fabric  | 0       |
|    add_ln16_3_fu_747_p2                                                                       | -   |        | add_ln16_3     | add   | fabric  | 0       |
|   + BatchNorm_1_2_3_4_5_19_1_Pipeline_VITIS_LOOP_18_4                                         | 13  |        |                |       |         |         |
|     add_ln18_fu_226_p2                                                                        | -   |        | add_ln18       | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U1                                                         | 2   |        | sub            | fsub  | fulldsp | 0       |
|     ddiv_64ns_64ns_64_5_no_dsp_1_U6                                                           | -   |        | div            | ddiv  | fabric  | 4       |
|     dmul_64ns_64ns_64_2_max_dsp_1_U5                                                          | 8   |        | mul            | dmul  | maxdsp  | 1       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U4                                                         | 3   |        | add2           | dadd  | fulldsp | 0       |
|  + Pointwise_conv_6_7_18_21_1                                                                 | 10  |        |                |       |         |         |
|    mul_7ns_7ns_14_1_1_U69                                                                     | -   |        | bound          | mul   | auto    | 0       |
|    mul_mul_7ns_14ns_21_4_1_U72                                                                | 1   |        | bound4         | mul   | dsp48   | 3       |
|    add_ln19_fu_321_p2                                                                         | -   |        | add_ln19       | add   | fabric  | 0       |
|    add_ln19_1_fu_341_p2                                                                       | -   |        | add_ln19_1     | add   | fabric  | 0       |
|    add_ln22_fu_499_p2                                                                         | -   |        | add_ln22       | add   | fabric  | 0       |
|    mul_7ns_6ns_12_1_1_U70                                                                     | -   |        | empty_147      | mul   | auto    | 0       |
|    empty_148_fu_414_p2                                                                        | -   |        | empty_148      | add   | fabric  | 0       |
|    mul_7ns_7ns_14_1_1_U71                                                                     | -   |        | empty_149      | mul   | auto    | 0       |
|    ama_addmuladd_14ns_7ns_7ns_7ns_21_4_1_U73                                                  | 1   |        | empty_150      | add   | dsp48   | 3       |
|    ama_addmuladd_14ns_7ns_7ns_7ns_21_4_1_U73                                                  | 1   |        | empty_151      | mul   | dsp48   | 3       |
|    ama_addmuladd_14ns_7ns_7ns_7ns_21_4_1_U73                                                  | 1   |        | empty_152      | add   | dsp48   | 3       |
|    empty_153_fu_532_p2                                                                        | -   |        | empty_153      | add   | fabric  | 0       |
|    add_ln35_fu_434_p2                                                                         | -   |        | add_ln35       | add   | fabric  | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U68                                                         | 2   |        | add1           | fadd  | fulldsp | 0       |
|    add_ln25_fu_449_p2                                                                         | -   |        | add_ln25       | add   | fabric  | 0       |
|    add_ln22_1_fu_455_p2                                                                       | -   |        | add_ln22_1     | add   | fabric  | 0       |
|   + Pointwise_conv_6_7_18_21_1_Pipeline_In_Channel                                            | 6   |        |                |       |         |         |
|     add_ln29_fu_256_p2                                                                        | -   |        | add_ln29       | add   | fabric  | 0       |
|     add_ln32_3_fu_265_p2                                                                      | -   |        | add_ln32_3     | add   | fabric  | 0       |
|     ama_addmuladd_12ns_7ns_7ns_7ns_19_4_1_U50                                                 | 1   |        | add_ln32       | add   | dsp48   | 3       |
|     ama_addmuladd_12ns_7ns_7ns_7ns_19_4_1_U50                                                 | 1   |        | mul_ln32       | mul   | dsp48   | 3       |
|     ama_addmuladd_12ns_7ns_7ns_7ns_19_4_1_U50                                                 | 1   |        | add_ln32_1     | add   | dsp48   | 3       |
|     add_ln32_2_fu_298_p2                                                                      | -   |        | add_ln32_2     | add   | fabric  | 0       |
|     fmul_32ns_32ns_32_1_max_dsp_1_U48                                                         | 3   |        | mul            | fmul  | maxdsp  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U47                                                        | 2   |        | add            | fadd  | fulldsp | 0       |
|  + kernel_stage1_Pipeline_VITIS_LOOP_8_1                                                      | 0   |        |                |       |         |         |
|    add_ln10_fu_169_p2                                                                         | -   |        | add_ln10       | add   | fabric  | 0       |
|    add_ln10_1_fu_195_p2                                                                       | -   |        | add_ln10_1     | add   | fabric  | 0       |
|    add_ln8_fu_221_p2                                                                          | -   |        | add_ln8        | add   | fabric  | 0       |
|  + ConvNormAct                                                                                | 23  |        |                |       |         |         |
|   + DW_conv_9_23_26_1 (grp_DW_conv_9_23_26_1_fu_122)                                          | 14  |        |                |       |         |         |
|     mul_7ns_7ns_14_1_1_U119                                                                   | -   |        | mul_ln64       | mul   | auto    | 0       |
|     p_mid1144_fu_467_p2                                                                       | -   |        | p_mid1144      | sub   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U126                                                          | 1   |        | empty_167      | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U126                                                          | 1   |        | empty_168      | add   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U127                                                          | 1   |        | empty_169      | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U127                                                          | 1   |        | add_ln51_1     | add   | dsp48   | 3       |
|     empty_170_fu_501_p2                                                                       | -   |        | empty_170      | add   | fabric  | 0       |
|     mul_8s_7ns_15_1_1_U120                                                                    | -   |        | empty_171      | mul   | auto    | 0       |
|     add_ln34_fu_532_p2                                                                        | -   |        | add_ln34       | add   | fabric  | 0       |
|     add_ln37_fu_610_p2                                                                        | -   |        | add_ln37       | add   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U128                                                          | 1   |        | p_mid152       | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U128                                                          | 1   |        | p_mid154       | add   | dsp48   | 3       |
|     mul_8s_7ns_15_1_1_U121                                                                    | -   |        | p_mid180       | mul   | auto    | 0       |
|     add_ln40_fu_657_p2                                                                        | -   |        | add_ln40       | add   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U129                                                          | 1   |        | p_mid116       | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U129                                                          | 1   |        | add_ln51_2     | add   | dsp48   | 3       |
|     mul_8s_7ns_15_1_1_U122                                                                    | -   |        | p_mid132       | mul   | auto    | 0       |
|     add_ln44_fu_826_p2                                                                        | -   |        | add_ln44       | add   | fabric  | 0       |
|     p_mid1_fu_843_p2                                                                          | -   |        | p_mid1         | add   | fabric  | 0       |
|     mul_8s_7ns_15_1_1_U123                                                                    | -   |        | p_mid16        | mul   | auto    | 0       |
|     add_ln51_fu_930_p2                                                                        | -   |        | add_ln51       | add   | fabric  | 0       |
|     add_ln64_fu_973_p2                                                                        | -   |        | add_ln64       | add   | fabric  | 0       |
|     add_ln73_fu_984_p2                                                                        | -   |        | add_ln73       | add   | fabric  | 0       |
|     add_ln58_fu_990_p2                                                                        | -   |        | add_ln58       | add   | fabric  | 0       |
|     mul_32s_7ns_32_1_1_U124                                                                   | 1   |        | in_ch          | mul   | auto    | 0       |
|     empty_173_fu_1078_p2                                                                      | -   |        | empty_173      | add   | fabric  | 0       |
|     add_ln74_fu_1214_p2                                                                       | -   |        | add_ln74       | add   | fabric  | 0       |
|     add_ln47_fu_1108_p2                                                                       | -   |        | add_ln47       | add   | fabric  | 0       |
|     add_ln44_1_fu_1113_p2                                                                     | -   |        | add_ln44_1     | add   | fabric  | 0       |
|     add_ln40_1_fu_1126_p2                                                                     | -   |        | add_ln40_1     | add   | fabric  | 0       |
|     add_ln37_1_fu_1139_p2                                                                     | -   |        | add_ln37_1     | add   | fabric  | 0       |
|    + DW_conv_9_23_26_1_Pipeline_In_Channel (grp_DW_conv_9_23_26_1_Pipeline_In_Channel_fu_321) | 9   |        |                |       |         |         |
|      add_ln67_fu_317_p2                                                                       | -   |        | add_ln67       | add   | fabric  | 0       |
|      mul_14ns_62s_62_1_1_U97                                                                  | 4   |        | mul_ln64       | mul   | auto    | 0       |
|      add_ln65_fu_346_p2                                                                       | -   |        | add_ln65       | add   | fabric  | 0       |
|      add_ln66_fu_382_p2                                                                       | -   |        | add_ln66       | add   | fabric  | 0       |
|      add_ln66_1_fu_426_p2                                                                     | -   |        | add_ln66_1     | add   | fabric  | 0       |
|      fmul_32ns_32ns_32_1_max_dsp_1_U96                                                        | 3   |        | mul            | fmul  | maxdsp  | 0       |
|      fadd_32ns_32ns_32_1_full_dsp_1_U95                                                       | 2   |        | add            | fadd  | fulldsp | 0       |
|      add_ln68_fu_474_p2                                                                       | -   |        | add_ln68       | add   | fabric  | 0       |
|      grp_fu_461_p0                                                                            | -   |        | add_ln68_1     | add   | fabric  | 0       |
|   + ConvNormAct_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3                                      | 9   |        |                |       |         |         |
|     empty_fu_828_p2                                                                           | -   |        | empty          | add   | fabric  | 0       |
|     empty_175_fu_834_p2                                                                       | -   |        | empty_175      | add   | fabric  | 0       |
|     empty_176_fu_840_p2                                                                       | -   |        | empty_176      | add   | fabric  | 0       |
|     empty_177_fu_846_p2                                                                       | -   |        | empty_177      | add   | fabric  | 0       |
|     add_ln16_fu_898_p2                                                                        | -   |        | add_ln16       | add   | fabric  | 0       |
|     add_ln16_1_fu_921_p2                                                                      | -   |        | add_ln16_1     | add   | fabric  | 0       |
|     p_mid119_fu_939_p2                                                                        | -   |        | p_mid119       | add   | fabric  | 0       |
|     p_mid121_fu_945_p2                                                                        | -   |        | p_mid121       | add   | fabric  | 0       |
|     p_mid123_fu_951_p2                                                                        | -   |        | p_mid123       | add   | fabric  | 0       |
|     p_mid125_fu_957_p2                                                                        | -   |        | p_mid125       | add   | fabric  | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add29_i_mid2   | dadd  | fulldsp | 0       |
|     mac_muladd_7ns_12ns_13s_20_4_1_U156                                                       | 1   |        | mul_ln16       | mul   | dsp48   | 3       |
|     empty_179_fu_1130_p2                                                                      | -   |        | empty_179      | sub   | fabric  | 0       |
|     mac_muladd_7ns_12ns_13s_20_4_1_U156                                                       | 1   |        | empty_180      | add   | dsp48   | 3       |
|     empty_181_fu_1151_p2                                                                      | -   |        | empty_181      | add   | fabric  | 0       |
|     empty_182_fu_1156_p2                                                                      | -   |        | empty_182      | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i          | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i        | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_1      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_1    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_2      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_2    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_3      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_3    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_4      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_4    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_5      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_5    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_6      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_6    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_7      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_7    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_8      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_8    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_9      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_9    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_10     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_10   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_11     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_11   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_12     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_12   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_13     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_13   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_14     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_14   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_15     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_15   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_16     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_16   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_17     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_17   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_18     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_18   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_19     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_19   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_20     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_20   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_21     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_21   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_22     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_22   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_23     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_23   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_24     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_24   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_25     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_25   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_26     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_26   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_27     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_27   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_28     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_28   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_29     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_29   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_30     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_30   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_31     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_31   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_32     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_32   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_33     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_33   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_34     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_34   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_35     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_35   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_36     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_36   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_37     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_37   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_38     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_38   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_39     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_39   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_40     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_40   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_41     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_41   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_42     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_42   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_43     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_43   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_44     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U152                                                       | 3   |        | add37_i_0_44   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_45     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_45   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_46     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_46   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_47     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_47   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_48     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_48   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_49     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_49   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_50     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_50   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_51     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_51   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_52     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_52   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_53     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_53   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_54     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_54   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U147                                                       | 2   |        | sub_i_0_s      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U151                                                       | 3   |        | add37_i_0_s    | dadd  | fulldsp | 0       |
|     add_ln17_fu_1087_p2                                                                       | -   |        | add_ln17       | add   | fabric  | 0       |
|   + ConvNormAct_Pipeline_VITIS_LOOP_8_1                                                       | 0   |        |                |       |         |         |
|     add_ln10_fu_169_p2                                                                        | -   |        | add_ln10       | add   | fabric  | 0       |
|     add_ln10_2_fu_195_p2                                                                      | -   |        | add_ln10_2     | add   | fabric  | 0       |
|     add_ln8_fu_221_p2                                                                         | -   |        | add_ln8        | add   | fabric  | 0       |
|  + Pointwise_conv_6_28_31_1                                                                   | 6   |        |                |       |         |         |
|    empty_fu_272_p2                                                                            | -   |        | empty          | sub   | fabric  | 0       |
|    empty_154_fu_282_p2                                                                        | -   |        | empty_154      | add   | fabric  | 0       |
|    add_ln19_fu_294_p2                                                                         | -   |        | add_ln19       | add   | fabric  | 0       |
|    add_ln1931_fu_320_p2                                                                       | -   |        | add_ln1931     | add   | fabric  | 0       |
|    p_mid110_fu_350_p2                                                                         | -   |        | p_mid110       | sub   | fabric  | 0       |
|    add_ln22_fu_398_p2                                                                         | -   |        | add_ln22       | add   | fabric  | 0       |
|    p_mid1_fu_422_p2                                                                           | -   |        | p_mid1         | add   | fabric  | 0       |
|    mul_5ns_7ns_12_1_1_U198                                                                    | -   |        | empty_157      | mul   | auto    | 0       |
|    empty_158_fu_473_p2                                                                        | -   |        | empty_158      | add   | fabric  | 0       |
|    mac_muladd_6ns_12ns_13s_18_4_1_U199                                                        | 1   |        | empty_159      | mul   | dsp48   | 3       |
|    mac_muladd_6ns_12ns_13s_18_4_1_U199                                                        | 1   |        | empty_160      | add   | dsp48   | 3       |
|    empty_161_fu_547_p2                                                                        | -   |        | empty_161      | add   | fabric  | 0       |
|    add_ln25_fu_488_p2                                                                         | -   |        | add_ln25       | add   | fabric  | 0       |
|    add_ln22_2_fu_494_p2                                                                       | -   |        | add_ln22_2     | add   | fabric  | 0       |
|   + Pointwise_conv_6_28_31_1_Pipeline_In_Channel                                              | 5   |        |                |       |         |         |
|     add_ln29_fu_198_p2                                                                        | -   |        | add_ln29       | add   | fabric  | 0       |
|     add_ln32_5_fu_207_p2                                                                      | -   |        | add_ln32_5     | add   | fabric  | 0       |
|     add_ln32_fu_217_p2                                                                        | -   |        | add_ln32       | add   | fabric  | 0       |
|     add_ln32_4_fu_235_p2                                                                      | -   |        | add_ln32_4     | add   | fabric  | 0       |
|     fmul_32ns_32ns_32_1_max_dsp_1_U189                                                        | 3   |        | mul            | fmul  | maxdsp  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U188                                                       | 2   |        | add            | fadd  | fulldsp | 0       |
|  + kernel_stage1_Pipeline_VITIS_LOOP_8_11                                                     | 0   |        |                |       |         |         |
|    add_ln10_fu_169_p2                                                                         | -   |        | add_ln10       | add   | fabric  | 0       |
|    add_ln10_1_fu_195_p2                                                                       | -   |        | add_ln10_1     | add   | fabric  | 0       |
|    add_ln8_fu_221_p2                                                                          | -   |        | add_ln8        | add   | fabric  | 0       |
|  + ConvNormAct_1                                                                              | 23  |        |                |       |         |         |
|   + DW_conv_9_23_26_1 (grp_DW_conv_9_23_26_1_fu_122)                                          | 14  |        |                |       |         |         |
|     mul_7ns_7ns_14_1_1_U119                                                                   | -   |        | mul_ln64       | mul   | auto    | 0       |
|     p_mid1144_fu_467_p2                                                                       | -   |        | p_mid1144      | sub   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U126                                                          | 1   |        | empty_167      | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U126                                                          | 1   |        | empty_168      | add   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U127                                                          | 1   |        | empty_169      | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U127                                                          | 1   |        | add_ln51_1     | add   | dsp48   | 3       |
|     empty_170_fu_501_p2                                                                       | -   |        | empty_170      | add   | fabric  | 0       |
|     mul_8s_7ns_15_1_1_U120                                                                    | -   |        | empty_171      | mul   | auto    | 0       |
|     add_ln34_fu_532_p2                                                                        | -   |        | add_ln34       | add   | fabric  | 0       |
|     add_ln37_fu_610_p2                                                                        | -   |        | add_ln37       | add   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U128                                                          | 1   |        | p_mid152       | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U128                                                          | 1   |        | p_mid154       | add   | dsp48   | 3       |
|     mul_8s_7ns_15_1_1_U121                                                                    | -   |        | p_mid180       | mul   | auto    | 0       |
|     add_ln40_fu_657_p2                                                                        | -   |        | add_ln40       | add   | fabric  | 0       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U129                                                          | 1   |        | p_mid116       | mul   | dsp48   | 3       |
|     mac_muladd_6ns_2ns_1s_8_4_1_U129                                                          | 1   |        | add_ln51_2     | add   | dsp48   | 3       |
|     mul_8s_7ns_15_1_1_U122                                                                    | -   |        | p_mid132       | mul   | auto    | 0       |
|     add_ln44_fu_826_p2                                                                        | -   |        | add_ln44       | add   | fabric  | 0       |
|     p_mid1_fu_843_p2                                                                          | -   |        | p_mid1         | add   | fabric  | 0       |
|     mul_8s_7ns_15_1_1_U123                                                                    | -   |        | p_mid16        | mul   | auto    | 0       |
|     add_ln51_fu_930_p2                                                                        | -   |        | add_ln51       | add   | fabric  | 0       |
|     add_ln64_fu_973_p2                                                                        | -   |        | add_ln64       | add   | fabric  | 0       |
|     add_ln73_fu_984_p2                                                                        | -   |        | add_ln73       | add   | fabric  | 0       |
|     add_ln58_fu_990_p2                                                                        | -   |        | add_ln58       | add   | fabric  | 0       |
|     mul_32s_7ns_32_1_1_U124                                                                   | 1   |        | in_ch          | mul   | auto    | 0       |
|     empty_173_fu_1078_p2                                                                      | -   |        | empty_173      | add   | fabric  | 0       |
|     add_ln74_fu_1214_p2                                                                       | -   |        | add_ln74       | add   | fabric  | 0       |
|     add_ln47_fu_1108_p2                                                                       | -   |        | add_ln47       | add   | fabric  | 0       |
|     add_ln44_1_fu_1113_p2                                                                     | -   |        | add_ln44_1     | add   | fabric  | 0       |
|     add_ln40_1_fu_1126_p2                                                                     | -   |        | add_ln40_1     | add   | fabric  | 0       |
|     add_ln37_1_fu_1139_p2                                                                     | -   |        | add_ln37_1     | add   | fabric  | 0       |
|    + DW_conv_9_23_26_1_Pipeline_In_Channel (grp_DW_conv_9_23_26_1_Pipeline_In_Channel_fu_321) | 9   |        |                |       |         |         |
|      add_ln67_fu_317_p2                                                                       | -   |        | add_ln67       | add   | fabric  | 0       |
|      mul_14ns_62s_62_1_1_U97                                                                  | 4   |        | mul_ln64       | mul   | auto    | 0       |
|      add_ln65_fu_346_p2                                                                       | -   |        | add_ln65       | add   | fabric  | 0       |
|      add_ln66_fu_382_p2                                                                       | -   |        | add_ln66       | add   | fabric  | 0       |
|      add_ln66_1_fu_426_p2                                                                     | -   |        | add_ln66_1     | add   | fabric  | 0       |
|      fmul_32ns_32ns_32_1_max_dsp_1_U96                                                        | 3   |        | mul            | fmul  | maxdsp  | 0       |
|      fadd_32ns_32ns_32_1_full_dsp_1_U95                                                       | 2   |        | add            | fadd  | fulldsp | 0       |
|      add_ln68_fu_474_p2                                                                       | -   |        | add_ln68       | add   | fabric  | 0       |
|      grp_fu_461_p0                                                                            | -   |        | add_ln68_1     | add   | fabric  | 0       |
|   + ConvNormAct_1_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3                                    | 9   |        |                |       |         |         |
|     empty_186_fu_834_p2                                                                       | -   |        | empty_186      | add   | fabric  | 0       |
|     empty_187_fu_840_p2                                                                       | -   |        | empty_187      | add   | fabric  | 0       |
|     empty_188_fu_846_p2                                                                       | -   |        | empty_188      | add   | fabric  | 0       |
|     empty_189_fu_852_p2                                                                       | -   |        | empty_189      | add   | fabric  | 0       |
|     add_ln16_1_fu_904_p2                                                                      | -   |        | add_ln16_1     | add   | fabric  | 0       |
|     add_ln16_fu_927_p2                                                                        | -   |        | add_ln16       | add   | fabric  | 0       |
|     p_mid119_fu_949_p2                                                                        | -   |        | p_mid119       | add   | fabric  | 0       |
|     p_mid121_fu_955_p2                                                                        | -   |        | p_mid121       | add   | fabric  | 0       |
|     p_mid123_fu_961_p2                                                                        | -   |        | p_mid123       | add   | fabric  | 0       |
|     p_mid125_fu_967_p2                                                                        | -   |        | p_mid125       | add   | fabric  | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add29_i_mid2   | dadd  | fulldsp | 0       |
|     mac_muladd_6ns_12ns_13s_19_4_1_U222                                                       | 1   |        | mul_ln16       | mul   | dsp48   | 3       |
|     empty_192_fu_1144_p2                                                                      | -   |        | empty_192      | sub   | fabric  | 0       |
|     mac_muladd_6ns_12ns_13s_19_4_1_U222                                                       | 1   |        | empty_193      | add   | dsp48   | 3       |
|     empty_194_fu_1165_p2                                                                      | -   |        | empty_194      | add   | fabric  | 0       |
|     empty_195_fu_1170_p2                                                                      | -   |        | empty_195      | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i          | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i        | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_1      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_1    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_2      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_2    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_3      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_3    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_4      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_4    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_5      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_5    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_6      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_6    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_7      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_7    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_8      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_8    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_9      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_9    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_s      | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_s    | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_10     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_10   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_11     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_11   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_12     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_12   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_13     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_13   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_14     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_14   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_15     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_15   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_16     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_16   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_17     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_17   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_18     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_18   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_19     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_19   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_20     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_20   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_21     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_21   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_22     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_22   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_23     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_23   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_24     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_24   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_25     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_25   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_26     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_26   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_27     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_27   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_28     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_28   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_29     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_29   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_30     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_30   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_31     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_31   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_32     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_32   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_33     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_33   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_34     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_34   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_35     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_35   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_36     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_36   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_37     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_37   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_38     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_38   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_39     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_39   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_40     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_40   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_41     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_41   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_42     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_42   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_43     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U218                                                       | 3   |        | add37_i_0_43   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_44     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_44   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_45     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_45   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_46     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_46   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_47     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_47   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_48     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_48   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_49     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_49   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_50     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_50   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_51     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_51   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_52     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_52   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_53     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_53   | dadd  | fulldsp | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U213                                                       | 2   |        | sub_i_0_54     | fsub  | fulldsp | 0       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U217                                                       | 3   |        | add37_i_0_54   | dadd  | fulldsp | 0       |
|     add_ln17_fu_1101_p2                                                                       | -   |        | add_ln17       | add   | fabric  | 0       |
|   + ConvNormAct_1_Pipeline_VITIS_LOOP_8_1                                                     | 0   |        |                |       |         |         |
|     add_ln10_fu_169_p2                                                                        | -   |        | add_ln10       | add   | fabric  | 0       |
|     add_ln10_3_fu_195_p2                                                                      | -   |        | add_ln10_3     | add   | fabric  | 0       |
|     add_ln8_fu_221_p2                                                                         | -   |        | add_ln8        | add   | fabric  | 0       |
|  + Compute_skip_30_32_34_1                                                                    | 3   |        |                |       |         |         |
|    mul_mul_7ns_12ns_19_4_1_U264                                                               | 1   |        | bound26        | mul   | dsp48   | 3       |
|   + Compute_skip_30_32_34_1_Pipeline_VITIS_LOOP_20_3                                          | 2   |        |                |       |         |         |
|     tmp2_fu_321_p2                                                                            | -   |        | tmp2           | add   | fabric  | 0       |
|     tmp3_fu_351_p2                                                                            | -   |        | tmp3           | sub   | fabric  | 0       |
|     empty_fu_361_p2                                                                           | -   |        | empty          | add   | fabric  | 0       |
|     empty_199_fu_391_p2                                                                       | -   |        | empty_199      | sub   | fabric  | 0       |
|     add_ln14_fu_402_p2                                                                        | -   |        | add_ln14       | add   | fabric  | 0       |
|     tmp3_mid1111_fu_483_p2                                                                    | -   |        | tmp3_mid1111   | sub   | fabric  | 0       |
|     p_mid1131_fu_525_p2                                                                       | -   |        | p_mid1131      | sub   | fabric  | 0       |
|     add_ln16_fu_581_p2                                                                        | -   |        | add_ln16       | add   | fabric  | 0       |
|     tmp2_mid1_fu_611_p2                                                                       | -   |        | tmp2_mid1      | add   | fabric  | 0       |
|     tmp3_mid1_fu_641_p2                                                                       | -   |        | tmp3_mid1      | sub   | fabric  | 0       |
|     p_mid148_fu_679_p2                                                                        | -   |        | p_mid148       | sub   | fabric  | 0       |
|     add_ln18_fu_719_p2                                                                        | -   |        | add_ln18       | add   | fabric  | 0       |
|     p_mid1_fu_735_p2                                                                          | -   |        | p_mid1         | add   | fabric  | 0       |
|     p_mid114_fu_765_p2                                                                        | -   |        | p_mid114       | sub   | fabric  | 0       |
|     add_ln18_1_fu_791_p2                                                                      | -   |        | add_ln18_1     | add   | fabric  | 0       |
|     add_ln18_2_fu_806_p2                                                                      | -   |        | add_ln18_2     | add   | fabric  | 0       |
|     add_ln18_3_fu_821_p2                                                                      | -   |        | add_ln18_3     | add   | fabric  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U254                                                       | 2   |        | add            | fadd  | fulldsp | 0       |
|     add_ln20_fu_847_p2                                                                        | -   |        | add_ln20       | add   | fabric  | 0       |
|     add_ln18_4_fu_885_p2                                                                      | -   |        | add_ln18_4     | add   | fabric  | 0       |
|     add_ln16_2_fu_899_p2                                                                      | -   |        | add_ln16_2     | add   | fabric  | 0       |
+-----------------------------------------------------------------------------------------------+-----+--------+----------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------------+---------------------------------------+
| Type      | Options                                                | Location                              |
+-----------+--------------------------------------------------------+---------------------------------------+
| interface | m_axi port = X_data bundle = gmem0 depth = 301056      | kernel_stage1.cpp:32 in kernel_stage1 |
| interface | m_axi port = norm_1_weight depth = 24                  | kernel_stage1.cpp:34 in kernel_stage1 |
| interface | m_axi port = norm_1_bias depth = 24                    | kernel_stage1.cpp:35 in kernel_stage1 |
| interface | m_axi port = norm_1_running_mean depth = 24            | kernel_stage1.cpp:36 in kernel_stage1 |
| interface | m_axi port = norm_1_running_var depth = 24             | kernel_stage1.cpp:37 in kernel_stage1 |
| interface | m_axi port = v_conv_1_weight depth = 2304              | kernel_stage1.cpp:39 in kernel_stage1 |
| interface | m_axi port = v_conv_1_bias depth = 96                  | kernel_stage1.cpp:40 in kernel_stage1 |
| interface | m_axi port = dw_conv_1_filter depth = 864              | kernel_stage1.cpp:42 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_gamma depth = 96                | kernel_stage1.cpp:43 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_beta depth = 96                 | kernel_stage1.cpp:44 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_mean depth = 96                 | kernel_stage1.cpp:45 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_var depth = 96                  | kernel_stage1.cpp:46 in kernel_stage1 |
| interface | m_axi port = proj_1_weight depth = 3072                | kernel_stage1.cpp:48 in kernel_stage1 |
| interface | m_axi port = norm_2_weight depth = 32                  | kernel_stage1.cpp:51 in kernel_stage1 |
| interface | m_axi port = norm_2_bias depth = 32                    | kernel_stage1.cpp:52 in kernel_stage1 |
| interface | m_axi port = norm_2_running_mean depth = 32            | kernel_stage1.cpp:53 in kernel_stage1 |
| interface | m_axi port = norm_2_running_var depth = 32             | kernel_stage1.cpp:54 in kernel_stage1 |
| interface | m_axi port = v_conv_2_weight depth = 2048              | kernel_stage1.cpp:56 in kernel_stage1 |
| interface | m_axi port = v_conv_2_bias depth = 64                  | kernel_stage1.cpp:57 in kernel_stage1 |
| interface | m_axi port = dw_conv_2_filter depth = 576              | kernel_stage1.cpp:59 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_gamma depth = 64                | kernel_stage1.cpp:60 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_beta depth = 64                 | kernel_stage1.cpp:61 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_mean depth = 64                 | kernel_stage1.cpp:62 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_var depth = 64                  | kernel_stage1.cpp:63 in kernel_stage1 |
| interface | m_axi port = proj_2_weight depth = 2048                | kernel_stage1.cpp:65 in kernel_stage1 |
| interface | m_axi port = Y_norm_1 bundle = gmem1 depth = 301056    | kernel_stage1.cpp:68 in kernel_stage1 |
| interface | m_axi port = Y_v_conv_1 bundle = gmem2 depth = 1204224 | kernel_stage1.cpp:69 in kernel_stage1 |
| interface | m_axi port = Y_v_relu_1 bundle = gmem3 depth = 1204224 | kernel_stage1.cpp:70 in kernel_stage1 |
| interface | m_axi port = Y_dw_conv_1 bundle = gmem0 depth = 301056 | kernel_stage1.cpp:71 in kernel_stage1 |
| interface | m_axi port = Y_dw_norm_1 bundle = gmem1 depth = 301056 | kernel_stage1.cpp:72 in kernel_stage1 |
| interface | m_axi port = Y_dw_act_1 bundle = gmem3 depth = 301056  | kernel_stage1.cpp:73 in kernel_stage1 |
| interface | m_axi port = Y_proj_1 bundle = gmem0 depth = 100352    | kernel_stage1.cpp:74 in kernel_stage1 |
| interface | m_axi port = Y_norm_2 bundle = gmem2 depth = 100352    | kernel_stage1.cpp:77 in kernel_stage1 |
| interface | m_axi port = Y_v_conv_2 bundle = gmem1 depth = 200704  | kernel_stage1.cpp:78 in kernel_stage1 |
| interface | m_axi port = Y_v_relu_2 bundle = gmem0 depth = 200704  | kernel_stage1.cpp:79 in kernel_stage1 |
| interface | m_axi port = Y_dw_conv_2 bundle = gmem3 depth = 200704 | kernel_stage1.cpp:80 in kernel_stage1 |
| interface | m_axi port = Y_dw_norm_2 bundle = gmem0 depth = 200704 | kernel_stage1.cpp:81 in kernel_stage1 |
| interface | m_axi port = Y_dw_act_2 bundle = gmem2 depth = 200704  | kernel_stage1.cpp:82 in kernel_stage1 |
| interface | m_axi port = Y_proj_2 bundle = gmem1 depth = 100352    | kernel_stage1.cpp:83 in kernel_stage1 |
| interface | m_axi port = Y_dw_skip_2 bundle = gmem3 depth = 200704 | kernel_stage1.cpp:84 in kernel_stage1 |
| interface | m_axi port = Y_skip_2 bundle = gmem2 depth = 100352    | kernel_stage1.cpp:85 in kernel_stage1 |
+-----------+--------------------------------------------------------+---------------------------------------+


