Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/tb_inverter_isim_beh.exe -prj /home/ise/Documents/tb_inverter_beh.prj work.tb_inverter 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/inverter.vhd" into library work
Parsing VHDL file "/home/ise/Documents/tb_inverter.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95308 KB
Fuse CPU Usage: 970 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity inverter [inverter_default]
Compiling architecture behavior of entity tb_inverter
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Documents/tb_inverter_isim_beh.exe
Fuse Memory Usage: 103924 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 930 ms
