<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2117{left:96px;bottom:48px;letter-spacing:-0.13px;}
#t2_2117{left:398px;bottom:48px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3_2117{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_2117{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2117{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2117{left:96px;bottom:953px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_2117{left:222px;bottom:953px;letter-spacing:0.11px;word-spacing:0.02px;}
#t8_2117{left:96px;bottom:928px;letter-spacing:0.14px;}
#t9_2117{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.4px;}
#ta_2117{left:96px;bottom:892px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tb_2117{left:96px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.66px;}
#tc_2117{left:96px;bottom:855px;letter-spacing:0.13px;word-spacing:-0.01px;}
#td_2117{left:96px;bottom:837px;letter-spacing:0.14px;word-spacing:-0.01px;}
#te_2117{left:96px;bottom:818px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_2117{left:96px;bottom:794px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tg_2117{left:96px;bottom:775px;letter-spacing:0.13px;}
#th_2117{left:96px;bottom:751px;letter-spacing:0.13px;word-spacing:0.01px;}
#ti_2117{left:96px;bottom:725px;letter-spacing:-0.15px;}
#tj_2117{left:96px;bottom:698px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tk_2117{left:96px;bottom:679px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tl_2117{left:96px;bottom:661px;letter-spacing:0.09px;}
#tm_2117{left:96px;bottom:635px;letter-spacing:-0.15px;}
#tn_2117{left:96px;bottom:607px;letter-spacing:0.13px;}
#to_2117{left:96px;bottom:585px;letter-spacing:0.16px;word-spacing:0.05px;}
#tp_2117{left:96px;bottom:562px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tq_2117{left:96px;bottom:543px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tr_2117{left:96px;bottom:521px;letter-spacing:0.16px;word-spacing:0.05px;}
#ts_2117{left:96px;bottom:497px;letter-spacing:0.14px;word-spacing:-0.33px;}
#tt_2117{left:96px;bottom:479px;letter-spacing:-0.1px;}
#tu_2117{left:96px;bottom:442px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tv_2117{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tw_2117{left:96px;bottom:311px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tx_2117{left:96px;bottom:274px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ty_2117{left:96px;bottom:1016px;letter-spacing:0.3px;}
#tz_2117{left:96px;bottom:987px;letter-spacing:0.3px;}
#t10_2117{left:780px;bottom:1016px;letter-spacing:0.26px;}
#t11_2117{left:503px;bottom:987px;letter-spacing:0.24px;word-spacing:-0.02px;}
#t12_2117{left:140px;bottom:409px;letter-spacing:0.16px;}
#t13_2117{left:232px;bottom:409px;letter-spacing:0.16px;}
#t14_2117{left:524px;bottom:409px;letter-spacing:0.12px;word-spacing:0.07px;}
#t15_2117{left:132px;bottom:386px;letter-spacing:0.18px;}
#t16_2117{left:238px;bottom:386px;letter-spacing:0.16px;}
#t17_2117{left:300px;bottom:386px;letter-spacing:0.14px;word-spacing:0.02px;}
#t18_2117{left:127px;bottom:363px;letter-spacing:0.19px;}
#t19_2117{left:243px;bottom:363px;letter-spacing:-0.38px;}
#t1a_2117{left:300px;bottom:363px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1b_2117{left:99px;bottom:243px;letter-spacing:0.17px;}
#t1c_2117{left:386px;bottom:243px;letter-spacing:0.18px;}
#t1d_2117{left:614px;bottom:243px;letter-spacing:0.14px;}
#t1e_2117{left:99px;bottom:220px;letter-spacing:0.16px;}
#t1f_2117{left:157px;bottom:220px;letter-spacing:0.19px;}
#t1g_2117{left:199px;bottom:220px;}
#t1h_2117{left:207px;bottom:220px;letter-spacing:0.17px;}
#t1i_2117{left:377px;bottom:220px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1j_2117{left:477px;bottom:220px;letter-spacing:0.12px;}
#t1k_2117{left:754px;bottom:220px;letter-spacing:0.17px;}
#t1l_2117{left:817px;bottom:220px;letter-spacing:0.14px;}
#t1m_2117{left:477px;bottom:204px;letter-spacing:0.19px;}
#t1n_2117{left:518px;bottom:204px;}
#t1o_2117{left:99px;bottom:182px;letter-spacing:0.17px;}
#t1p_2117{left:620px;bottom:182px;letter-spacing:0.15px;}
#t1q_2117{left:477px;bottom:159px;letter-spacing:0.2px;}
#t1r_2117{left:525px;bottom:159px;letter-spacing:0.15px;}
#t1s_2117{left:666px;bottom:159px;letter-spacing:-0.05px;}
#t1t_2117{left:774px;bottom:159px;letter-spacing:0.17px;}
#t1u_2117{left:99px;bottom:136px;letter-spacing:0.16px;}
#t1v_2117{left:167px;bottom:136px;letter-spacing:0.15px;}
#t1w_2117{left:209px;bottom:136px;}
#t1x_2117{left:217px;bottom:136px;letter-spacing:0.17px;}
#t1y_2117{left:483px;bottom:136px;letter-spacing:0.15px;}
#t1z_2117{left:546px;bottom:136px;letter-spacing:0.16px;}
#t20_2117{left:577px;bottom:136px;letter-spacing:0.13px;}
#t21_2117{left:670px;bottom:136px;letter-spacing:-0.32px;}
#t22_2117{left:787px;bottom:136px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t23_2117{left:99px;bottom:113px;letter-spacing:0.16px;}
#t24_2117{left:167px;bottom:113px;letter-spacing:0.15px;}
#t25_2117{left:209px;bottom:113px;}
#t26_2117{left:217px;bottom:113px;letter-spacing:0.17px;}
#t27_2117{left:483px;bottom:113px;letter-spacing:0.15px;}
#t28_2117{left:546px;bottom:113px;letter-spacing:0.16px;}
#t29_2117{left:577px;bottom:113px;letter-spacing:0.13px;}
#t2a_2117{left:670px;bottom:113px;letter-spacing:-0.32px;}
#t2b_2117{left:787px;bottom:113px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t2c_2117{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2117{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2117{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2117{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2117{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2117{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_2117{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s7_2117{font-size:15px;font-family:Arial_62w;color:#000;}
.s8_2117{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2117{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2117" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2117" style="-webkit-user-select: none;"><object width="935" height="1210" data="2117/2117.svg" type="image/svg+xml" id="pdf2117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2117" class="t s1_2117">156 </span><span id="t2_2117" class="t s1_2117">LDDQU, VLDDQU </span><span id="t3_2117" class="t s1_2117">Instruction Reference </span>
<span id="t4_2117" class="t s1_2117">AMD64 Technology </span><span id="t5_2117" class="t s1_2117">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2117" class="t s2_2117">Loads unaligned </span><span id="t7_2117" class="t s2_2117">double quadwords from a memory location to a destination register. </span>
<span id="t8_2117" class="t s2_2117">Like the (V)MOVUPD instructions, (V)LDDQU loads a 128-bit or 256-bit operand from an </span>
<span id="t9_2117" class="t s2_2117">unaligned memory location. However, to improve performance when the memory operand is actually </span>
<span id="ta_2117" class="t s2_2117">misaligned, (V)LDDQU may read an aligned 16 or 32 bytes to get the first part of the operand, and an </span>
<span id="tb_2117" class="t s2_2117">aligned 16 or 32 bytes to get the second part of the operand. This behavior is implementation-specific, </span>
<span id="tc_2117" class="t s2_2117">and (V)LDDQU may only read the exact 16 or 32 bytes needed for the memory operand. If the mem- </span>
<span id="td_2117" class="t s2_2117">ory operand is in a memory range where reading extra bytes can cause performance or functional </span>
<span id="te_2117" class="t s2_2117">issues, use (V)MOVUPD instead of (V)LDDQU. </span>
<span id="tf_2117" class="t s2_2117">Memory operands that are not aligned on 16-byte or 32-byte boundaries do not cause general-protec- </span>
<span id="tg_2117" class="t s2_2117">tion exceptions. </span>
<span id="th_2117" class="t s2_2117">There are legacy and extended forms of the instruction: </span>
<span id="ti_2117" class="t s3_2117">LDDQU </span>
<span id="tj_2117" class="t s2_2117">The source operand is an unaligned 128-bit memory location. The destination operand is an XMM </span>
<span id="tk_2117" class="t s2_2117">register. Bits [255:128] of the YMM register that corresponds to the destination register are not </span>
<span id="tl_2117" class="t s2_2117">affected. </span>
<span id="tm_2117" class="t s3_2117">VLDDQU </span>
<span id="tn_2117" class="t s2_2117">The extended form of the instruction has both 128-bit and 256-bit encodings: </span>
<span id="to_2117" class="t s4_2117">XMM Encoding </span>
<span id="tp_2117" class="t s2_2117">The source operand is an unaligned 128-bit memory location. The destination operand is an XMM </span>
<span id="tq_2117" class="t s2_2117">register. Bits [255:128] of the YMM register that corresponds to the destination register are cleared. </span>
<span id="tr_2117" class="t s4_2117">YMM Encoding </span>
<span id="ts_2117" class="t s2_2117">The source operand is an unaligned 256-bit memory location. The destination operand is a YMM reg- </span>
<span id="tt_2117" class="t s2_2117">ister. </span>
<span id="tu_2117" class="t s5_2117">Instruction Support </span>
<span id="tv_2117" class="t s2_2117">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tw_2117" class="t s2_2117">dix E of Volume 3. </span>
<span id="tx_2117" class="t s5_2117">Instruction Encoding </span>
<span id="ty_2117" class="t s6_2117">LDDQU </span>
<span id="tz_2117" class="t s6_2117">VLDDQU </span>
<span id="t10_2117" class="t s6_2117">Load </span>
<span id="t11_2117" class="t s6_2117">Unaligned Double Quadword </span>
<span id="t12_2117" class="t s4_2117">Form </span><span id="t13_2117" class="t s4_2117">Subset </span><span id="t14_2117" class="t s4_2117">Feature Flag </span>
<span id="t15_2117" class="t s7_2117">LDDQU </span><span id="t16_2117" class="t s7_2117">SSE3 </span><span id="t17_2117" class="t s7_2117">CPUID Fn0000_0001_ECX[SSE3] (bit 0) </span>
<span id="t18_2117" class="t s7_2117">VLDDQU </span><span id="t19_2117" class="t s7_2117">AVX </span><span id="t1a_2117" class="t s7_2117">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1b_2117" class="t s4_2117">Mnemonic </span><span id="t1c_2117" class="t s4_2117">Opcode </span><span id="t1d_2117" class="t s4_2117">Description </span>
<span id="t1e_2117" class="t s7_2117">LDDQU </span><span id="t1f_2117" class="t s8_2117">xmm1</span><span id="t1g_2117" class="t s7_2117">, </span><span id="t1h_2117" class="t s8_2117">mem128 </span><span id="t1i_2117" class="t s7_2117">F2 0F F0 /r </span><span id="t1j_2117" class="t s7_2117">Loads a 128-bit value from an unaligned </span><span id="t1k_2117" class="t s8_2117">mem128 </span><span id="t1l_2117" class="t s7_2117">to </span>
<span id="t1m_2117" class="t s8_2117">xmm1</span><span id="t1n_2117" class="t s7_2117">. </span>
<span id="t1o_2117" class="t s4_2117">Mnemonic </span><span id="t1p_2117" class="t s4_2117">Encoding </span>
<span id="t1q_2117" class="t s4_2117">VEX </span><span id="t1r_2117" class="t s4_2117">RXB.map_select </span><span id="t1s_2117" class="t s4_2117">W.vvvv.L.pp </span><span id="t1t_2117" class="t s4_2117">Opcode </span>
<span id="t1u_2117" class="t s7_2117">VLDDQU </span><span id="t1v_2117" class="t s8_2117">xmm1</span><span id="t1w_2117" class="t s7_2117">, </span><span id="t1x_2117" class="t s8_2117">mem128 </span><span id="t1y_2117" class="t s7_2117">C4 </span><span id="t1z_2117" class="t s7_2117">RXB </span><span id="t20_2117" class="t s7_2117">.00001 </span><span id="t21_2117" class="t s7_2117">X.1111.0.11 </span><span id="t22_2117" class="t s7_2117">F0 /r </span>
<span id="t23_2117" class="t s7_2117">VLDDQU </span><span id="t24_2117" class="t s8_2117">ymm1</span><span id="t25_2117" class="t s7_2117">, </span><span id="t26_2117" class="t s8_2117">mem256 </span><span id="t27_2117" class="t s7_2117">C4 </span><span id="t28_2117" class="t s7_2117">RXB </span><span id="t29_2117" class="t s7_2117">.00001 </span><span id="t2a_2117" class="t s7_2117">X.1111.1.11 </span><span id="t2b_2117" class="t s7_2117">F0 /r </span>
<span id="t2c_2117" class="t s9_2117">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
