// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Mon Jan 27 12:25:03 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd"
// file 1 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 23 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 24 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 25 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 26 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 27 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module Controller_RHD64_Config
//

module Controller_RHD64_Config (input MOSI_master, output MISO_master, input SCLK_master, 
            input SS_master, output MOSI_slave, input MISO_slave, output SCLK_slave, 
            output SS_slave, input LED_CTL, output LED_OUT);
    
    
    wire MOSI_slave_c_c, MISO_master_c_c, SCLK_slave_c_c, SS_slave_c_c, 
        LED_OUT_c_c, VCC_net, GND_net;
    
    VLO i24 (.Z(GND_net));
    (* lineinfo="@0(10[9],10[20])" *) OB MISO_master_pad (.I(MISO_master_c_c), 
            .O(MISO_master));
    (* lineinfo="@0(15[9],15[19])" *) OB MOSI_slave_pad (.I(MOSI_slave_c_c), 
            .O(MOSI_slave));
    (* lineinfo="@0(17[9],17[19])" *) OB SCLK_slave_pad (.I(SCLK_slave_c_c), 
            .O(SCLK_slave));
    (* lineinfo="@0(18[9],18[17])" *) OB SS_slave_pad (.I(SS_slave_c_c), .O(SS_slave));
    (* lineinfo="@0(21[3],21[10])" *) OB LED_OUT_pad (.I(LED_OUT_c_c), .O(LED_OUT));
    (* lineinfo="@0(9[9],9[20])" *) IB MOSI_slave_c_pad (.I(MOSI_master), 
            .O(MOSI_slave_c_c));
    (* lineinfo="@0(11[9],11[20])" *) IB SCLK_slave_c_pad (.I(SCLK_master), 
            .O(SCLK_slave_c_c));
    (* lineinfo="@0(12[9],12[18])" *) IB SS_slave_c_pad (.I(SS_master), .O(SS_slave_c_c));
    (* lineinfo="@0(16[9],16[19])" *) IB MISO_master_c_pad (.I(MISO_slave), 
            .O(MISO_master_c_c));
    (* lineinfo="@0(20[3],20[10])" *) IB LED_OUT_c_pad (.I(LED_CTL), .O(LED_OUT_c_c));
    VHI i25 (.Z(VCC_net));
    
endmodule
