<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4651" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4651{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4651{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4651{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4651{left:190px;bottom:998px;letter-spacing:-0.17px;}
#t5_4651{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t6_4651{left:531px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#t7_4651{left:531px;bottom:959px;letter-spacing:-0.11px;}
#t8_4651{left:531px;bottom:938px;letter-spacing:-0.11px;}
#t9_4651{left:531px;bottom:921px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_4651{left:190px;bottom:897px;letter-spacing:-0.18px;}
#tb_4651{left:531px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4651{left:531px;bottom:875px;letter-spacing:-0.11px;}
#td_4651{left:531px;bottom:859px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_4651{left:531px;bottom:837px;letter-spacing:-0.11px;}
#tf_4651{left:531px;bottom:820px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4651{left:190px;bottom:796px;letter-spacing:-0.18px;}
#th_4651{left:531px;bottom:796px;letter-spacing:-0.11px;}
#ti_4651{left:531px;bottom:774px;letter-spacing:-0.11px;}
#tj_4651{left:531px;bottom:758px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_4651{left:531px;bottom:736px;letter-spacing:-0.11px;}
#tl_4651{left:531px;bottom:719px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_4651{left:190px;bottom:695px;letter-spacing:-0.18px;}
#tn_4651{left:531px;bottom:695px;letter-spacing:-0.12px;}
#to_4651{left:531px;bottom:674px;letter-spacing:-0.11px;}
#tp_4651{left:531px;bottom:657px;letter-spacing:-0.11px;}
#tq_4651{left:531px;bottom:640px;letter-spacing:-0.11px;}
#tr_4651{left:531px;bottom:619px;letter-spacing:-0.11px;}
#ts_4651{left:531px;bottom:602px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_4651{left:190px;bottom:577px;letter-spacing:-0.21px;}
#tu_4651{left:531px;bottom:577px;letter-spacing:-0.12px;}
#tv_4651{left:531px;bottom:556px;letter-spacing:-0.12px;}
#tw_4651{left:531px;bottom:539px;letter-spacing:-0.11px;}
#tx_4651{left:531px;bottom:522px;letter-spacing:-0.11px;}
#ty_4651{left:531px;bottom:501px;letter-spacing:-0.11px;}
#tz_4651{left:531px;bottom:484px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4651{left:190px;bottom:460px;letter-spacing:-0.14px;}
#t11_4651{left:531px;bottom:460px;letter-spacing:-0.14px;}
#t12_4651{left:82px;bottom:435px;letter-spacing:-0.17px;}
#t13_4651{left:139px;bottom:435px;letter-spacing:-0.16px;}
#t14_4651{left:190px;bottom:435px;letter-spacing:-0.14px;}
#t15_4651{left:438px;bottom:435px;letter-spacing:-0.14px;}
#t16_4651{left:531px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4651{left:531px;bottom:414px;letter-spacing:-0.11px;}
#t18_4651{left:531px;bottom:397px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t19_4651{left:531px;bottom:380px;letter-spacing:-0.11px;}
#t1a_4651{left:531px;bottom:359px;}
#t1b_4651{left:547px;bottom:359px;letter-spacing:-0.12px;}
#t1c_4651{left:531px;bottom:344px;}
#t1d_4651{left:547px;bottom:344px;letter-spacing:-0.11px;}
#t1e_4651{left:190px;bottom:319px;letter-spacing:-0.13px;}
#t1f_4651{left:531px;bottom:319px;letter-spacing:-0.12px;}
#t1g_4651{left:190px;bottom:295px;letter-spacing:-0.12px;}
#t1h_4651{left:531px;bottom:295px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4651{left:190px;bottom:270px;letter-spacing:-0.21px;}
#t1j_4651{left:531px;bottom:270px;letter-spacing:-0.13px;}
#t1k_4651{left:82px;bottom:246px;letter-spacing:-0.17px;}
#t1l_4651{left:139px;bottom:246px;letter-spacing:-0.16px;}
#t1m_4651{left:190px;bottom:246px;letter-spacing:-0.14px;}
#t1n_4651{left:438px;bottom:246px;letter-spacing:-0.14px;}
#t1o_4651{left:531px;bottom:246px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4651{left:531px;bottom:224px;letter-spacing:-0.13px;}
#t1q_4651{left:82px;bottom:200px;letter-spacing:-0.17px;}
#t1r_4651{left:139px;bottom:200px;letter-spacing:-0.16px;}
#t1s_4651{left:190px;bottom:200px;letter-spacing:-0.14px;}
#t1t_4651{left:438px;bottom:200px;letter-spacing:-0.14px;}
#t1u_4651{left:531px;bottom:200px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4651{left:531px;bottom:179px;letter-spacing:-0.13px;}
#t1w_4651{left:82px;bottom:154px;letter-spacing:-0.17px;}
#t1x_4651{left:139px;bottom:154px;letter-spacing:-0.16px;}
#t1y_4651{left:190px;bottom:154px;letter-spacing:-0.14px;}
#t1z_4651{left:438px;bottom:154px;letter-spacing:-0.14px;}
#t20_4651{left:531px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4651{left:531px;bottom:133px;letter-spacing:-0.13px;}
#t22_4651{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t23_4651{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t24_4651{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t25_4651{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t26_4651{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t27_4651{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t28_4651{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t29_4651{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2a_4651{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4651{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4651{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4651{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4651{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4651{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4651" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4651Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4651" style="-webkit-user-select: none;"><object width="935" height="1210" data="4651/4651.svg" type="image/svg+xml" id="pdf4651" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4651" class="t s1_4651">Vol. 4 </span><span id="t2_4651" class="t s1_4651">2-129 </span>
<span id="t3_4651" class="t s2_4651">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4651" class="t s3_4651">26 </span><span id="t5_4651" class="t s3_4651">VR Therm Alert Log </span>
<span id="t6_4651" class="t s3_4651">When set, indicates that the VR Therm Alert Status bit </span>
<span id="t7_4651" class="t s3_4651">has asserted since the log bit was last cleared. </span>
<span id="t8_4651" class="t s3_4651">This log bit will remain set until cleared by software </span>
<span id="t9_4651" class="t s3_4651">writing 0. </span>
<span id="ta_4651" class="t s3_4651">27 </span><span id="tb_4651" class="t s3_4651">Max Turbo Limit Log </span>
<span id="tc_4651" class="t s3_4651">When set, indicates that the Max Turbo Limit Status </span>
<span id="td_4651" class="t s3_4651">bit has asserted since the log bit was last cleared. </span>
<span id="te_4651" class="t s3_4651">This log bit will remain set until cleared by software </span>
<span id="tf_4651" class="t s3_4651">writing 0. </span>
<span id="tg_4651" class="t s3_4651">28 </span><span id="th_4651" class="t s3_4651">Electrical Design Point Log </span>
<span id="ti_4651" class="t s3_4651">When set, indicates that the EDP Status bit has </span>
<span id="tj_4651" class="t s3_4651">asserted since the log bit was last cleared. </span>
<span id="tk_4651" class="t s3_4651">This log bit will remain set until cleared by software </span>
<span id="tl_4651" class="t s3_4651">writing 0. </span>
<span id="tm_4651" class="t s3_4651">29 </span><span id="tn_4651" class="t s3_4651">Turbo Transition Attenuation Log </span>
<span id="to_4651" class="t s3_4651">When set, indicates that the Turbo Transition </span>
<span id="tp_4651" class="t s3_4651">Attenuation Status bit has asserted since the log bit </span>
<span id="tq_4651" class="t s3_4651">was last cleared. </span>
<span id="tr_4651" class="t s3_4651">This log bit will remain set until cleared by software </span>
<span id="ts_4651" class="t s3_4651">writing 0. </span>
<span id="tt_4651" class="t s3_4651">30 </span><span id="tu_4651" class="t s3_4651">Maximum Efficiency Frequency Log </span>
<span id="tv_4651" class="t s3_4651">When set, indicates that the Maximum Efficiency </span>
<span id="tw_4651" class="t s3_4651">Frequency Status bit has asserted since the log bit </span>
<span id="tx_4651" class="t s3_4651">was last cleared. </span>
<span id="ty_4651" class="t s3_4651">This log bit will remain set until cleared by software </span>
<span id="tz_4651" class="t s3_4651">writing 0. </span>
<span id="t10_4651" class="t s3_4651">63:31 </span><span id="t11_4651" class="t s3_4651">Reserved </span>
<span id="t12_4651" class="t s3_4651">680H </span><span id="t13_4651" class="t s3_4651">1664 </span><span id="t14_4651" class="t s3_4651">MSR_LASTBRANCH_0_FROM_IP </span><span id="t15_4651" class="t s3_4651">Core </span><span id="t16_4651" class="t s3_4651">Last Branch Record 0 From IP (R/W) </span>
<span id="t17_4651" class="t s3_4651">One of 32 pairs of last branch record registers on the </span>
<span id="t18_4651" class="t s3_4651">last branch record stack. The From_IP part of the stack </span>
<span id="t19_4651" class="t s3_4651">contains pointers to the source instruction . See also: </span>
<span id="t1a_4651" class="t s3_4651">• </span><span id="t1b_4651" class="t s3_4651">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t1c_4651" class="t s3_4651">• </span><span id="t1d_4651" class="t s3_4651">Section 18.6 and record format in Section 18.4.8.1. </span>
<span id="t1e_4651" class="t s3_4651">0:47 </span><span id="t1f_4651" class="t s3_4651">From Linear Address (R/W) </span>
<span id="t1g_4651" class="t s3_4651">62:48 </span><span id="t1h_4651" class="t s3_4651">Signed extension of bits 47:0. </span>
<span id="t1i_4651" class="t s3_4651">63 </span><span id="t1j_4651" class="t s3_4651">Mispred </span>
<span id="t1k_4651" class="t s3_4651">681H </span><span id="t1l_4651" class="t s3_4651">1665 </span><span id="t1m_4651" class="t s3_4651">MSR_LASTBRANCH_1_FROM_IP </span><span id="t1n_4651" class="t s3_4651">Core </span><span id="t1o_4651" class="t s3_4651">Last Branch Record 1 From IP (R/W) </span>
<span id="t1p_4651" class="t s3_4651">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1q_4651" class="t s3_4651">682H </span><span id="t1r_4651" class="t s3_4651">1666 </span><span id="t1s_4651" class="t s3_4651">MSR_LASTBRANCH_2_FROM_IP </span><span id="t1t_4651" class="t s3_4651">Core </span><span id="t1u_4651" class="t s3_4651">Last Branch Record 2 From IP (R/W) </span>
<span id="t1v_4651" class="t s3_4651">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1w_4651" class="t s3_4651">683H </span><span id="t1x_4651" class="t s3_4651">1667 </span><span id="t1y_4651" class="t s3_4651">MSR_LASTBRANCH_3_FROM_IP </span><span id="t1z_4651" class="t s3_4651">Core </span><span id="t20_4651" class="t s3_4651">Last Branch Record 3 From IP (R/W) </span>
<span id="t21_4651" class="t s3_4651">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t22_4651" class="t s4_4651">Table 2-12. </span><span id="t23_4651" class="t s4_4651">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t24_4651" class="t s5_4651">Register </span>
<span id="t25_4651" class="t s5_4651">Address </span><span id="t26_4651" class="t s5_4651">Register Name / Bit Fields </span><span id="t27_4651" class="t s5_4651">Scope </span><span id="t28_4651" class="t s5_4651">Bit Description </span>
<span id="t29_4651" class="t s5_4651">Hex </span><span id="t2a_4651" class="t s5_4651">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
