{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447348637573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447348637576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 17:17:17 2015 " "Processing started: Thu Nov 12 17:17:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447348637576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447348637576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off velopix_scrambler -c velopix_scrambler " "Command: quartus_map --read_settings_files=on --write_settings_files=off velopix_scrambler -c velopix_scrambler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447348637577 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1447348637788 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1447348637981 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "6 4 " "Parallel compilation is enabled for 6 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Quartus II" 0 -1 1447348637981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velo_scrambler_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file velo_scrambler_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 velo_scrambler_top-a " "Found design unit 1: velo_scrambler_top-a" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638383 ""} { "Info" "ISGN_ENTITY_NAME" "1 velo_scrambler_top " "Found entity 1: velo_scrambler_top" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447348638383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velo_scrambler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file velo_scrambler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VeloPixScrambler-a " "Found design unit 1: VeloPixScrambler-a" {  } { { "velo_scrambler.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638384 ""} { "Info" "ISGN_ENTITY_NAME" "1 VeloPixScrambler " "Found entity 1: VeloPixScrambler" {  } { { "velo_scrambler.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447348638384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrambler.v 4 4 " "Found 4 design units, including 4 entities, in source file scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 voter30bits " "Found entity 1: voter30bits" {  } { { "scrambler.v" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/scrambler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638387 ""} { "Info" "ISGN_ENTITY_NAME" "2 scramblerFlowControl " "Found entity 2: scramblerFlowControl" {  } { { "scrambler.v" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/scrambler.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638387 ""} { "Info" "ISGN_ENTITY_NAME" "3 scramblerInitializationRegisters " "Found entity 3: scramblerInitializationRegisters" {  } { { "scrambler.v" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/scrambler.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638387 ""} { "Info" "ISGN_ENTITY_NAME" "4 scramblerTopModule " "Found entity 4: scramblerTopModule" {  } { { "scrambler.v" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/scrambler.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447348638387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeScrambler30Poly30Data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DeScrambler30Poly30Data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VeloPixDeScrambler-a " "Found design unit 1: VeloPixDeScrambler-a" {  } { { "DeScrambler30Poly30Data.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/DeScrambler30Poly30Data.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638388 ""} { "Info" "ISGN_ENTITY_NAME" "1 VeloPixDeScrambler " "Found entity 1: VeloPixDeScrambler" {  } { { "DeScrambler30Poly30Data.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/DeScrambler30Poly30Data.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447348638388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeScrambler30Poly30Data.v 1 1 " "Found 1 design units, including 1 entities, in source file DeScrambler30Poly30Data.v" { { "Info" "ISGN_ENTITY_NAME" "1 deScramblerFlowControl " "Found entity 1: deScramblerFlowControl" {  } { { "DeScrambler30Poly30Data.v" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/DeScrambler30Poly30Data.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447348638389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447348638389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "velo_scrambler_top " "Elaborating entity \"velo_scrambler_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447348638449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_reg velo_scrambler_top.vhd(83) " "Verilog HDL or VHDL warning at velo_scrambler_top.vhd(83): object \"reset_reg\" assigned a value but never read" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447348638451 "|velo_scrambler_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock160_reg velo_scrambler_top.vhd(83) " "Verilog HDL or VHDL warning at velo_scrambler_top.vhd(83): object \"clock160_reg\" assigned a value but never read" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447348638451 "|velo_scrambler_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextState_verilog velo_scrambler_top.vhd(95) " "Verilog HDL or VHDL warning at velo_scrambler_top.vhd(95): object \"nextState_verilog\" assigned a value but never read" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447348638452 "|velo_scrambler_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataOutEval_descr_vhdl velo_scrambler_top.vhd(100) " "Verilog HDL or VHDL warning at velo_scrambler_top.vhd(100): object \"dataOutEval_descr_vhdl\" assigned a value but never read" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447348638452 "|velo_scrambler_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataOutEval_descr_verilog velo_scrambler_top.vhd(103) " "Verilog HDL or VHDL warning at velo_scrambler_top.vhd(103): object \"dataOutEval_descr_verilog\" assigned a value but never read" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447348638452 "|velo_scrambler_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VeloPixScrambler VeloPixScrambler:scramble_inst1 " "Elaborating entity \"VeloPixScrambler\" for hierarchy \"VeloPixScrambler:scramble_inst1\"" {  } { { "velo_scrambler_top.vhd" "scramble_inst1" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447348638477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VeloPixDeScrambler VeloPixDeScrambler:descramble_inst1 " "Elaborating entity \"VeloPixDeScrambler\" for hierarchy \"VeloPixDeScrambler:descramble_inst1\"" {  } { { "velo_scrambler_top.vhd" "descramble_inst1" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447348638479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scramblerFlowControl scramblerFlowControl:vlog_scrambler " "Elaborating entity \"scramblerFlowControl\" for hierarchy \"scramblerFlowControl:vlog_scrambler\"" {  } { { "velo_scrambler_top.vhd" "vlog_scrambler" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447348638481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deScramblerFlowControl deScramblerFlowControl:vlog_descrambler " "Elaborating entity \"deScramblerFlowControl\" for hierarchy \"deScramblerFlowControl:vlog_descrambler\"" {  } { { "velo_scrambler_top.vhd" "vlog_descrambler" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447348638482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447348639003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447348639003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rsi_Reset " "No output dependent on input pin \"rsi_Reset\"" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447348639102 "|velo_scrambler_top|rsi_Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "csi_Clock_160MHz " "No output dependent on input pin \"csi_Clock_160MHz\"" {  } { { "velo_scrambler_top.vhd" "" { Text "/DATAPART1/Pablo/students/scrambler/scramble_sim_vhdl/velopix_scrambler/quartus/velo_scrambler_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447348639102 "|velo_scrambler_top|csi_Clock_160MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1447348639102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447348639102 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447348639102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447348639102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447348639122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 17:17:19 2015 " "Processing ended: Thu Nov 12 17:17:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447348639122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447348639122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447348639122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447348639122 ""}
