// Seed: 1661744804
module module_0 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    input wand id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    input uwire id_18,
    output tri0 id_19
);
  wire id_21, id_22, id_23, id_24;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
