module jk_ff_tb;

reg clk;
reg reset;
reg j,k;

wire q;
wire qb;

jk_ff dut( .clk(clk), .reset(reset), .j(j), .k(k), .q(q), .q_b(qb) );

initial begin
$monitor(clk,j,k,q,qb,reset);
j = 1'b0;
k = 1'b0;
reset = 1;
clk=1;

#10 
reset=0;
j=1'b1;
k=1'b0;

#100
reset=0;
j=1'b0;
k=1'b1;

#100
reset=0;
j=1'b1;
k=1'b1;

#100
reset=0;
j=1'b0;
k=1'b0;

#100
reset=1;
j=1'b1;
k=1'b0;

end
always #25 clk <= ~clk;

endmodule

