<stg><name>relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1 %data_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %data_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:3 %data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:4 %data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:5 %data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:6 %data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:7 %data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:8 %data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:9 %icmp_ln45 = icmp_sgt  i13 %data_0_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="13">
<![CDATA[
entry:10 %trunc_ln46 = trunc i13 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:11 %select_ln45 = select i1 %icmp_ln45, i8 %trunc_ln46, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:12 %icmp_ln45_27 = icmp_sgt  i13 %data_2_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="13">
<![CDATA[
entry:13 %trunc_ln46_27 = trunc i13 %data_2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:14 %select_ln45_27 = select i1 %icmp_ln45_27, i8 %trunc_ln46_27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:15 %icmp_ln45_28 = icmp_sgt  i13 %data_4_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="13">
<![CDATA[
entry:16 %trunc_ln46_28 = trunc i13 %data_4_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_28"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:17 %select_ln45_28 = select i1 %icmp_ln45_28, i8 %trunc_ln46_28, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_28"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:18 %icmp_ln45_29 = icmp_sgt  i13 %data_8_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_29"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="13">
<![CDATA[
entry:19 %trunc_ln46_29 = trunc i13 %data_8_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_29"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:20 %select_ln45_29 = select i1 %icmp_ln45_29, i8 %trunc_ln46_29, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:21 %icmp_ln45_30 = icmp_sgt  i13 %data_12_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_30"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="13">
<![CDATA[
entry:22 %trunc_ln46_30 = trunc i13 %data_12_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_30"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:23 %select_ln45_30 = select i1 %icmp_ln45_30, i8 %trunc_ln46_30, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_30"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:24 %icmp_ln45_31 = icmp_sgt  i13 %data_21_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_31"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="13">
<![CDATA[
entry:25 %trunc_ln46_31 = trunc i13 %data_21_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_31"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:26 %select_ln45_31 = select i1 %icmp_ln45_31, i8 %trunc_ln46_31, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_31"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:27 %icmp_ln45_32 = icmp_sgt  i13 %data_24_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_32"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="13">
<![CDATA[
entry:28 %trunc_ln46_32 = trunc i13 %data_24_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_32"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:29 %select_ln45_32 = select i1 %icmp_ln45_32, i8 %trunc_ln46_32, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:30 %icmp_ln45_33 = icmp_sgt  i13 %data_30_val_read, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_33"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="13">
<![CDATA[
entry:31 %trunc_ln46_33 = trunc i13 %data_30_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:32 %select_ln45_33 = select i1 %icmp_ln45_33, i8 %trunc_ln46_33, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_33"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:33 %newret = insertvalue i64 <undef>, i8 %select_ln45

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:34 %newret2 = insertvalue i64 %newret, i8 %select_ln45_27

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:35 %newret4 = insertvalue i64 %newret2, i8 %select_ln45_28

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:36 %newret6 = insertvalue i64 %newret4, i8 %select_ln45_29

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:37 %newret8 = insertvalue i64 %newret6, i8 %select_ln45_30

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:38 %newret10 = insertvalue i64 %newret8, i8 %select_ln45_31

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:39 %newret12 = insertvalue i64 %newret10, i8 %select_ln45_32

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:40 %newret14 = insertvalue i64 %newret12, i8 %select_ln45_33

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64">
<![CDATA[
entry:41 %ret_ln45 = ret i64 %newret14

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
