# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.12
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2022.12p001 64 bits
# build date: 2023.01.26 12:35:17 UTC
# ----------------------------------------
# started   : 2023-07-22 07:14:07 CST
# hostname  : mics-eda.(none)
# pid       : 37622
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:40515' '-style' 'windows' '-data' 'AAAAanicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpOGA8QGUYcPIgAwYAxtQaAYGVphCmBIAzrAJsQ==' '-proj' '/home/zhiyuanyan/mriscvcore/verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/zhiyuanyan/mriscvcore/verification/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/zhiyuanyan/mriscvcore/verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_fao".
INFO: reading configuration file "/home/zhiyuanyan/.config/cadence/jasper.conf".
% ls
design.btor
gen_btor.ys
jgproject
jp_1.tcl
jp.tcl
problem.btor2
QEDFiles
reverse.v
verilog
% source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn outside_resetn".
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1486 of 6767 design flops, 0 of 0 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Ncustom9: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom10: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.039s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.13 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 38018@mics-eda(local) jg_37622_mics-eda_1
0.0.N: Proofgrid shell started at 38017@mics-eda(local) jg_37622_mics-eda_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 38051@mics-eda(local) jg_37622_mics-eda_1
0.0.B: Proofgrid shell started at 38052@mics-eda(local) jg_37622_mics-eda_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  2	[0.48 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  5	[0.56 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.79 s]
0.0.N: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.N: The property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2" was proven in 0.77 s.
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.77 s].
0.0.N: All properties determined. [0.78 s]
0.0.N: Exited with Success (@ 0.80 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.86 s]
0.0.Hp: Exited with Success (@ 0.87 s)
0.0.B: Trace Attempt 14	[0.74 s]
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.86 s].
0.0.B: All properties determined. [0.87 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[0.68 s]
0.0.Ht: All properties determined. [1.05 s]
0.0.B: Exited with Success (@ 1.10 s)
0.0.Ht: Exited with Success (@ 1.11 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 94.65 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.78        0.00       94.02 %
     Hp        0.04        0.79        0.00       95.19 %
     Ht        0.04        0.75        0.00       94.89 %
      B        0.04        0.74        0.00       94.50 %
    all        0.04        0.76        0.00       94.65 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        3.05        0.00

    Data read    : 5.89 kiB
    Data written : 4.77 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % cover {(qed_ready&&(qed_reach_commit)}
ERROR (ENL063): Syntax error near ";" in expression "(qed_ready&&(qed_reach_commit)".


[<embedded>] % cover {(RTL.REG_FILE_inst.MEM_FILE.qed_ready&&(qed_reach_commit))}
ERROR (ENL002): Unable to find signal "qed_reach_commit".


[<embedded>] % cover {(RTL.REG_FILE_inst.MEM_FILE.qed_ready&&(RTL.REG_FILE_inst.MEM_FILE.qed_reach_commit))}
INFO (IPM033): The name "cover:0" is assigned to cover "(RTL.REG_FILE_inst.MEM_FILE.qed_ready&&(RTL.REG_FILE_inst.MEM_FILE.qed_reach_commit))".
cover:0
[<embedded>] % prove -bg -property {<embedded>::cover:0}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 1
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.037s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.02 s]
1.0.N: Proof Simplification Iteration 3	[0.04 s]
1.0.N: Proof Simplification Iteration 4	[0.05 s]
1.0.N: Proof Simplification Iteration 5	[0.06 s]
1.0.N: Proof Simplification Iteration 6	[0.08 s]
1.0.PRE: Proof Simplification completed in 0.12 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 38915@mics-eda(local) jg_37622_mics-eda_2
1.0.Hp: Proofgrid shell started at 38916@mics-eda(local) jg_37622_mics-eda_2
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.Ht: Proofgrid shell started at 38949@mics-eda(local) jg_37622_mics-eda_2
1.0.B: Proofgrid shell started at 38950@mics-eda(local) jg_37622_mics-eda_2
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  3	[0.04 s]
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  5	[0.06 s]
1.0.B: Trace Attempt  1	[0.01 s]
1.0.B: Trace Attempt  2	[0.02 s]
1.0.Ht: Trace Attempt  1	[0.04 s]
1.0.Ht: Trace Attempt  2	[0.04 s]
1.0.Ht: Trace Attempt  3	[0.04 s]
1.0.B: Trace Attempt  3	[0.03 s]
1.0.Ht: Trace Attempt  4	[0.05 s]
1.0.Ht: Trace Attempt  5	[0.06 s]
1.0.B: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  5	[0.12 s]
1.0.B: Trace Attempt  5	[0.09 s]
1.0.N: Trace Attempt  1	[0.46 s]
1.0.N: Trace Attempt  2	[0.48 s]
1.0.N: Trace Attempt  3	[0.49 s]
1.0.N: Trace Attempt  5	[0.56 s]
1.0.N: Validation of fixpoint was successful. Time = 0.01
1.0.N: Requesting engine job to stop
1.0.B: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.85 s]
1.0.N: A proof was found: No trace exists. [0.83 s]
INFO (IPF051): 1.0.N: The cover property "cover:0" was proven unreachable in 0.84 s.
1.0.N: Stopped processing property "cover:0"	[0.84 s].
1.0.N: All properties determined. [0.84 s]
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.85 s]
1.0.N: Exited with Success (@ 0.88 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.88 s)
1.0.Ht: Interrupted (multi)
1.0.Ht: Trace Attempt 18	[0.83 s]
1.0.Ht: All properties determined. [0.83 s]
1.0.Ht: Exited with Success (@ 0.89 s)
1.0.B: Trace Attempt 14	[0.73 s]
1.0.B: Stopped processing property "cover:0"	[0.85 s].
1.0.B: All properties determined. [0.85 s]
1.0.B: Exited with Success (@ 0.92 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 95.02 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.85        0.00       94.66 %
     Hp        0.04        0.85        0.00       95.24 %
     Ht        0.04        0.80        0.00       95.01 %
      B        0.04        0.80        0.00       95.19 %
    all        0.04        0.82        0.00       95.02 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        3.29        0.00

    Data read    : 5.92 kiB
    Data written : 4.70 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
[<embedded>] % cover {(RTL.REG_FILE_inst.MEM_FILE.qed_ready)}
INFO (IPM033): The name "cover:1" is assigned to cover "(RTL.REG_FILE_inst.MEM_FILE.qed_ready)".
cover:1
[<embedded>] % prove -bg -property {<embedded>::cover:1}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 2
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.037s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.02 s]
2.0.N: Proof Simplification Iteration 3	[0.04 s]
2.0.N: Proof Simplification Iteration 4	[0.05 s]
2.0.N: Proof Simplification Iteration 5	[0.06 s]
2.0.N: Proof Simplification Iteration 6	[0.08 s]
2.0.PRE: Proof Simplification completed in 0.12 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 1
2: Initial ProofGrid level: 1
2: ProofGrid is starting event handling
2.0.Hp: Proofgrid shell started at 39416@mics-eda(local) jg_37622_mics-eda_3
2.0.N: Proofgrid shell started at 39415@mics-eda(local) jg_37622_mics-eda_3
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "cover:1"	[0.00 s].
2.0.N: Trace Attempt  1	[0.01 s]
2.0.N: Trace Attempt  2	[0.01 s]
2.0.N: Trace Attempt  3	[0.01 s]
2.0.Ht: Proofgrid shell started at 39449@mics-eda(local) jg_37622_mics-eda_3
2.0.B: Proofgrid shell started at 39450@mics-eda(local) jg_37622_mics-eda_3
2.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  3	[0.04 s]
2.0.B: Last scan. Per property time limit: 0s
2.0.B: Starting proof for property "cover:1"	[0.00 s].
2.0.B: Trace Attempt  1	[0.01 s]
2.0.N: Trace Attempt  4	[0.06 s]
2.0.N: Trace Attempt  5	[0.06 s]
2.0.B: Trace Attempt  2	[0.02 s]
2.0.Ht: Trace Attempt  1	[0.04 s]
2.0.Ht: Trace Attempt  2	[0.04 s]
2.0.Ht: Trace Attempt  3	[0.04 s]
2.0.B: Trace Attempt  3	[0.03 s]
2.0.Ht: Trace Attempt  4	[0.05 s]
2.0.Ht: Trace Attempt  5	[0.06 s]
2.0.B: Trace Attempt  4	[0.05 s]
2.0.N: Trace Attempt  5	[0.12 s]
2.0.B: Trace Attempt  5	[0.08 s]
2.0.N: Trace Attempt  1	[0.19 s]
2.0.N: Trace Attempt  2	[0.20 s]
2.0.N: Trace Attempt  3	[0.20 s]
2.0.N: Trace Attempt  5	[0.21 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.B: Requesting engine job to stop
2.0.Hp: Requesting engine job to terminate
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.27 s]
2.0.N: Trace Attempt  9	[0.25 s]
2.0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF051): 2.0.N: The cover property "cover:1" was proven unreachable in 0.26 s.
2.0.N: Stopped processing property "cover:1"	[0.26 s].
2.0.N: All properties determined. [0.26 s]
2.0.Ht: Interrupted (multi)
2.0.Ht: Trace Attempt 13	[0.21 s]
2.0.Ht: All properties determined. [0.23 s]
2.0.N: Exited with Success (@ 0.28 s)
2: ProofGrid usable level: 0
2.0.Ht: Exited with Success (@ 0.28 s)
2.0.B: Trace Attempt  7	[0.18 s]
2.0.B: Stopped processing property "cover:1"	[0.23 s].
2.0.B: All properties determined. [0.23 s]
2.0.B: Exited with Success (@ 0.29 s)
2.0.Hp: Interrupted (multi)
2.0.Hp: All properties determined. [0.37 s]
2.0.Hp: Exited with Success (@ 0.38 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 85.23 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.27        0.00       85.30 %
     Hp        0.04        0.27        0.00       87.12 %
     Ht        0.04        0.23        0.00       84.21 %
      B        0.04        0.22        0.00       83.95 %
    all        0.04        0.25        0.00       85.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.98        0.00

    Data read    : 5.09 kiB
    Data written : 4.81 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2
[<embedded>] % cover {(RTL.REG_FILE_inst.MEM_FILE.num_orig_insts==1)}
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM033): The name "cover:2" is assigned to cover "(RTL.REG_FILE_inst.MEM_FILE.num_orig_insts==1)".
cover:2
[<embedded>] % prove -bg -property {<embedded>::cover:2}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 3
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.04s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.02 s]
3.0.N: Proof Simplification Iteration 3	[0.04 s]
3.0.N: Proof Simplification Iteration 4	[0.05 s]
3.0.N: Proof Simplification Iteration 5	[0.06 s]
3.0.N: Proof Simplification Iteration 6	[0.08 s]
3.0.PRE: Proof Simplification completed in 0.12 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: Initial ProofGrid level: 1
3: ProofGrid is starting event handling
3.0.Hp: Proofgrid shell started at 47446@mics-eda(local) jg_37622_mics-eda_4
3.0.N: Proofgrid shell started at 47445@mics-eda(local) jg_37622_mics-eda_4
3.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "cover:2"	[0.00 s].
3.0.N: Trace Attempt  1	[0.01 s]
3.0.N: Trace Attempt  2	[0.01 s]
3.0.N: Trace Attempt  3	[0.01 s]
3.0.Ht: Proofgrid shell started at 47481@mics-eda(local) jg_37622_mics-eda_4
3.0.B: Proofgrid shell started at 47482@mics-eda(local) jg_37622_mics-eda_4
3.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "cover:2"	[0.00 s].
3.0.N: Trace Attempt  3	[0.05 s]
3.0.B: Trace Attempt  1	[0.01 s]
3.0.B: Trace Attempt  2	[0.02 s]
3.0.Ht: Trace Attempt  1	[0.04 s]
3.0.Ht: Trace Attempt  2	[0.04 s]
3.0.Ht: Trace Attempt  3	[0.05 s]
3.0.N: Trace Attempt  4	[0.08 s]
3.0.Ht: Trace Attempt  4	[0.05 s]
3.0.N: Trace Attempt  5	[0.08 s]
3.0.B: Trace Attempt  3	[0.03 s]
3.0.Ht: Trace Attempt  5	[0.06 s]
3.0.B: Trace Attempt  4	[0.05 s]
3.0.B: Trace Attempt  5	[0.08 s]
3.0.N: Trace Attempt  5	[0.15 s]
3.0.N: Trace Attempt  1	[0.28 s]
3.0.N: Trace Attempt  2	[0.32 s]
3.0.N: Trace Attempt  3	[0.32 s]
3.0.N: Trace Attempt  4	[0.33 s]
3.0.N: Trace Attempt  5	[0.40 s]
3.0.N: Validation of fixpoint was successful. Time = 0.01
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
3.0.Hp: Requesting engine job to terminate
3.0.Ht: Requesting engine job to terminate
INFO (IPF144): 3: Initiating shutdown of proof [0.61 s]
3.0.N: Trace Attempt  7	[0.51 s]
3.0.N: A proof was found: No trace exists. [0.59 s]
INFO (IPF051): 3.0.N: The cover property "cover:2" was proven unreachable in 0.59 s.
3.0.N: Stopped processing property "cover:2"	[0.59 s].
3.0.Ht: Interrupted (multi)
3.0.Ht: Trace Attempt 16	[0.52 s]
3.0.Ht: All properties determined. [0.57 s]
3.0.N: All properties determined. [0.60 s]
3.0.N: Exited with Success (@ 0.62 s)
3: ProofGrid usable level: 0
3.0.Ht: Exited with Success (@ 0.63 s)
3.0.Hp: Interrupted (multi)
3.0.Hp: All properties determined. [0.62 s]
3.0.Hp: Exited with Success (@ 0.64 s)
3.0.B: Trace Attempt 12	[0.58 s]
3.0.B: Stopped processing property "cover:2"	[0.62 s].
3.0.B: All properties determined. [0.62 s]
3.0.B: Exited with Success (@ 0.69 s)
3: --------------------------------------------------------------
ProofGrid Summary (utilization 93.25 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.60        0.00       92.77 %
     Hp        0.04        0.60        0.00       93.77 %
     Ht        0.04        0.57        0.00       93.62 %
      B        0.04        0.56        0.00       92.84 %
    all        0.04        0.58        0.00       93.25 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        2.33        0.00

    Data read    : 5.42 kiB
    Data written : 4.10 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 3
[<embedded>] % cover {(RTL.REG_FILE_inst.MEM_FILE.num_dup_insts==1)}
INFO (IPM033): The name "cover:3" is assigned to cover "(RTL.REG_FILE_inst.MEM_FILE.num_dup_insts==1)".
cover:3
[<embedded>] % prove -bg -property {<embedded>::cover:3}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 4
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.038s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.02 s]
4.0.N: Proof Simplification Iteration 3	[0.04 s]
4.0.N: Proof Simplification Iteration 4	[0.05 s]
4.0.N: Proof Simplification Iteration 5	[0.06 s]
4.0.N: Proof Simplification Iteration 6	[0.08 s]
4.0.PRE: Proof Simplification completed in 0.12 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: Initial ProofGrid level: 1
4: ProofGrid is starting event handling
4.0.N: Proofgrid shell started at 47635@mics-eda(local) jg_37622_mics-eda_5
4.0.Hp: Proofgrid shell started at 47636@mics-eda(local) jg_37622_mics-eda_5
4.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "cover:3"	[0.00 s].
4.0.N: Trace Attempt  1	[0.01 s]
4.0.N: Trace Attempt  2	[0.01 s]
4.0.N: Trace Attempt  3	[0.01 s]
4.0.B: Proofgrid shell started at 47671@mics-eda(local) jg_37622_mics-eda_5
4.0.Ht: Proofgrid shell started at 47670@mics-eda(local) jg_37622_mics-eda_5
4.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.B: Last scan. Per property time limit: 0s
4.0.B: Starting proof for property "cover:3"	[0.00 s].
4.0.N: Trace Attempt  3	[0.05 s]
4.0.B: Trace Attempt  1	[0.01 s]
4.0.B: Trace Attempt  2	[0.02 s]
4.0.Ht: Trace Attempt  1	[0.04 s]
4.0.Ht: Trace Attempt  2	[0.04 s]
4.0.B: Trace Attempt  3	[0.03 s]
4.0.N: Trace Attempt  4	[0.07 s]
4.0.Ht: Trace Attempt  3	[0.04 s]
4.0.N: Trace Attempt  5	[0.08 s]
4.0.Ht: Trace Attempt  4	[0.05 s]
4.0.Ht: Trace Attempt  5	[0.06 s]
4.0.B: Trace Attempt  4	[0.05 s]
4.0.B: Trace Attempt  5	[0.08 s]
4.0.N: Trace Attempt  5	[0.14 s]
4.0.N: Trace Attempt  1	[0.27 s]
4.0.N: Trace Attempt  2	[0.29 s]
4.0.N: Trace Attempt  3	[0.30 s]
4.0.N: Trace Attempt  4	[0.32 s]
4.0.N: Validation of fixpoint was successful. Time = 0.01
4.0.N: Requesting engine job to stop
4.0.B: Requesting engine job to stop
4.0.Hp: Requesting engine job to terminate
4.0.Ht: Requesting engine job to terminate
INFO (IPF144): 4: Initiating shutdown of proof [0.55 s]
4.0.N: Trace Attempt  7	[0.42 s]
4.0.N: A proof was found: No trace exists. [0.54 s]
INFO (IPF051): 4.0.N: The cover property "cover:3" was proven unreachable in 0.54 s.
4.0.N: Stopped processing property "cover:3"	[0.54 s].
4.0.N: All properties determined. [0.54 s]
4.0.N: Exited with Success (@ 0.56 s)
4: ProofGrid usable level: 0
4.0.Ht: Interrupted (multi)
4.0.Ht: Trace Attempt 16	[0.46 s]
4.0.Ht: All properties determined. [0.54 s]
4.0.Hp: Interrupted (multi)
4.0.Hp: All properties determined. [0.59 s]
4.0.Ht: Exited with Success (@ 0.60 s)
4.0.Hp: Exited with Success (@ 0.61 s)
4.0.B: Trace Attempt 11	[0.46 s]
4.0.B: Stopped processing property "cover:3"	[0.57 s].
4.0.B: All properties determined. [0.58 s]
4.0.B: Exited with Success (@ 0.64 s)
4: --------------------------------------------------------------
ProofGrid Summary (utilization 92.39 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.55        0.00       92.17 %
     Hp        0.04        0.55        0.00       92.75 %
     Ht        0.04        0.50        0.00       92.10 %
      B        0.04        0.51        0.00       92.53 %
    all        0.04        0.53        0.00       92.39 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        2.10        0.00

    Data read    : 5.19 kiB
    Data written : 4.01 kiB

4: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 4
[<embedded>] % cover {(RTL.MEMORY_INTERFACE.qed_vld_out==1)}
ERROR (ENL002): Unable to find signal "RTL.MEMORY_INTERFACE.qed_vld_out".


[<embedded>] % cover {(RTL.MEMORY_INTERFACE_inst.qed_vld_out==1)}
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM033): The name "cover:4" is assigned to cover "(RTL.MEMORY_INTERFACE_inst.qed_vld_out==1)".
cover:4
[<embedded>] % prove -bg -property {<embedded>::cover:4}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 5
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.038s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.02 s]
5.0.N: Proof Simplification Iteration 3	[0.04 s]
5.0.N: Proof Simplification Iteration 4	[0.05 s]
5.0.N: Proof Simplification Iteration 5	[0.06 s]
5.0.N: Proof Simplification Iteration 6	[0.08 s]
5.0.PRE: Proof Simplification completed in 0.12 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: Initial ProofGrid level: 1
5: ProofGrid is starting event handling
5.0.N: Proofgrid shell started at 49164@mics-eda(local) jg_37622_mics-eda_6
5.0.Hp: Proofgrid shell started at 49165@mics-eda(local) jg_37622_mics-eda_6
5.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "cover:4"	[0.00 s].
5.0.N: Trace Attempt  1	[0.01 s]
5.0.N: Trace Attempt  2	[0.02 s]
5.0.N: Trace Attempt  3	[0.02 s]
5.0.Ht: Proofgrid shell started at 49198@mics-eda(local) jg_37622_mics-eda_6
5.0.B: Proofgrid shell started at 49199@mics-eda(local) jg_37622_mics-eda_6
5.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Last scan. Per property time limit: 0s
5.0.B: Starting proof for property "cover:4"	[0.00 s].
5.0.N: Trace Attempt  3	[0.05 s]
5.0.B: Trace Attempt  1	[0.01 s]
5.0.B: Trace Attempt  2	[0.02 s]
5.0.Ht: Trace Attempt  1	[0.04 s]
5.0.Ht: Trace Attempt  2	[0.04 s]
5.0.B: Trace Attempt  3	[0.03 s]
5.0.Ht: Trace Attempt  3	[0.05 s]
5.0.N: Requesting engine job to stop
5.0.B: Requesting engine job to stop
5.0.Hp: Requesting engine job to terminate
5.0.Ht: Requesting engine job to terminate
INFO (IPF144): 5: Initiating shutdown of proof [0.10 s]
5.0.Ht: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 5.0.Ht: The cover property "cover:4" was covered in 3 cycles in 0.06 s.
5.0.Ht: All properties determined. [0.05 s]
5.0.N: Stopped processing property "cover:4"	[0.11 s].
5.0.Ht: Exited with Success (@ 0.10 s)
5: ProofGrid usable level: 0
5.0.N: All properties determined. [0.09 s]
5.0.B: Stopped processing property "cover:4"	[0.06 s].
5.0.N: Exited with Success (@ 0.11 s)
5.0.B: All properties determined. [0.05 s]
5.0.B: Exited with Success (@ 0.11 s)
5.0.Hp: Interrupted (multi)
5.0.Hp: All properties determined. [0.12 s]
5.0.Hp: Exited with Success (@ 0.14 s)
5: --------------------------------------------------------------
ProofGrid Summary (utilization 62.37 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.09        0.00       67.56 %
     Hp        0.04        0.09        0.00       66.77 %
     Ht        0.04        0.05        0.00       55.30 %
      B        0.04        0.05        0.00       54.79 %
    all        0.04        0.07        0.00       62.37 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.28        0.00

    Data read    : 122.71 kiB
    Data written : 3.29 kiB

5: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 5
[<embedded>] % visualize -property <embedded>::cover:4 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::cover:4".
covered
[<embedded>] % cover {(RTL.FSM_inst.qed_vld_out_q==1)}
INFO (IPM033): The name "cover:5" is assigned to cover "(RTL.FSM_inst.qed_vld_out_q==1)".
cover:5
[<embedded>] % prove -bg -property {<embedded>::cover:5}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 6
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.037s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.02 s]
6.0.N: Proof Simplification Iteration 3	[0.04 s]
6.0.N: Proof Simplification Iteration 4	[0.05 s]
6.0.N: Proof Simplification Iteration 5	[0.07 s]
6.0.N: Proof Simplification Iteration 6	[0.08 s]
6.0.PRE: Proof Simplification completed in 0.12 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: Initial ProofGrid level: 1
6: ProofGrid is starting event handling
6.0.N: Proofgrid shell started at 55817@mics-eda(local) jg_37622_mics-eda_7
6.0.Hp: Proofgrid shell started at 55818@mics-eda(local) jg_37622_mics-eda_7
6.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Last scan. Per property time limit: 0s
6.0.N: Starting proof for property "cover:5"	[0.00 s].
6.0.N: Trace Attempt  1	[0.01 s]
6.0.N: Trace Attempt  2	[0.01 s]
6.0.N: Trace Attempt  3	[0.01 s]
6.0.Ht: Proofgrid shell started at 55852@mics-eda(local) jg_37622_mics-eda_7
6.0.B: Proofgrid shell started at 55853@mics-eda(local) jg_37622_mics-eda_7
6.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.B: Last scan. Per property time limit: 0s
6.0.B: Starting proof for property "cover:5"	[0.00 s].
6.0.N: Trace Attempt  3	[0.05 s]
6.0.B: Trace Attempt  1	[0.01 s]
6.0.B: Trace Attempt  2	[0.02 s]
6.0.Ht: Trace Attempt  1	[0.04 s]
6.0.Ht: Trace Attempt  2	[0.04 s]
6.0.B: Trace Attempt  3	[0.03 s]
6.0.Ht: Trace Attempt  3	[0.04 s]
6.0.Ht: Trace Attempt  4	[0.05 s]
6.0.Ht: Trace Attempt  5	[0.05 s]
6.0.N: Trace Attempt  4	[0.09 s]
6.0.B: Trace Attempt  4	[0.05 s]
6.0.B: Trace Attempt  5	[0.08 s]
6.0.N: Trace Attempt  4	[0.13 s]
6.0.N: Trace Attempt  5	[0.18 s]
6.0.N: Trace Attempt  1	[0.42 s]
6.0.N: Trace Attempt  2	[0.45 s]
6.0.N: Trace Attempt  3	[0.45 s]
6.0.N: Trace Attempt  4	[0.50 s]
6.0.N: Validation of fixpoint was successful. Time = 0.01
6.0.N: Requesting engine job to stop
6.0.B: Requesting engine job to stop
6.0.Hp: Requesting engine job to terminate
6.0.Ht: Requesting engine job to terminate
INFO (IPF144): 6: Initiating shutdown of proof [0.65 s]
6.0.N: Trace Attempt  6	[0.53 s]
6.0.N: A proof was found: No trace exists. [0.63 s]
INFO (IPF051): 6.0.N: The cover property "cover:5" was proven unreachable in 0.63 s.
6.0.N: Stopped processing property "cover:5"	[0.63 s].
6.0.N: All properties determined. [0.64 s]
6.0.Ht: Interrupted (multi)
6.0.Ht: Trace Attempt 17	[0.58 s]
6.0.Ht: All properties determined. [0.61 s]
6.0.N: Exited with Success (@ 0.66 s)
6: ProofGrid usable level: 0
6.0.Hp: Interrupted (multi)
6.0.Hp: All properties determined. [0.66 s]
6.0.Hp: Exited with Success (@ 0.67 s)
6.0.Ht: Exited with Success (@ 0.68 s)
6.0.B: Trace Attempt 12	[0.56 s]
6.0.B: Stopped processing property "cover:5"	[0.63 s].
6.0.B: All properties determined. [0.64 s]
6.0.B: Exited with Success (@ 0.70 s)
6: --------------------------------------------------------------
ProofGrid Summary (utilization 93.38 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.64        0.00       93.09 %
     Hp        0.04        0.64        0.00       93.70 %
     Ht        0.04        0.60        0.00       93.30 %
      B        0.04        0.60        0.00       93.45 %
    all        0.04        0.62        0.00       93.38 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        2.48        0.00

    Data read    : 5.59 kiB
    Data written : 4.01 kiB

6: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 6
[<embedded>] % source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn outside_resetn".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1486 of 6767 design flops, 0 of 0 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.041s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.13 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 64172@mics-eda(local) jg_37622_mics-eda_8
0.0.N: Proofgrid shell started at 64171@mics-eda(local) jg_37622_mics-eda_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 64205@mics-eda(local) jg_37622_mics-eda_8
0.0.B: Proofgrid shell started at 64206@mics-eda(local) jg_37622_mics-eda_8
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0.0.Ht: Trace Attempt  8	[0.16 s]
0.0.Ht: A trace with 8 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2" in 0.31 s.
0.0.Ht: All properties determined. [0.30 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.34 s]
0.0.Ht: Exited with Success (@ 0.35 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.35 s)
0.0.N: Trace Attempt  6	[0.27 s]
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.35 s].
0.0.N: All properties determined. [0.34 s]
0.0.N: Exited with Success (@ 0.37 s)
0.0.B: Trace Attempt  8	[0.26 s]
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.32 s].
0.0.B: All properties determined. [0.33 s]
0.0.B: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 88.16 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.33        0.00       86.85 %
     Hp        0.04        0.34        0.00       89.48 %
     Ht        0.04        0.30        0.00       88.33 %
      B        0.04        0.29        0.00       87.98 %
    all        0.04        0.31        0.00       88.16 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        1.26        0.00

    Data read    : 92.80 kiB
    Data written : 3.44 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2".
cex
[<embedded>] % source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[WARN (VERI-1763)] verilog/mriscvcore.v(42): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn outside_resetn".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1486 of 6767 design flops, 0 of 0 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.043s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.13 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 71511@mics-eda(local) jg_37622_mics-eda_9
0.0.N: Proofgrid shell started at 71510@mics-eda(local) jg_37622_mics-eda_9
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 71544@mics-eda(local) jg_37622_mics-eda_9
0.0.B: Proofgrid shell started at 71545@mics-eda(local) jg_37622_mics-eda_9
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.30 s]
0.0.Ht: Trace Attempt  8	[0.16 s]
0.0.Ht: A trace with 8 cycles was found. [0.25 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2" in 0.27 s.
0.0.Ht: All properties determined. [0.26 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.30 s]
0.0.Ht: Exited with Success (@ 0.31 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.31 s)
0.0.N: Trace Attempt  6	[0.27 s]
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.31 s].
0.0.N: All properties determined. [0.31 s]
0.0.N: Exited with Success (@ 0.34 s)
0.0.B: Trace Attempt  8	[0.24 s]
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.30 s].
0.0.B: All properties determined. [0.30 s]
0.0.B: Exited with Success (@ 0.37 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 86.49 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.30        0.00       85.50 %
     Hp        0.04        0.30        0.00       88.21 %
     Ht        0.04        0.26        0.00       86.52 %
      B        0.04        0.25        0.00       85.64 %
    all        0.04        0.28        0.00       86.49 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        1.11        0.00

    Data read    : 92.34 kiB
    Data written : 3.44 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2".
cex
WARNING (WVS030): Use "-unlimited_depth" instead of "-iteration_depth 0" to highlight the relevant logic back to the first cycle.
[<embedded>] % source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[WARN (VERI-1372)] verilog/MEMORY_INTERFACE.v(345): redeclaration of ANSI port 'qed_ifu_instruction' is not allowed
[INFO (VERI-2561)] verilog/MEMORY_INTERFACE.v(355): undeclared symbol 'qed_vld_out', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[WARN (VERI-1763)] verilog/mriscvcore.v(42): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[ERROR (VERI-2227)] verilog/mriscvcore.v(177): 'qed_vld_out' is not a port
[ERROR (VDB-9017)] Module top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-2227)] verilog/mriscvcore.v(177): 'qed_vld_out' is not a port
	[ERROR (VDB-9017)] Module top could not be elaborated
ERROR (ENL034): 2 errors detected in the design file(s).


% source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[WARN (VERI-1763)] verilog/mriscvcore.v(42): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn outside_resetn".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1486 of 6767 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.041s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.06 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.15 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 3217@mics-eda(local) jg_37622_mics-eda_10
0.0.N: Proofgrid shell started at 3216@mics-eda(local) jg_37622_mics-eda_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 3250@mics-eda(local) jg_37622_mics-eda_10
0.0.B: Proofgrid shell started at 3251@mics-eda(local) jg_37622_mics-eda_10
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Hp: Trace Attempt  1	[2.92 s]
0.0.Hp: Trace Attempt  2	[2.92 s]
0.0.Hp: Trace Attempt  3	[2.93 s]
0.0.Hp: Trace Attempt  4	[2.93 s]
0.0.Hp: Trace Attempt  5	[2.94 s]
0.0.Ht: Trace Attempt 14	[24.65 s]
0.0.Hp: Trace Attempt 14	[25.21 s]
0.0.B: Trace Attempt 14	[77.62 s]
0.0.Ht: Trace Attempt 15	[85.59 s]
0.0.Hp: Trace Attempt 15	[107.98 s]
0.0.N: Trace Attempt 13	[2.27 s]
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[181.40 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[181.44 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.Ncustom1: Trace Attempt 13	[0.17 s]
0.0.Ht: Trace Attempt 16	[184.98 s]
0.0.Ncustom1: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[19.27 s].
0.0.Ncustom1: Morphing to AM
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt 13	[1.08 s]
0.0.Bcustom2: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[19.24 s].
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Morphing to I
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.AM: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.I: Trace Attempt 11	[0.15 s]
0.0.AM: Trace Attempt 13	[3.66 s]
0.0.AM: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[19.78 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt 13	[2.30 s]
0.0.I: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[19.81 s].
0.0.I: Morphing to AD
0.0.I: All properties determined. [0.00 s]
0.0.I: Exited with Success (@ 0.00 s)
0.0.AMcustom3: Trace Attempt  4	[0.07 s]
0.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.AD: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  5	[0.11 s]
0.0.AD: Trace Attempt  3	[0.04 s]
0.0.AD: Trace Attempt  4	[0.07 s]
0.0.AD: Trace Attempt  5	[0.11 s]
0.0.Hp: Trace Attempt 16	[225.38 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Morphing to Mpcustom4
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.00 s)
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Trace Attempt 13	[3.81 s]
0.0.AMcustom3: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[20.57 s].
0.0.AMcustom3: Morphing to Tri
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.04 s]
0.0.Mpcustom4: Trace Attempt  2	[0.05 s]
0.0.Tri: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0.28 s]
0.0.Mpcustom4: Trace Attempt  3	[0.60 s]
0.0.Mpcustom4: Trace Attempt  3	[0.62 s]
0.0.Mpcustom4: Trace Attempt  3	[0.65 s]
0.0.Mpcustom4: Trace Attempt  3	[0.69 s]
0.0.Mpcustom4: Trace Attempt  3	[0.80 s]
0.0.Mpcustom4: Trace Attempt  4	[0.89 s]
0.0.Mpcustom4: Trace Attempt  4	[1.14 s]
0.0.Mpcustom4: Trace Attempt  5	[1.20 s]
0.0.Tri: Trace Attempt  3	[1.36 s]
0.0.Tri: Trace Attempt  4	[1.41 s]
0.0.Tri: Trace Attempt  5	[1.46 s]
0.0.Mpcustom4: Trace Attempt  5	[1.57 s]
0.0.Mpcustom4: Trace Attempt  5	[2.24 s]
0.0.Mpcustom4: Trace Attempt  5	[3.20 s]
0.0.Mpcustom4: Trace Attempt  5	[3.91 s]
0.0.Tri: Trace Attempt 13	[5.88 s]
0.0.Mpcustom4: Trace Attempt  8	[8.13 s]
0.0.Mpcustom4: Trace Attempt  9	[13.42 s]
0.0.Mpcustom4: Trace Attempt  9	[17.63 s]
0.0.Tri:   19.96" Simplification phase 1 complete
0.0.Mpcustom4: Trace Attempt 11	[22.99 s]
0.0.Tri: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[26.41 s].
0.0.Tri: Morphing to D
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.D: Trace Attempt  1	[0.01 s]
0.0.D: Trace Attempt  2	[0.04 s]
0.0.D: Trace Attempt  3	[0.14 s]
0.0.D: Trace Attempt  4	[0.32 s]
0.0.D: Trace Attempt  5	[0.53 s]
0.0.Mpcustom4: Trace Attempt 11	[28.84 s]
0.0.D: Trace Attempt 13	[6.62 s]
0.0.Mpcustom4: Trace Attempt 12	[33.62 s]
0.0.Mpcustom4: Trace Attempt 13	[40.39 s]
0.0.Mpcustom4: Trace Attempt 13	[45.96 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [289.04 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [288.99 s]
0.0.Ht: Exited with Success (@ 289.06 s)
0.0.AD: Trace Attempt 13	[3.67 s]
0.0.AD: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[68.47 s].
0.0.AD: Interrupted. [68.47 s]
0.0.AD: Exited with Success (@ 289.08 s)
0.0.D: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[21.54 s].
0.0.D: Interrupted. [21.54 s]
0.0.D: Exited with Success (@ 289.12 s)
0.0.Mpcustom4: Interrupted. [48.09 s]
0.0.Mpcustom4: Exited with Success (@ 289.22 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.98 %)
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.04      288.99        0.00       99.98 %
     AD        0.04      288.79        0.00       99.99 %
    Mpcustom4        0.04      289.13        0.00       99.99 %
      D        0.05      288.69        0.00       99.98 %
    all        0.04      288.90        0.00       99.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17     1155.61        0.00

    Data read    : 40.15 kiB
    Data written : 21.28 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % cover {RTL.REG_FILE_inst.MEM_FILE.qed_reach_commit}
INFO (IPM033): The name "cover:0" is assigned to cover "RTL.REG_FILE_inst.MEM_FILE.qed_reach_commit".
cover:0
[<embedded>] % prove -bg -property {<embedded>::cover:0}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 1
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.039s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.02 s]
1.0.N: Proof Simplification Iteration 3	[0.04 s]
1.0.N: Proof Simplification Iteration 4	[0.05 s]
1.0.N: Proof Simplification Iteration 5	[0.06 s]
1.0.N: Proof Simplification Iteration 6	[0.08 s]
1.0.PRE: Proof Simplification completed in 0.15 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 7412@mics-eda(local) jg_37622_mics-eda_11
1.0.Hp: Proofgrid shell started at 7413@mics-eda(local) jg_37622_mics-eda_11
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.Ht: Proofgrid shell started at 7456@mics-eda(local) jg_37622_mics-eda_11
1.0.B: Proofgrid shell started at 7457@mics-eda(local) jg_37622_mics-eda_11
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Trace Attempt  3	[0.05 s]
1.0.B: Trace Attempt  1	[0.01 s]
1.0.B: Trace Attempt  2	[0.02 s]
1.0.Ht: Trace Attempt  1	[0.04 s]
1.0.Ht: Trace Attempt  2	[0.04 s]
1.0.Ht: Trace Attempt  3	[0.04 s]
1.0.B: Trace Attempt  3	[0.03 s]
1.0.Ht: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  4	[0.09 s]
1.0.Ht: Trace Attempt  5	[0.07 s]
1.0.B: Trace Attempt  4	[0.06 s]
1.0.B: Trace Attempt  5	[0.09 s]
1.0.N: Trace Attempt  4	[0.14 s]
1.0.N: Requesting engine job to stop
1.0.B: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.16 s]
1.0.Ht: Trace Attempt  6	[0.09 s]
1.0.Ht: A trace with 6 cycles was found. [0.11 s]
INFO (IPF047): 1.0.Ht: The cover property "cover:0" was covered in 6 cycles in 0.13 s.
1.0.Ht: All properties determined. [0.12 s]
1.0.Ht: Exited with Success (@ 0.17 s)
1: ProofGrid usable level: 0
1.0.B: Stopped processing property "cover:0"	[0.14 s].
1.0.N: Stopped processing property "cover:0"	[0.18 s].
1.0.B: All properties determined. [0.14 s]
1.0.N: All properties determined. [0.18 s]
1.0.B: Exited with Success (@ 0.20 s)
1.0.N: Exited with Success (@ 0.20 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.20 s]
1.0.Hp: Exited with Success (@ 0.22 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 76.45 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.16        0.00       77.41 %
     Hp        0.04        0.15        0.00       77.94 %
     Ht        0.04        0.12        0.00       74.57 %
      B        0.04        0.12        0.00       75.19 %
    all        0.04        0.14        0.00       76.45 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.55        0.00

    Data read    : 79.95 kiB
    Data written : 3.38 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
[<embedded>] % source jp.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'reverse.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] reverse.v(9048): Disabling old hierarchical reference handler
[INFO (VERI-1018)] reverse.v(1): compiling module 'top'
[WARN (VDB-1002)] reverse.v(85): net 's302[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(134): net 's1004[63]' does not have a driver
[WARN (VDB-1002)] reverse.v(136): net 's1009[63]' does not have a driver
[WARN (VDB-1002)] reverse.v(139): net 's1066[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(415): net 's2604[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(423): net 's2624[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(440): net 's3038[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(442): net 's3045[31]' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WNL046): reverse.v(9040): property "_assume_0" has been renamed as "_assume_0_1" due to name conflicts.
WARNING (WNL046): reverse.v(9041): property "_assume_0" has been renamed as "_assume_0_2" due to name conflicts.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 523 of 10753 design flops, 0 of 0 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.005s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
background 0
0.0.PRE: Proof Simplification completed in 0.03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 7707@mics-eda(local) jg_37622_mics-eda_12
0.0.N: Proofgrid shell started at 7706@mics-eda(local) jg_37622_mics-eda_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top._assert_1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Proofgrid shell started at 7751@mics-eda(local) jg_37622_mics-eda_12
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Proofgrid shell started at 7752@mics-eda(local) jg_37622_mics-eda_12
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top._assert_1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.25 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.N: Trace Attempt  1	[1.72 s]
0.0.N: Trace Attempt  2	[1.72 s]
0.0.N: Trace Attempt  3	[1.72 s]
0.0.N: Trace Attempt  5	[1.73 s]
0.0.B: Trace Attempt 77	[4.14 s]
0.0.Ht: Trace Attempt 70	[4.17 s]
0.0.N: Trace Attempt 198	[5.76 s]
0.0.B: Trace Attempt 117	[8.21 s]
0.0.N: Trace Attempt 397	[9.76 s]
0.0.B: Trace Attempt 156	[12.25 s]
0.0.N: Trace Attempt 447	[13.80 s]
0.0.B: Trace Attempt 187	[16.26 s]
0.0.N: Trace Attempt 575	[17.86 s]
0.0.B: Trace Attempt 214	[20.33 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [21.39 s]
0.0.N: Trace Attempt 669	[20.65 s]
0.0.N: Stopped processing property "top._assert_1"	[21.44 s].
0.0.N: Interrupted. [21.44 s]
0.0.N: Exited with Success (@ 21.52 s)
0.0.B: Trace Attempt 222	[21.35 s]
0.0.B: Stopped processing property "top._assert_1"	[21.51 s].
0.0.B: Interrupted. [21.53 s]
0.0.B: Exited with Success (@ 21.58 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [21.64 s]
0.0.Hp: Exited with Success (@ 21.67 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 152	[4.61 s]
0.0.Ht: Interrupted. [21.83 s]
0.0.Ht: Exited with Success (@ 21.90 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.81 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04       21.45        0.00       99.80 %
     Hp        0.04       21.64        0.00       99.81 %
     Ht        0.04       21.83        0.00       99.81 %
      B        0.04       21.53        0.00       99.80 %
    all        0.04       21.61        0.00       99.81 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17       86.46        0.00

    Data read    : 295.01 kiB
    Data written : 51.26 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % source jp.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'reverse.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] reverse.v(9048): Disabling old hierarchical reference handler
[INFO (VERI-1018)] reverse.v(1): compiling module 'top'
[WARN (VDB-1002)] reverse.v(85): net 's302[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(134): net 's1004[63]' does not have a driver
[WARN (VDB-1002)] reverse.v(136): net 's1009[63]' does not have a driver
[WARN (VDB-1002)] reverse.v(139): net 's1066[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(415): net 's2604[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(423): net 's2624[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(440): net 's3038[31]' does not have a driver
[WARN (VDB-1002)] reverse.v(442): net 's3045[31]' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WNL046): reverse.v(9040): property "_assume_0" has been renamed as "_assume_0_1" due to name conflicts.
WARNING (WNL046): reverse.v(9041): property "_assume_0" has been renamed as "_assume_0_2" due to name conflicts.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 523 of 10753 design flops, 0 of 0 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.005s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
background 0
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 8073@mics-eda(local) jg_37622_mics-eda_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 8074@mics-eda(local) jg_37622_mics-eda_13
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top._assert_1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Proofgrid shell started at 8109@mics-eda(local) jg_37622_mics-eda_13
0.0.N: Trace Attempt  5	[0.04 s]
0.0.Ht: Proofgrid shell started at 8107@mics-eda(local) jg_37622_mics-eda_13
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top._assert_1"	[0.00 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.26 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.N: Trace Attempt  1	[1.75 s]
0.0.N: Trace Attempt  2	[1.76 s]
0.0.N: Trace Attempt  3	[1.76 s]
0.0.N: Trace Attempt  5	[1.77 s]
0.0.B: Trace Attempt 75	[4.13 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [4.60 s]
0.0.N: Trace Attempt 157	[4.54 s]
0.0.N: Stopped processing property "top._assert_1"	[4.61 s].
0.0.N: Interrupted. [4.62 s]
0.0.N: Exited with Success (@ 4.64 s)
0.0.B: Trace Attempt 79	[4.50 s]
0.0.B: Stopped processing property "top._assert_1"	[4.64 s].
0.0.B: Interrupted. [4.64 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 112	[3.94 s]
0.0.Ht: Interrupted. [4.64 s]
0.0.B: Exited with Success (@ 4.69 s)
0.0.Ht: Exited with Success (@ 4.71 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [4.73 s]
0.0.Hp: Exited with Success (@ 4.74 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.09 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        4.62        0.00       99.10 %
     Hp        0.04        4.73        0.00       99.08 %
     Ht        0.04        4.64        0.00       99.05 %
      B        0.04        4.64        0.00       99.12 %
    all        0.04        4.66        0.00       99.09 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17       18.62        0.00

    Data read    : 62.25 kiB
    Data written : 27.43 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[WARN (VERI-1763)] verilog/mriscvcore.v(42): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn outside_resetn".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1486 of 6767 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.043s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.N: Proof Simplification Iteration 5	[0.06 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.16 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 8360@mics-eda(local) jg_37622_mics-eda_14
0.0.Hp: Proofgrid shell started at 8362@mics-eda(local) jg_37622_mics-eda_14
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 8405@mics-eda(local) jg_37622_mics-eda_14
0.0.B: Proofgrid shell started at 8406@mics-eda(local) jg_37622_mics-eda_14
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Hp: Trace Attempt  1	[2.35 s]
0.0.Hp: Trace Attempt  2	[2.36 s]
0.0.Hp: Trace Attempt  3	[2.36 s]
0.0.Hp: Trace Attempt  4	[2.36 s]
0.0.Hp: Trace Attempt  5	[2.37 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [11.22 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.95 s]
0.0.Ht: Interrupted. [11.17 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 13	[2.59 s]
0.0.Hp: Interrupted. [11.22 s]
0.0.Ht: Exited with Success (@ 11.23 s)
0.0.Hp: Exited with Success (@ 11.26 s)
0.0.B: Trace Attempt 13	[0.81 s]
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[11.21 s].
0.0.B: Interrupted. [11.21 s]
0.0.B: Exited with Success (@ 11.28 s)
0.0.N: Trace Attempt 13	[2.06 s]
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[11.27 s].
0.0.N: Interrupted. [11.28 s]
0.0.N: Exited with Success (@ 11.30 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.61 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05       11.29        0.00       99.58 %
     Hp        0.04       11.22        0.00       99.62 %
     Ht        0.04       11.17        0.00       99.64 %
      B        0.04       11.23        0.00       99.61 %
    all        0.04       11.22        0.00       99.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17       44.90        0.00

    Data read    : 6.94 kiB
    Data written : 3.62 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % source jp_1.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file 'QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/ALU.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/DECO_INSTR.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/FSM.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/IRQ.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MEMORY_INTERFACE.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/REG_FILE.v'
[INFO (VERI-2561)] verilog/REG_FILE.v(46): undeclared symbol 'qed_reach_commit', assumed default net type 'wire'
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_orig_insts' is used before its declaration
[WARN (VERI-1875)] verilog/REG_FILE.v(47): identifier 'num_dup_insts' is used before its declaration
[WARN (VERI-1763)] verilog/REG_FILE.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] verilog/REG_FILE.v(80): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file 'verilog/mriscvcore.v'
[WARN (VERI-1763)] verilog/mriscvcore.v(42): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[INFO (VERI-2561)] verilog/mriscvcore.v(201): undeclared symbol 'rdw_rsrn', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(275): undeclared symbol 'enable_pc', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(295): undeclared symbol 'done_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(303): undeclared symbol 'enable_exec', assumed default net type 'wire'
[INFO (VERI-2561)] verilog/mriscvcore.v(304): undeclared symbol 'enable_exec_mem', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/UTILITY.v'
[-- (VERI-1482)] Analyzing Verilog file 'verilog/MULT.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] verilog/mriscvcore.v(69): Disabling old hierarchical reference handler
[INFO (VERI-1018)] QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] verilog/MEMORY_INTERFACE.v(3): compiling module 'MEMORY_INTERFACE'
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(231): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(236): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(262): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/MEMORY_INTERFACE.v(267): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] verilog/MEMORY_INTERFACE.v(344): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] verilog/DECO_INSTR.v(3): compiling module 'DECO_INSTR'
[INFO (VERI-1018)] verilog/REG_FILE.v(17): compiling module 'true_dpram_sclk'
[INFO (VERI-1018)] verilog/REG_FILE.v(83): compiling module 'REG_FILE'
[INFO (VERI-1018)] verilog/ALU.v(387): compiling module 'ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(419): compiling module 'ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(450): compiling module 'ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(481): compiling module 'ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(512): compiling module 'ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(543): compiling module 'ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(561): compiling module 'ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(579): compiling module 'ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)'
[INFO (VERI-1018)] verilog/ALU.v(597): compiling module 'ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)'
[WARN (VERI-1209)] verilog/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] verilog/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] verilog/ALU.v(3): compiling module 'ALU'
[INFO (VERI-1018)] verilog/IRQ.v(3): compiling module 'divM'
[INFO (VERI-8005)] verilog/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(41): compiling module 'Count'
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-1018)] verilog/IRQ.v(114): compiling module 'IRQ'
[WARN (VERI-1209)] verilog/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] verilog/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] verilog/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-8005)] verilog/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-8005)] verilog/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth'
[WARN (VERI-1209)] verilog/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(3): compiling module 'FSM_Booth:(BITS_BOOTH=17)'
[INFO (VERI-8005)] verilog/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(47): compiling module 'Alg_Booth:(SWORD=18)'
[INFO (VERI-8005)] verilog/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] verilog/MULT.v(105): compiling module 'MULT'
[INFO (VERI-8005)] verilog/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-8005)] verilog/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] verilog/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] verilog/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] verilog/UTILITY.v(3): compiling module 'UTILITY'
[INFO (VERI-1018)] verilog/FSM.v(3): compiling module 'FSM'
[WARN (VERI-1209)] verilog/FSM.v(107): expression size 2 truncated to fit in target size 1
[INFO (VERI-1018)] verilog/mriscvcore.v(73): compiling module 'mriscvcore'
[INFO (VERI-1018)] verilog/mriscvcore.v(9): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          32 (0 packages)
  Single run mode                         On
  Pipeline                                On (32 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      30 (30 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 192. Use "get_design_info -list multiple_driven" for more information.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "outside_resetn".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 273 of 6767 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.031s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.17 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 8624@mics-eda(local) jg_37622_mics-eda_15
0.0.N: Proofgrid shell started at 8623@mics-eda(local) jg_37622_mics-eda_15
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 8729@mics-eda(local) jg_37622_mics-eda_15
0.0.B: Proofgrid shell started at 8730@mics-eda(local) jg_37622_mics-eda_15
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.17 s]
0.0.Ht: A trace with 4 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2" in 0.14 s.
0.0.Ht: All properties determined. [0.12 s]
0.0.Ht: Exited with Success (@ 0.18 s)
0: ProofGrid usable level: 0
0.0.B: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.14 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.18 s]
0.0.N: Stopped processing property "top.RTL.REG_FILE_inst.MEM_FILE._assert_2"	[0.18 s].
0.0.B: All properties determined. [0.12 s]
0.0.N: All properties determined. [0.17 s]
0.0.B: Exited with Success (@ 0.19 s)
0.0.Hp: Exited with Success (@ 0.19 s)
0.0.N: Exited with Success (@ 0.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 77.14 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.17        0.00       77.31 %
     Hp        0.04        0.17        0.00       79.66 %
     Ht        0.04        0.13        0.00       75.27 %
      B        0.04        0.12        0.00       75.54 %
    all        0.04        0.14        0.00       77.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.58        0.00

    Data read    : 69.53 kiB
    Data written : 3.33 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.REG_FILE_inst.MEM_FILE._assert_2".
cex
[<embedded>] % cd 
[<embedded>] % ls
CDS.log
CDS.log.cdslck
design_btor
design_btor_reverse
design_SP.v
design.v
Desktop
Documents
Downloads
init_1.txt
init_debug.txt
init_debug_use_origin_trace.txt
init.txt
inst_constraints.v
jgproject
modify_instructions.v
mriscvcore
Music
PICO
PICO_debug
PICO_debug.db
PICO_reverse_from_btor
pico_rv32.sig
picorv32_symbolic.sig
pico_rv32_symbolic_starting.tcl
picorv32_symbolic_withinit_qed_vld_out_q.sig
picorv32_symbolic_withinit_qed_vld_out_q.sig~
picorv32_symbolic_withinit.sig
picorv32_symbolic_without_init.sig
pico_rv32_symolic_starting_without_assump_debug.tcl
pico_rv32_symolic_starting_without_assump.tcl
pico_rv32.tcl
pico_rv_32.v
pico_rv32_withoutassuming.tcl
pico_rv_32_withoutassuming.v
pico_rv_symolic_starting.v
pico_rv_symolic_starting_without_assump_debug.v
pico_rv_symolic_starting_without_assump.v
PICO_symbolic_starting
PICO_symbolic_starting_new_tracing_method
PICO_symbolic_starting_new_tracing_method_and_stall
PICO_symbolic_starting_without_asuume_outside_reset
Pictures
Public
qed_decoder.v
qed_i_cache.v
qed_instruction_mux.v
qed.v
RC.v
SP
SP.db
SQED_ibex
SQED_RISCV_CPU
SQED_tinyriscv
SQED_zeroriscy
Templates
thinclient_drives
Videos
workspace
[<embedded>] % cd SQED_tinyriscv
[<embedded>] % ls
envinvsyn
verification
verilog
[<embedded>] % cd verification
[<embedded>] % ls
gen-btor.ys
jgproject
QEDFiles
tinyriscv.tcl
verilog
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(126): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(146): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1100)] ./verilog/tinyriscv.v(225): procedural assignment to a non-register 'qed_ifu_instruction_o' is not permitted
[ERROR (VERI-1072)] ./verilog/tinyriscv.v(456): module 'tinyriscv' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1100)] ./verilog/tinyriscv.v(225): procedural assignment to a non-register 'qed_ifu_instruction_o' is not permitted
	[ERROR (VERI-1072)] ./verilog/tinyriscv.v(456): module 'tinyriscv' is ignored due to previous errors
ERROR (ENL034): 2 errors detected in the design file(s).


% source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(126): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(146): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(71): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(73): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(206): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
ERROR (ENL024): Combinational loop found within the cone of influence for "RTL.u_ctrl.hold_flag_o[1]".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 1 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(126): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(146): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(71): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(73): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(206): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.048s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.09 s]
0.0.PRE: Proof Simplification completed in 0.19 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 19829@mics-eda(local) jg_37622_mics-eda_16
0.0.Hp: Proofgrid shell started at 19830@mics-eda(local) jg_37622_mics-eda_16
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 19871@mics-eda(local) jg_37622_mics-eda_16
0.0.B: Proofgrid shell started at 19872@mics-eda(local) jg_37622_mics-eda_16
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.Hp: Trace Attempt  1	[0.62 s]
0.0.Hp: Trace Attempt  2	[0.62 s]
0.0.Hp: Trace Attempt  3	[0.62 s]
0.0.Hp: Trace Attempt  4	[0.62 s]
0.0.Hp: Trace Attempt  5	[0.66 s]
[<embedded>] % cover {precessor==0}
ERROR (ENL002): Unable to find signal "precessor".


[<embedded>] % cover {RTL.u_regs.precessor==0}
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM033): The name "cover:0" is assigned to cover "RTL.u_regs.precessor==0".
cover:0
[<embedded>] % prove -bg -property {<embedded>::cover:0}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 1
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.042s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.03 s]
1.0.N: Proof Simplification Iteration 3	[0.05 s]
1.0.N: Proof Simplification Iteration 4	[0.06 s]
1.0.N: Proof Simplification Iteration 5	[0.08 s]
1.0.N: Proof Simplification Iteration 6	[0.09 s]
1.0.PRE: Proof Simplification completed in 0.18 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 20651@mics-eda(local) jg_37622_mics-eda_17
1.0.Hp: Proofgrid shell started at 20654@mics-eda(local) jg_37622_mics-eda_17
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.03 s]
1.0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.N: The cover property "cover:0" was covered in 1 cycles in 0.03 s.
1.0.N: Stopped processing property "cover:0"	[0.04 s].
1.0.N: All properties determined. [0.01 s]
1.0.N: Exited with Success (@ 0.03 s)
1: ProofGrid usable level: 0
1.0.B: Proofgrid shell started at 20693@mics-eda(local) jg_37622_mics-eda_17
1.0.B: Requesting engine job to terminate
1.0.Ht: Proofgrid shell started at 20692@mics-eda(local) jg_37622_mics-eda_17
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.01 s]
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.05 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.04 s]
1.0.Ht: Exited with Success (@ 0.05 s)
1.0.Hp: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 19.98 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.02        0.00       34.26 %
     Hp        0.04        0.02        0.00       31.72 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.01        0.00       19.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.04        0.00

    Data read    : 49.28 kiB
    Data written : 1.61 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
[<embedded>] % cover {RTL.u_regs.qed_reach_commit==1}
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM033): The name "cover:1" is assigned to cover "RTL.u_regs.qed_reach_commit==1".
cover:1
[<embedded>] % prove -bg -property {<embedded>::cover:1}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 2
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.041s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.03 s]
2.0.N: Proof Simplification Iteration 3	[0.05 s]
2.0.N: Proof Simplification Iteration 4	[0.06 s]
2.0.N: Proof Simplification Iteration 5	[0.08 s]
2.0.N: Proof Simplification Iteration 6	[0.09 s]
2.0.PRE: Proof Simplification completed in 0.18 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 1
2: Initial ProofGrid level: 1
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 22657@mics-eda(local) jg_37622_mics-eda_18
2.0.Hp: Proofgrid shell started at 22658@mics-eda(local) jg_37622_mics-eda_18
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "cover:1"	[0.00 s].
2.0.N: Trace Attempt  1	[0.01 s]
2.0.N: Trace Attempt  2	[0.01 s]
2.0.N: Trace Attempt  3	[0.01 s]
2.0.Ht: Proofgrid shell started at 22782@mics-eda(local) jg_37622_mics-eda_18
2.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Proofgrid shell started at 22784@mics-eda(local) jg_37622_mics-eda_18
2.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Last scan. Per property time limit: 0s
2.0.B: Starting proof for property "cover:1"	[0.00 s].
2.0.N: Trace Attempt  3	[0.05 s]
2.0.B: Trace Attempt  1	[0.01 s]
2.0.B: Trace Attempt  2	[0.01 s]
2.0.Ht: Trace Attempt  1	[0.04 s]
2.0.Ht: Trace Attempt  2	[0.04 s]
2.0.Ht: Trace Attempt  3	[0.04 s]
2.0.N: Requesting engine job to stop
2.0.B: Requesting engine job to stop
2.0.Hp: Requesting engine job to terminate
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.09 s]
2.0.Ht: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 2.0.Ht: The cover property "cover:1" was covered in 3 cycles in 0.06 s.
2.0.Ht: All properties determined. [0.05 s]
2.0.Ht: Exited with Success (@ 0.09 s)
2: ProofGrid usable level: 0
2.0.Hp: Interrupted (multi)
2.0.Hp: All properties determined. [0.09 s]
2.0.B: Trace Attempt  3	[0.03 s]
2.0.Hp: Exited with Success (@ 0.10 s)
2.0.N: Stopped processing property "cover:1"	[0.10 s].
2.0.N: All properties determined. [0.09 s]
2.0.N: Exited with Success (@ 0.11 s)
2.0.B: Stopped processing property "cover:1"	[0.08 s].
2.0.B: All properties determined. [0.08 s]
2.0.B: Exited with Success (@ 0.14 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 60.13 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.08        0.00       64.57 %
     Hp        0.04        0.08        0.00       66.64 %
     Ht        0.04        0.05        0.00       56.47 %
      B        0.04        0.04        0.00       46.46 %
    all        0.04        0.06        0.00       60.13 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.25        0.00

    Data read    : 57.38 kiB
    Data written : 3.28 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2
[<embedded>] % visualize -property <embedded>::cover:1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::cover:1".
covered
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[181.16 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[181.14 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.05 s]
0.0.Bcustom2: Trace Attempt  5	[0.07 s]
0.0.Ncustom1: Trace Attempt  5	[0.09 s]
0.0.Ncustom1: Stopped processing property "top.RTL.u_regs._assert_2"	[19.74 s].
0.0.Ncustom1: Morphing to AM
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Bcustom2: Stopped processing property "top.RTL.u_regs._assert_2"	[19.73 s].
0.0.Bcustom2: Morphing to I
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.I: Trace Attempt  4	[0.05 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.I: Trace Attempt  5	[0.08 s]
0.0.I: Trace Attempt  5	[0.15 s]
0.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[20.77 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.03 s]
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[20.83 s].
0.0.I: Morphing to AD
0.0.I: All properties determined. [0.00 s]
0.0.I: Exited with Success (@ 0.00 s)
0.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AMcustom3: Trace Attempt  5	[0.07 s]
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.AD: Trace Attempt  2	[0.01 s]
0.0.AD: Trace Attempt  3	[0.01 s]
0.0.AD: Trace Attempt  4	[0.03 s]
0.0.AD: Trace Attempt  5	[0.07 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Morphing to Mpcustom4
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.00 s)
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.04 s]
0.0.Mpcustom4: Trace Attempt  2	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.63 s]
0.0.Mpcustom4: Trace Attempt  3	[0.65 s]
0.0.Mpcustom4: Trace Attempt  3	[0.67 s]
0.0.Mpcustom4: Trace Attempt  3	[0.70 s]
0.0.AMcustom3: Stopped processing property "top.RTL.u_regs._assert_2"	[20.07 s].
0.0.AMcustom3: Morphing to Tri
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  3	[0.77 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Mpcustom4: Trace Attempt  4	[0.84 s]
0.0.Tri:    0.08" ---- Launching abstraction thread ----
0.0.Tri:    0.09" ---- Launching multi-phase simplification thread ----
0.0.Mpcustom4: Trace Attempt  5	[1.00 s]
0.0.Tri: Trace Attempt  2	[0.28 s]
0.0.Tri: Trace Attempt  3	[0.29 s]
0.0.Tri: Trace Attempt  4	[0.83 s]
0.0.Tri: Trace Attempt  5	[0.86 s]
0.0.Mpcustom4: Trace Attempt  5	[1.82 s]
0.0.Mpcustom4: Trace Attempt  5	[2.35 s]
0.0.Mpcustom4: Trace Attempt  5	[2.78 s]
0.0.Mpcustom4: Trace Attempt  5	[3.45 s]
0.0.Mpcustom4: Trace Attempt  5	[4.58 s]
0.0.Mpcustom4: Trace Attempt  5	[5.59 s]
0.0.Mpcustom4: Trace Attempt  5	[6.80 s]
0.0.Mpcustom4: Trace Attempt  5	[8.07 s]
0.0.Mpcustom4: Trace Attempt  5	[9.12 s]
0.0.Mpcustom4: Trace Attempt  5	[10.80 s]
0.0.Mpcustom4: Trace Attempt  5	[12.85 s]
0.0.Mpcustom4: Trace Attempt  5	[15.08 s]
0.0.Mpcustom4: Trace Attempt  5	[17.39 s]
0.0.Mpcustom4: Trace Attempt  5	[19.86 s]
0.0.Mpcustom4: Trace Attempt  5	[23.05 s]
0.0.AD: Requesting engine job to stop
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [264.89 s]
0.0.Mpcustom4: A trace with 7 cycles was found. There may exist shorter traces (as short as 5 cycles) [23.80 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 7 cycles was found for the property "top.RTL.u_regs._assert_2" in 23.81 s.
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: All properties determined. [264.86 s]
0.0.Ht: Exited with Success (@ 264.92 s)
0.0.Mpcustom4: All properties determined. [23.87 s]
0.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[43.17 s].
0.0.AD: All properties determined. [43.17 s]
0.0.AD: Exited with Success (@ 264.98 s)
0.0.Mpcustom4: Exited with Success (@ 264.99 s)
0.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[23.18 s].
0.0.Tri: All properties determined. [23.18 s]
0.0.Tri: Exited with Success (@ 265.04 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.98 %)
--------------------------------------------------------------
     engines started                               :    12
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.04      264.84        0.00       99.98 %
     AD        0.04      264.72        0.00       99.98 %
    Mpcustom4        0.04      264.78        0.00       99.98 %
    Tri        0.04      264.43        0.00       99.98 %
    all        0.04      264.69        0.00       99.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17     1058.78        0.00

    Data read    : 109.49 kiB
    Data written : 10.20 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::top.RTL.u_regs._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.u_regs._assert_2".
cex
[<embedded>] % cover {RTL.u_regs.qed_reach_commit==1}
INFO (IPM033): The name "cover:2" is assigned to cover "RTL.u_regs.qed_reach_commit==1".
cover:2
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[ERROR (VERI-1128)] ./verilog/regs.v(68): 'outside_reset' is not declared
[ERROR (VERI-1128)] ./verilog/regs.v(118): 'outside_reset' is not declared
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./verilog/regs.v(143): module 'regs' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ./verilog/regs.v(68): 'outside_reset' is not declared
	[ERROR (VERI-1128)] ./verilog/regs.v(118): 'outside_reset' is not declared
	[ERROR (VERI-1072)] ./verilog/regs.v(143): module 'regs' is ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).


% source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(71): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(73): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(206): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.05s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.09 s]
0.0.PRE: Proof Simplification completed in 0.19 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 33501@mics-eda(local) jg_37622_mics-eda_19
0.0.N: Proofgrid shell started at 33500@mics-eda(local) jg_37622_mics-eda_19
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 33540@mics-eda(local) jg_37622_mics-eda_19
0.0.B: Proofgrid shell started at 33541@mics-eda(local) jg_37622_mics-eda_19
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.22 s]
0.0.Ht: Trace Attempt  6	[0.12 s]
0.0.Ht: A trace with 6 cycles was found. [0.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "top.RTL.u_regs._assert_2" in 0.19 s.
0.0.N: Trace Attempt  6	[0.20 s]
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[0.23 s].
0.0.Ht: All properties determined. [0.17 s]
0.0.N: All properties determined. [0.20 s]
0.0.Ht: Exited with Success (@ 0.22 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.23 s)
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[0.22 s].
0.0.B: All properties determined. [0.23 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.28 s]
0.0.B: Exited with Success (@ 0.29 s)
0.0.Hp: Exited with Success (@ 0.30 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 82.04 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.21        0.00       82.70 %
     Hp        0.04        0.21        0.00       84.50 %
     Ht        0.04        0.17        0.00       79.69 %
      B        0.04        0.17        0.00       80.64 %
    all        0.04        0.19        0.00       82.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.76        0.00

    Data read    : 67.26 kiB
    Data written : 3.40 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % get_reset_info
List of Registers: 52
-----------------
RTL.qed0.qic.address_head
  Value at reset: 7'b0
RTL.qed0.qic.address_tail
  Value at reset: 7'b0
RTL.u_clint.cause
  Value at reset: 32'b0
RTL.u_clint.csr_state
  Value at reset: 5'b00001
RTL.u_clint.data_o
  Value at reset: 32'b0
RTL.u_clint.inst_addr
  Value at reset: 32'b0
RTL.u_clint.int_addr_o
  Value at reset: 32'b0
RTL.u_clint.int_assert_o
  Value at reset: 1'b0
RTL.u_clint.waddr_o
  Value at reset: 32'b0
RTL.u_clint.we_o
  Value at reset: 1'b0
RTL.u_csr_reg.cycle
  Value at reset: 64'b0
RTL.u_csr_reg.mcause
  Value at reset: 32'b0
RTL.u_csr_reg.mepc
  Value at reset: 32'b0
RTL.u_csr_reg.mie
  Value at reset: 32'b0
RTL.u_csr_reg.mscratch
  Value at reset: 32'b0
RTL.u_csr_reg.mstatus
  Value at reset: 32'b0
RTL.u_csr_reg.mtvec
  Value at reset: 32'b0
RTL.u_div.busy_o
  Value at reset: 1'b0
RTL.u_div.count
  Value at reset: 32'b0
RTL.u_div.div_remain
  Value at reset: 32'b0
RTL.u_div.div_result
  Value at reset: 32'b0
RTL.u_div.dividend_r
  Value at reset: 32'b0
RTL.u_div.divisor_r
  Value at reset: 32'b0
RTL.u_div.invert_result
  Value at reset: 1'b0
RTL.u_div.minuend
  Value at reset: 32'b0
RTL.u_div.op_r
  Value at reset: 3'b0
RTL.u_div.ready_o
  Value at reset: 1'b0
RTL.u_div.reg_waddr_o
  Value at reset: 5'b0
RTL.u_div.result_o
  Value at reset: 32'b0
RTL.u_div.state
  Value at reset: 4'b0001
RTL.u_id_ex.csr_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.csr_waddr_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.csr_we_ff.qout_r
  Value at reset: 1'b0
RTL.u_id_ex.inst_addr_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.inst_ff.qout_r
  Value at reset: 32'b00000000000000000000000000000001
RTL.u_id_ex.op1_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op1_jump_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op2_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op2_jump_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.qed_vld_out_id_ex
  Value at reset: 1'b0
RTL.u_id_ex.reg1_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.reg2_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.reg_waddr_ff.qout_r
  Value at reset: 5'b0
RTL.u_id_ex.reg_we_ff.qout_r
  Value at reset: 1'b0
RTL.u_if_id.inst_addr_ff.qout_r
  Value at reset: 32'b0
RTL.u_if_id.inst_ff.qout_r
  Value at reset: 32'b00000000000000000000000000000001
RTL.u_if_id.int_ff.qout_r
  Value at reset: 8'b0
RTL.u_if_id.qed_vld_out_if_id
  Value at reset: 1'b0
RTL.u_pc_reg.pc_o
  Value at reset: 32'b0
RTL.u_regs.num_dup_insts
  Value at reset: 16'b0
RTL.u_regs.num_orig_insts
  Value at reset: 16'b0
RTL.u_regs.qed_vld_out_final
  Value at reset: 1'b0
{RTL.qed0.qic.address_head 7'b0} {RTL.qed0.qic.address_tail 7'b0} {RTL.u_clint.cause 32'b0} {RTL.u_clint.csr_state 5'b00001} {RTL.u_clint.data_o 32'b0} {RTL.u_clint.inst_addr 32'b0} {RTL.u_clint.int_addr_o 32'b0} {RTL.u_clint.int_assert_o 1'b0} {RTL.u_clint.waddr_o 32'b0} {RTL.u_clint.we_o 1'b0} {RTL.u_csr_reg.cycle 64'b0} {RTL.u_csr_reg.mcause 32'b0} {RTL.u_csr_reg.mepc 32'b0} {RTL.u_csr_reg.mie 32'b0} {RTL.u_csr_reg.mscratch 32'b0} {RTL.u_csr_reg.mstatus 32'b0} {RTL.u_csr_reg.mtvec 32'b0} {RTL.u_div.busy_o 1'b0} {RTL.u_div.count 32'b0} {RTL.u_div.div_remain 32'b0} {RTL.u_div.div_result 32'b0} {RTL.u_div.dividend_r 32'b0} {RTL.u_div.divisor_r 32'b0} {RTL.u_div.invert_result 1'b0} {RTL.u_div.minuend 32'b0} {RTL.u_div.op_r 3'b0} {RTL.u_div.ready_o 1'b0} {RTL.u_div.reg_waddr_o 5'b0} {RTL.u_div.result_o 32'b0} {RTL.u_div.state 4'b0001} {RTL.u_id_ex.csr_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.csr_waddr_ff.qout_r 32'b0} {RTL.u_id_ex.csr_we_ff.qout_r 1'b0} {RTL.u_id_ex.inst_addr_ff.qout_r 32'b0} {RTL.u_id_ex.inst_ff.qout_r 32'b00000000000000000000000000000001} {RTL.u_id_ex.op1_ff.qout_r 32'b0} {RTL.u_id_ex.op1_jump_ff.qout_r 32'b0} {RTL.u_id_ex.op2_ff.qout_r 32'b0} {RTL.u_id_ex.op2_jump_ff.qout_r 32'b0} {RTL.u_id_ex.qed_vld_out_id_ex 1'b0} {RTL.u_id_ex.reg1_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.reg2_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.reg_waddr_ff.qout_r 5'b0} {RTL.u_id_ex.reg_we_ff.qout_r 1'b0} {RTL.u_if_id.inst_addr_ff.qout_r 32'b0} {RTL.u_if_id.inst_ff.qout_r 32'b00000000000000000000000000000001} {RTL.u_if_id.int_ff.qout_r 8'b0} {RTL.u_if_id.qed_vld_out_if_id 1'b0} {RTL.u_pc_reg.pc_o 32'b0} {RTL.u_regs.num_dup_insts 16'b0} {RTL.u_regs.num_orig_insts 16'b0} {RTL.u_regs.qed_vld_out_final 1'b0}
[<embedded>] % visualize -violation -property <embedded>::top.RTL.u_regs._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.u_regs._assert_2".
cex
[<embedded>] % get_reset_info
List of Registers: 52
-----------------
RTL.qed0.qic.address_head
  Value at reset: 7'b0
RTL.qed0.qic.address_tail
  Value at reset: 7'b0
RTL.u_clint.cause
  Value at reset: 32'b0
RTL.u_clint.csr_state
  Value at reset: 5'b00001
RTL.u_clint.data_o
  Value at reset: 32'b0
RTL.u_clint.inst_addr
  Value at reset: 32'b0
RTL.u_clint.int_addr_o
  Value at reset: 32'b0
RTL.u_clint.int_assert_o
  Value at reset: 1'b0
RTL.u_clint.waddr_o
  Value at reset: 32'b0
RTL.u_clint.we_o
  Value at reset: 1'b0
RTL.u_csr_reg.cycle
  Value at reset: 64'b0
RTL.u_csr_reg.mcause
  Value at reset: 32'b0
RTL.u_csr_reg.mepc
  Value at reset: 32'b0
RTL.u_csr_reg.mie
  Value at reset: 32'b0
RTL.u_csr_reg.mscratch
  Value at reset: 32'b0
RTL.u_csr_reg.mstatus
  Value at reset: 32'b0
RTL.u_csr_reg.mtvec
  Value at reset: 32'b0
RTL.u_div.busy_o
  Value at reset: 1'b0
RTL.u_div.count
  Value at reset: 32'b0
RTL.u_div.div_remain
  Value at reset: 32'b0
RTL.u_div.div_result
  Value at reset: 32'b0
RTL.u_div.dividend_r
  Value at reset: 32'b0
RTL.u_div.divisor_r
  Value at reset: 32'b0
RTL.u_div.invert_result
  Value at reset: 1'b0
RTL.u_div.minuend
  Value at reset: 32'b0
RTL.u_div.op_r
  Value at reset: 3'b0
RTL.u_div.ready_o
  Value at reset: 1'b0
RTL.u_div.reg_waddr_o
  Value at reset: 5'b0
RTL.u_div.result_o
  Value at reset: 32'b0
RTL.u_div.state
  Value at reset: 4'b0001
RTL.u_id_ex.csr_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.csr_waddr_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.csr_we_ff.qout_r
  Value at reset: 1'b0
RTL.u_id_ex.inst_addr_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.inst_ff.qout_r
  Value at reset: 32'b00000000000000000000000000000001
RTL.u_id_ex.op1_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op1_jump_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op2_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.op2_jump_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.qed_vld_out_id_ex
  Value at reset: 1'b0
RTL.u_id_ex.reg1_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.reg2_rdata_ff.qout_r
  Value at reset: 32'b0
RTL.u_id_ex.reg_waddr_ff.qout_r
  Value at reset: 5'b0
RTL.u_id_ex.reg_we_ff.qout_r
  Value at reset: 1'b0
RTL.u_if_id.inst_addr_ff.qout_r
  Value at reset: 32'b0
RTL.u_if_id.inst_ff.qout_r
  Value at reset: 32'b00000000000000000000000000000001
RTL.u_if_id.int_ff.qout_r
  Value at reset: 8'b0
RTL.u_if_id.qed_vld_out_if_id
  Value at reset: 1'b0
RTL.u_pc_reg.pc_o
  Value at reset: 32'b0
RTL.u_regs.num_dup_insts
  Value at reset: 16'b0
RTL.u_regs.num_orig_insts
  Value at reset: 16'b0
RTL.u_regs.qed_vld_out_final
  Value at reset: 1'b0
{RTL.qed0.qic.address_head 7'b0} {RTL.qed0.qic.address_tail 7'b0} {RTL.u_clint.cause 32'b0} {RTL.u_clint.csr_state 5'b00001} {RTL.u_clint.data_o 32'b0} {RTL.u_clint.inst_addr 32'b0} {RTL.u_clint.int_addr_o 32'b0} {RTL.u_clint.int_assert_o 1'b0} {RTL.u_clint.waddr_o 32'b0} {RTL.u_clint.we_o 1'b0} {RTL.u_csr_reg.cycle 64'b0} {RTL.u_csr_reg.mcause 32'b0} {RTL.u_csr_reg.mepc 32'b0} {RTL.u_csr_reg.mie 32'b0} {RTL.u_csr_reg.mscratch 32'b0} {RTL.u_csr_reg.mstatus 32'b0} {RTL.u_csr_reg.mtvec 32'b0} {RTL.u_div.busy_o 1'b0} {RTL.u_div.count 32'b0} {RTL.u_div.div_remain 32'b0} {RTL.u_div.div_result 32'b0} {RTL.u_div.dividend_r 32'b0} {RTL.u_div.divisor_r 32'b0} {RTL.u_div.invert_result 1'b0} {RTL.u_div.minuend 32'b0} {RTL.u_div.op_r 3'b0} {RTL.u_div.ready_o 1'b0} {RTL.u_div.reg_waddr_o 5'b0} {RTL.u_div.result_o 32'b0} {RTL.u_div.state 4'b0001} {RTL.u_id_ex.csr_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.csr_waddr_ff.qout_r 32'b0} {RTL.u_id_ex.csr_we_ff.qout_r 1'b0} {RTL.u_id_ex.inst_addr_ff.qout_r 32'b0} {RTL.u_id_ex.inst_ff.qout_r 32'b00000000000000000000000000000001} {RTL.u_id_ex.op1_ff.qout_r 32'b0} {RTL.u_id_ex.op1_jump_ff.qout_r 32'b0} {RTL.u_id_ex.op2_ff.qout_r 32'b0} {RTL.u_id_ex.op2_jump_ff.qout_r 32'b0} {RTL.u_id_ex.qed_vld_out_id_ex 1'b0} {RTL.u_id_ex.reg1_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.reg2_rdata_ff.qout_r 32'b0} {RTL.u_id_ex.reg_waddr_ff.qout_r 5'b0} {RTL.u_id_ex.reg_we_ff.qout_r 1'b0} {RTL.u_if_id.inst_addr_ff.qout_r 32'b0} {RTL.u_if_id.inst_ff.qout_r 32'b00000000000000000000000000000001} {RTL.u_if_id.int_ff.qout_r 8'b0} {RTL.u_if_id.qed_vld_out_if_id 1'b0} {RTL.u_pc_reg.pc_o 32'b0} {RTL.u_regs.num_dup_insts 16'b0} {RTL.u_regs.num_orig_insts 16'b0} {RTL.u_regs.qed_vld_out_final 1'b0}
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(71): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(73): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(206): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.052s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.N: Proof Simplification Iteration 5	[0.07 s]
0.0.N: Proof Simplification Iteration 6	[0.09 s]
0.0.PRE: Proof Simplification completed in 0.19 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 35827@mics-eda(local) jg_37622_mics-eda_20
0.0.N: Proofgrid shell started at 35826@mics-eda(local) jg_37622_mics-eda_20
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 35861@mics-eda(local) jg_37622_mics-eda_20
0.0.B: Proofgrid shell started at 35862@mics-eda(local) jg_37622_mics-eda_20
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.Hp: Trace Attempt  1	[0.48 s]
0.0.Hp: Trace Attempt  2	[0.48 s]
0.0.Hp: Trace Attempt  3	[0.48 s]
0.0.Hp: Trace Attempt  4	[0.49 s]
0.0.Hp: Trace Attempt  5	[0.53 s]
[<embedded>] % set_engine_mode {Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri}
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [27.82 s]
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[27.79 s].
0.0.B: Interrupted. [27.79 s]
0.0.B: Exited with Success (@ 27.86 s)
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[27.88 s].
0.0.N: Interrupted. [27.89 s]
0.0.N: Exited with Success (@ 27.91 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [27.88 s]
0.0.Ht: Exited with Success (@ 27.93 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [27.94 s]
0.0.Hp: Exited with Success (@ 27.96 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.85 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05       27.90        0.00       99.83 %
     Hp        0.04       27.94        0.00       99.86 %
     Ht        0.04       27.88        0.00       99.86 %
      B        0.04       27.80        0.00       99.85 %
    all        0.04       27.88        0.00       99.85 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17      111.53        0.00

    Data read    : 5.44 kiB
    Data written : 3.34 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % assume -disable <embedded>::top.RTL.u_regs._assume_1
<embedded>::top.RTL.u_regs._assume_1
[<embedded>] % assume -enable <embedded>::top.RTL.u_regs._assume_1
<embedded>::top.RTL.u_regs._assume_1
[<embedded>] % prove -bg -property {<embedded>::top.RTL.u_regs._assert_2}
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 1
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri, total 18
    proofgrid_mode                = local
    proofgrid_restarts            = 10
WARNING (WPF042): 1: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hps".
WARNING (WPF042): 1: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.047s
1.0.PRE: Performing Proof Simplification...
1.0.Hp: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.03 s]
1.0.Hp: Proof Simplification Iteration 3	[0.04 s]
1.0.Hp: Proof Simplification Iteration 4	[0.06 s]
1.0.Hp: Proof Simplification Iteration 5	[0.07 s]
1.0.Hp: Proof Simplification Iteration 6	[0.09 s]
1.0.PRE: Proof Simplification completed in 0.19 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.B: Proofgrid shell started at 36180@mics-eda(local) jg_37622_mics-eda_21
1.0.Ht: Proofgrid shell started at 36179@mics-eda(local) jg_37622_mics-eda_21
1.0.D: Proofgrid shell started at 36182@mics-eda(local) jg_37622_mics-eda_21
1.0.Hp: Proofgrid shell started at 36178@mics-eda(local) jg_37622_mics-eda_21
1.0.I: Proofgrid shell started at 36183@mics-eda(local) jg_37622_mics-eda_21
1.0.AD: Proofgrid shell started at 36184@mics-eda(local) jg_37622_mics-eda_21
1.0.AM: Proofgrid shell started at 36187@mics-eda(local) jg_37622_mics-eda_21
1.0.G2: Proofgrid shell started at 36191@mics-eda(local) jg_37622_mics-eda_21
1.0.AB: Proofgrid shell started at 36181@mics-eda(local) jg_37622_mics-eda_21
1.0.M: Proofgrid shell started at 36185@mics-eda(local) jg_37622_mics-eda_21
1.0.C2: Proofgrid shell started at 36192@mics-eda(local) jg_37622_mics-eda_21
1.0.N: Proofgrid shell started at 36186@mics-eda(local) jg_37622_mics-eda_21
1.0.AG: Proofgrid shell started at 36190@mics-eda(local) jg_37622_mics-eda_21
1.0.Tri: Proofgrid shell started at 36193@mics-eda(local) jg_37622_mics-eda_21
1.0.G: Proofgrid shell started at 36188@mics-eda(local) jg_37622_mics-eda_21
1.0.C: Proofgrid shell started at 36189@mics-eda(local) jg_37622_mics-eda_21
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AB: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AG: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.C2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.D: Last scan. Per property time limit: 0s
1.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.I: Last scan. Per property time limit: 0s
1.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.AD: Last scan. Per property time limit: 0s
1.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.G2: Last scan. Per property time limit: 0s
1.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.AB: Last scan. Per property time limit: 0s
1.0.AB: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.C: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AG: Last scan. Per property time limit: 0s
1.0.AG: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.C2: Last scan. Per property time limit: 0s
1.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.M: Last scan. Per property time limit: 0s
1.0.M: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.B: Trace Attempt  1	[0.01 s]
1.0.G: Last scan. Per property time limit: 0s
1.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.AD: Trace Attempt  1	[0.01 s]
1.0.AM: Last scan. Per property time limit: 0s
1.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.I: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.AD: Trace Attempt  2	[0.01 s]
1.0.AB: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.AG: Trace Attempt  1	[0.01 s]
1.0.M: Trace Attempt  1	[0.01 s]
1.0.C2: Trace Attempt  1	[0.01 s]
1.0.B: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.AG: Trace Attempt  2	[0.01 s]
1.0.AB: Trace Attempt  2	[0.01 s]
1.0.C2: Trace Attempt  2	[0.01 s]
1.0.C: Last scan. Per property time limit: 0s
1.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.D: Trace Attempt  1	[0.02 s]
1.0.AM: Trace Attempt  1	[0.01 s]
1.0.AD: Trace Attempt  3	[0.02 s]
1.0.AG: Trace Attempt  3	[0.02 s]
1.0.AM: Trace Attempt  2	[0.02 s]
1.0.AB: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  2	[0.03 s]
1.0.Ht: Trace Attempt  1	[0.04 s]
1.0.Ht: Trace Attempt  2	[0.04 s]
1.0.B: Trace Attempt  3	[0.03 s]
1.0.Tri: Last scan. Per property time limit: 0s
1.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Ht: Trace Attempt  3	[0.05 s]
1.0.AD: Trace Attempt  4	[0.04 s]
1.0.I: Trace Attempt  3	[0.04 s]
1.0.D: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  4	[0.04 s]
1.0.AG: Trace Attempt  4	[0.04 s]
1.0.AB: Trace Attempt  4	[0.04 s]
1.0.AM: Trace Attempt  3	[0.04 s]
1.0.N: Trace Attempt  3	[0.05 s]
1.0.C2: Trace Attempt  3	[0.05 s]
1.0.Ht: Trace Attempt  4	[0.07 s]
1.0.Tri:    0.01" ---- Launching main thread ----
1.0.N: Trace Attempt  4	[0.07 s]
1.0.N: Trace Attempt  5	[0.07 s]
1.0.AM: Trace Attempt  4	[0.07 s]
1.0.C2: Trace Attempt  4	[0.07 s]
1.0.I: Trace Attempt  3	[0.08 s]
1.0.C: Trace Attempt  3	[0.07 s]
1.0.Ht: Trace Attempt  5	[0.10 s]
1.0.B: Trace Attempt  4	[0.10 s]
1.0.I: Trace Attempt  4	[0.10 s]
1.0.C: Trace Attempt  4	[0.10 s]
1.0.Tri:    0.07" ---- Launching abstraction thread ----
1.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
1.0.AG: Trace Attempt  5	[0.14 s]
1.0.AD: Trace Attempt  5	[0.14 s]
1.0.AB: Trace Attempt  5	[0.14 s]
1.0.N: Trace Attempt  5	[0.14 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.C2: Trace Attempt  5	[0.15 s]
1.0.M: Trace Attempt  2	[0.15 s]
1.0.B: Trace Attempt  5	[0.17 s]
1.0.D: Trace Attempt  3	[0.18 s]
1.0.M: Trace Attempt  3	[0.18 s]
1.0.I: Trace Attempt  5	[0.19 s]
1.0.AM: Trace Attempt  5	[0.19 s]
1.0.C: Trace Attempt  5	[0.18 s]
1.0.Tri: Trace Attempt  2	[0.17 s]
1.0.Tri: Trace Attempt  3	[0.20 s]
1.0.I: Trace Attempt  5	[0.28 s]
1.0.Tri: Trace Attempt  4	[0.28 s]
1.0.D: Trace Attempt  4	[0.39 s]
1.0.Tri: Trace Attempt  5	[0.37 s]
1.0.Hp: Trace Attempt  1	[0.55 s]
1.0.Hp: Trace Attempt  2	[0.55 s]
1.0.Hp: Trace Attempt  3	[0.55 s]
1.0.Hp: Trace Attempt  4	[0.56 s]
1.0.Hp: Trace Attempt  5	[0.60 s]
1.0.M: Trace Attempt  4	[0.75 s]
1.0.D: Trace Attempt  5	[0.89 s]
1.0.M: Trace Attempt  5	[1.58 s]
1.0.Tri:    3.71" Simplification phase 1 complete
1.0.Tri:    5.85" Simplification phase 2 complete
1.0.G2: Partitioning 487 assumptions over 20 inputs...
1.0.G: Partitioning 487 assumptions over 20 inputs...
1.0.B: Requesting engine job to stop
1.0.AB: Requesting engine job to stop
1.0.D: Requesting engine job to stop
1.0.I: Requesting engine job to stop
1.0.AD: Requesting engine job to stop
1.0.M: Requesting engine job to stop
1.0.N: Requesting engine job to stop
1.0.AM: Requesting engine job to stop
1.0.G: Requesting engine job to stop
1.0.C: Requesting engine job to stop
1.0.AG: Requesting engine job to stop
1.0.G2: Requesting engine job to stop
1.0.C2: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [13.17 s]
1.0.M: A trace with 8 cycles was found. There may exist shorter traces (as short as 5 cycles) [13.14 s]
INFO (IPF055): 1.0.M: A counterexample (cex) with 8 cycles was found for the property "top.RTL.u_regs._assert_2" in 13.18 s.
1.0.M: Stopped processing property "top.RTL.u_regs._assert_2"	[13.18 s].
1.0.M: All properties determined. [13.15 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: All properties determined. [13.17 s]
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [13.17 s]
1.0.Ht: Exited with Success (@ 13.18 s)
1: ProofGrid usable level: 0
1.0.M: Exited with Success (@ 13.19 s)
1.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[13.18 s].
1.0.Hp: Exited with Success (@ 13.19 s)
1.0.G2: All properties determined. [13.18 s]
1.0.G2: Exited with Success (@ 13.20 s)
1.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[13.19 s].
1.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[13.19 s].
1.0.B: All properties determined. [13.19 s]
1.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[13.19 s].
1.0.D: All properties determined. [13.20 s]
1.0.B: Exited with Success (@ 13.21 s)
1.0.C2: All properties determined. [13.19 s]
1.0.AB: Stopped processing property "top.RTL.u_regs._assert_2"	[13.20 s].
1.0.D: Exited with Success (@ 13.22 s)
1.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[13.20 s].
1.0.C2: Exited with Success (@ 13.22 s)
1.0.AB: All properties determined. [13.20 s]
1.0.AB: Exited with Success (@ 13.23 s)
1.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[13.21 s].
1.0.G: All properties determined. [13.21 s]
1.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[13.21 s].
1.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[13.20 s].
1.0.I: All properties determined. [13.21 s]
1.0.G: Exited with Success (@ 13.23 s)
1.0.N: All properties determined. [13.21 s]
1.0.C: All properties determined. [13.20 s]
1.0.I: Exited with Success (@ 13.24 s)
1.0.N: Exited with Success (@ 13.24 s)
1.0.C: Exited with Success (@ 13.24 s)
1.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[13.22 s].
1.0.AM: All properties determined. [13.23 s]
1.0.AM: Exited with Success (@ 13.26 s)
1.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[13.26 s].
1.0.AD: All properties determined. [13.26 s]
1.0.AD: Exited with Success (@ 13.28 s)
1.0.AG: Stopped processing property "top.RTL.u_regs._assert_2"	[13.30 s].
1.0.AG: All properties determined. [13.30 s]
1.0.AG: Exited with Success (@ 13.33 s)
1.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[13.31 s].
1.0.Tri: All properties determined. [13.32 s]
1.0.Tri: Exited with Success (@ 13.38 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 99.68 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    16

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05       13.17        0.00       99.65 %
     Ht        0.04       13.17        0.00       99.69 %
      B        0.04       13.17        0.00       99.70 %
     AB        0.04       13.16        0.00       99.67 %
      D        0.04       13.17        0.00       99.70 %
      I        0.04       13.16        0.00       99.70 %
     AD        0.04       13.16        0.00       99.70 %
      M        0.04       13.16        0.00       99.67 %
      N        0.04       13.16        0.00       99.67 %
     AM        0.04       13.16        0.00       99.70 %
      G        0.04       13.16        0.00       99.66 %
      C        0.04       13.16        0.00       99.66 %
     AG        0.04       13.16        0.00       99.68 %
     G2        0.04       13.16        0.00       99.70 %
     C2        0.04       13.16        0.00       99.70 %
    Tri        0.04       13.16        0.00       99.68 %
    all        0.04       13.16        0.00       99.68 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.67      210.59        0.00

    Data read    : 120.75 kiB
    Data written : 13.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
[<embedded>] % visualize -violation -property <embedded>::top.RTL.u_regs._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.u_regs._assert_2".
cex
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(50): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(72): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(74): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(207): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 0 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri, total 18
    proofgrid_mode                = local
    proofgrid_restarts            = 10
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hps".
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.049s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.03 s]
0.0.Hp: Proof Simplification Iteration 3	[0.04 s]
0.0.Hp: Proof Simplification Iteration 4	[0.06 s]
0.0.Hp: Proof Simplification Iteration 5	[0.07 s]
0.0.Hp: Proof Simplification Iteration 6	[0.08 s]
0.0.PRE: Proof Simplification completed in 0.18 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.D: Proofgrid shell started at 57568@mics-eda(local) jg_37622_mics-eda_22
0.0.Ht: Proofgrid shell started at 57565@mics-eda(local) jg_37622_mics-eda_22
0.0.I: Proofgrid shell started at 57569@mics-eda(local) jg_37622_mics-eda_22
0.0.AB: Proofgrid shell started at 57567@mics-eda(local) jg_37622_mics-eda_22
0.0.C: Proofgrid shell started at 57575@mics-eda(local) jg_37622_mics-eda_22
0.0.Hp: Proofgrid shell started at 57564@mics-eda(local) jg_37622_mics-eda_22
0.0.G: Proofgrid shell started at 57574@mics-eda(local) jg_37622_mics-eda_22
0.0.AM: Proofgrid shell started at 57573@mics-eda(local) jg_37622_mics-eda_22
0.0.AG: Proofgrid shell started at 57577@mics-eda(local) jg_37622_mics-eda_22
0.0.B: Proofgrid shell started at 57566@mics-eda(local) jg_37622_mics-eda_22
0.0.G2: Proofgrid shell started at 57578@mics-eda(local) jg_37622_mics-eda_22
0.0.Tri: Proofgrid shell started at 57580@mics-eda(local) jg_37622_mics-eda_22
0.0.AD: Proofgrid shell started at 57570@mics-eda(local) jg_37622_mics-eda_22
0.0.M: Proofgrid shell started at 57571@mics-eda(local) jg_37622_mics-eda_22
0.0.N: Proofgrid shell started at 57572@mics-eda(local) jg_37622_mics-eda_22
0.0.C2: Proofgrid shell started at 57579@mics-eda(local) jg_37622_mics-eda_22
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AG: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Last scan. Per property time limit: 0s
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: Last scan. Per property time limit: 0s
0.0.AB: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AG: Last scan. Per property time limit: 0s
0.0.AG: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Last scan. Per property time limit: 0s
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Last scan. Per property time limit: 0s
0.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.M: Last scan. Per property time limit: 0s
0.0.M: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.C2: Last scan. Per property time limit: 0s
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  1	[0.01 s]
0.0.AG: Trace Attempt  1	[0.01 s]
0.0.C: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.M: Trace Attempt  1	[0.01 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.AG: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.C: Trace Attempt  2	[0.01 s]
0.0.G2: Last scan. Per property time limit: 0s
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Trace Attempt  2	[0.01 s]
0.0.D: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AG: Trace Attempt  3	[0.02 s]
0.0.AB: Trace Attempt  3	[0.02 s]
0.0.AD: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.D: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.AG: Trace Attempt  4	[0.04 s]
0.0.AB: Trace Attempt  4	[0.04 s]
0.0.I: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  4	[0.04 s]
0.0.AD: Trace Attempt  4	[0.04 s]
0.0.C2: Trace Attempt  3	[0.04 s]
0.0.C: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.C2: Trace Attempt  4	[0.06 s]
0.0.C2: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.AB: Trace Attempt  5	[0.07 s]
0.0.C: Trace Attempt  4	[0.07 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.AG: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.AD: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.I: Trace Attempt  3	[0.08 s]
0.0.I: Trace Attempt  4	[0.10 s]
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.B: Trace Attempt  4	[0.12 s]
0.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
0.0.C2: Trace Attempt  5	[0.14 s]
0.0.D: Trace Attempt  3	[0.14 s]
0.0.M: Trace Attempt  2	[0.14 s]
0.0.C: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.I: Trace Attempt  4	[0.15 s]
0.0.M: Trace Attempt  3	[0.17 s]
0.0.I: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  5	[0.20 s]
0.0.Tri: Trace Attempt  2	[0.17 s]
0.0.Tri: Trace Attempt  3	[0.19 s]
0.0.I: Trace Attempt  5	[0.27 s]
0.0.Tri: Trace Attempt  4	[0.27 s]
0.0.D: Trace Attempt  4	[0.31 s]
0.0.Tri: Trace Attempt  5	[0.36 s]
0.0.M: Trace Attempt  4	[0.48 s]
0.0.Hp: Trace Attempt  1	[0.52 s]
0.0.Hp: Trace Attempt  2	[0.52 s]
0.0.Hp: Trace Attempt  3	[0.53 s]
0.0.Hp: Trace Attempt  4	[0.53 s]
0.0.Hp: Trace Attempt  5	[0.57 s]
0.0.D: Trace Attempt  5	[0.68 s]
0.0.Tri:    3.29" Simplification phase 1 complete
0.0.M: Trace Attempt  5	[4.41 s]
0.0.Tri:    5.17" Simplification phase 2 complete
0.0.Tri: Trace Attempt 13	[7.83 s]
0.0.B: Requesting engine job to stop
0.0.AB: Requesting engine job to stop
0.0.D: Requesting engine job to stop
0.0.I: Requesting engine job to stop
0.0.AD: Requesting engine job to stop
0.0.M: Requesting engine job to stop
0.0.N: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.G: Requesting engine job to stop
0.0.C: Requesting engine job to stop
0.0.AG: Requesting engine job to stop
0.0.G2: Requesting engine job to stop
0.0.C2: Requesting engine job to stop
0.0.Tri: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [7.89 s]
0.0.Tri: A trace with 13 cycles was found. There may exist shorter traces (as short as 5 cycles) [7.83 s]
INFO (IPF055): 0.0.Tri: A counterexample (cex) with 13 cycles was found for the property "top.RTL.u_regs._assert_2" in 7.86 s.
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [7.89 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: All properties determined. [7.89 s]
0.0.Ht: Exited with Success (@ 7.91 s)
0: ProofGrid usable level: 0
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[7.89 s].
0.0.M: Stopped processing property "top.RTL.u_regs._assert_2"	[7.90 s].
0.0.B: All properties determined. [7.89 s]
0.0.Hp: Exited with Success (@ 7.92 s)
0.0.M: All properties determined. [7.90 s]
0.0.B: Exited with Success (@ 7.92 s)
0.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[7.91 s].
0.0.M: Exited with Success (@ 7.93 s)
0.0.AD: All properties determined. [7.91 s]
0.0.AD: Exited with Success (@ 7.94 s)
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[7.92 s].
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[7.92 s].
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[7.92 s].
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[7.93 s].
0.0.C: All properties determined. [7.92 s]
0.0.I: All properties determined. [7.92 s]
0.0.C2: All properties determined. [7.92 s]
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[7.92 s].
0.0.N: All properties determined. [7.92 s]
0.0.C: Exited with Success (@ 7.95 s)
0.0.AB: Stopped processing property "top.RTL.u_regs._assert_2"	[7.93 s].
0.0.I: Exited with Success (@ 7.95 s)
0.0.C2: Exited with Success (@ 7.95 s)
0.0.D: All properties determined. [7.93 s]
0.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[7.93 s].
0.0.N: Exited with Success (@ 7.95 s)
0.0.D: Exited with Success (@ 7.95 s)
0.0.AB: All properties determined. [7.93 s]
0.0.AB: Exited with Success (@ 7.96 s)
0.0.AM: All properties determined. [7.94 s]
0.0.AM: Exited with Success (@ 7.96 s)
0.0.AG: Stopped processing property "top.RTL.u_regs._assert_2"	[7.96 s].
0.0.AG: All properties determined. [7.96 s]
0.0.AG: Exited with Success (@ 7.99 s)
0.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[7.95 s].
0.0.Tri: All properties determined. [7.95 s]
0.0.Tri: Exited with Success (@ 8.01 s)
0.0.G: Sending SIGKILL
0.0.G2: Sending SIGKILL
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[9.88 s].
0.0.G: Terminated by signal SIGKILL (@ 9.90 s)
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[9.90 s].
0.0.G2: Terminated by signal SIGKILL (@ 9.93 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.49 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    16

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05        7.88        0.00       99.42 %
     Ht        0.04        7.89        0.00       99.50 %
      B        0.04        7.88        0.00       99.48 %
     AB        0.04        7.88        0.00       99.49 %
      D        0.04        7.89        0.00       99.52 %
      I        0.04        7.89        0.00       99.51 %
     AD        0.04        7.88        0.00       99.48 %
      M        0.04        7.88        0.00       99.47 %
      N        0.04        7.88        0.00       99.47 %
     AM        0.04        7.88        0.00       99.51 %
      G        0.04        7.88        0.00       99.51 %
      C        0.04        7.88        0.00       99.52 %
     AG        0.04        7.88        0.00       99.52 %
     G2        0.04        7.88        0.00       99.52 %
     C2        0.04        7.88        0.00       99.46 %
    Tri        0.04        7.88        0.00       99.52 %
    all        0.04        7.88        0.00       99.49 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.64      126.13        0.00

    Data read    : 145.32 kiB
    Data written : 13.76 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::top.RTL.u_regs._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.u_regs._assert_2".
cex
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(50): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(72): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(74): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(207): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1142 of 6262 design flops, 32 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri, total 18
    proofgrid_mode                = local
    proofgrid_restarts            = 10
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hps".
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.048s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.03 s]
0.0.Hp: Proof Simplification Iteration 3	[0.04 s]
0.0.Hp: Proof Simplification Iteration 4	[0.06 s]
0.0.Hp: Proof Simplification Iteration 5	[0.07 s]
0.0.Hp: Proof Simplification Iteration 6	[0.09 s]
0.0.PRE: Proof Simplification completed in 0.18 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.B: Proofgrid shell started at 72861@mics-eda(local) jg_37622_mics-eda_23
0.0.AB: Proofgrid shell started at 72862@mics-eda(local) jg_37622_mics-eda_23
0.0.I: Proofgrid shell started at 72864@mics-eda(local) jg_37622_mics-eda_23
0.0.C: Proofgrid shell started at 72870@mics-eda(local) jg_37622_mics-eda_23
0.0.C2: Proofgrid shell started at 72873@mics-eda(local) jg_37622_mics-eda_23
0.0.Hp: Proofgrid shell started at 72859@mics-eda(local) jg_37622_mics-eda_23
0.0.G: Proofgrid shell started at 72869@mics-eda(local) jg_37622_mics-eda_23
0.0.AM: Proofgrid shell started at 72868@mics-eda(local) jg_37622_mics-eda_23
0.0.Tri: Proofgrid shell started at 72874@mics-eda(local) jg_37622_mics-eda_23
0.0.Ht: Proofgrid shell started at 72860@mics-eda(local) jg_37622_mics-eda_23
0.0.D: Proofgrid shell started at 72863@mics-eda(local) jg_37622_mics-eda_23
0.0.AD: Proofgrid shell started at 72865@mics-eda(local) jg_37622_mics-eda_23
0.0.M: Proofgrid shell started at 72866@mics-eda(local) jg_37622_mics-eda_23
0.0.N: Proofgrid shell started at 72867@mics-eda(local) jg_37622_mics-eda_23
0.0.AG: Proofgrid shell started at 72871@mics-eda(local) jg_37622_mics-eda_23
0.0.G2: Proofgrid shell started at 72872@mics-eda(local) jg_37622_mics-eda_23
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AG: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: Last scan. Per property time limit: 0s
0.0.AB: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Last scan. Per property time limit: 0s
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C2: Last scan. Per property time limit: 0s
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Last scan. Per property time limit: 0s
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Last scan. Per property time limit: 0s
0.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.M: Last scan. Per property time limit: 0s
0.0.M: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AG: Last scan. Per property time limit: 0s
0.0.AG: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.G2: Last scan. Per property time limit: 0s
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AB: Trace Attempt  1	[0.01 s]
0.0.C: Trace Attempt  1	[0.01 s]
0.0.C2: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.C: Trace Attempt  2	[0.01 s]
0.0.C: Trace Attempt  3	[0.01 s]
0.0.C2: Trace Attempt  2	[0.01 s]
0.0.M: Trace Attempt  1	[0.01 s]
0.0.C2: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AG: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AD: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.AG: Trace Attempt  2	[0.01 s]
0.0.D: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  3	[0.02 s]
0.0.AD: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AG: Trace Attempt  3	[0.02 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.AB: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AD: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.D: Trace Attempt  2	[0.04 s]
0.0.I: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  4	[0.04 s]
0.0.AG: Trace Attempt  4	[0.04 s]
0.0.C: Trace Attempt  3	[0.04 s]
0.0.C2: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.C: Trace Attempt  4	[0.07 s]
0.0.C2: Trace Attempt  4	[0.07 s]
0.0.C: Trace Attempt  5	[0.07 s]
0.0.C2: Trace Attempt  5	[0.07 s]
0.0.AB: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.AG: Trace Attempt  5	[0.07 s]
0.0.AD: Trace Attempt  5	[0.07 s]
0.0.I: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.Ht: Trace Attempt  5	[0.10 s]
0.0.I: Trace Attempt  4	[0.10 s]
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.Tri:    0.09" ---- Launching multi-phase simplification thread ----
0.0.C: Trace Attempt  5	[0.14 s]
0.0.C2: Trace Attempt  5	[0.14 s]
0.0.M: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.D: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.I: Trace Attempt  4	[0.15 s]
0.0.M: Trace Attempt  3	[0.17 s]
0.0.I: Trace Attempt  5	[0.18 s]
0.0.Tri: Trace Attempt  2	[0.17 s]
0.0.Tri: Trace Attempt  3	[0.19 s]
0.0.I: Trace Attempt  5	[0.26 s]
0.0.Tri: Trace Attempt  4	[0.27 s]
0.0.D: Trace Attempt  4	[0.32 s]
0.0.Tri: Trace Attempt  5	[0.33 s]
0.0.Hp: Trace Attempt  1	[0.52 s]
0.0.Hp: Trace Attempt  2	[0.52 s]
0.0.Hp: Trace Attempt  3	[0.53 s]
0.0.Hp: Trace Attempt  4	[0.53 s]
0.0.M: Trace Attempt  4	[0.55 s]
0.0.Hp: Trace Attempt  5	[0.57 s]
0.0.D: Trace Attempt  5	[0.71 s]
0.0.M: Trace Attempt  5	[1.42 s]
0.0.Tri:    3.40" Simplification phase 1 complete
0.0.Tri:    5.38" Simplification phase 2 complete
0.0.G2: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.Tri:   82.16" Simplification phase 3 complete
  82.16" ---- Completed simplification thread ----
0.0.Tri:   82.17" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   82.23" ---- Restarting abstraction thread on simplified netlist ----
0.0.G2: Partitioning 487 assumptions over 18 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
[<embedded>] % cover {RTL.u_regs.qed_reach_commit}
INFO (IPM033): The name "cover:0" is assigned to cover "RTL.u_regs.qed_reach_commit".
cover:0
[<embedded>] % prove -bg -property {<embedded>::cover:0}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri, total 18
    proofgrid_mode                = local
    proofgrid_restarts            = 10
WARNING (WPF042): 1: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hps".
WARNING (WPF042): 1: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.045s
1.0.PRE: Performing Proof Simplification...
1.0.Hp: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.03 s]
1.0.Hp: Proof Simplification Iteration 3	[0.05 s]
1.0.Hp: Proof Simplification Iteration 4	[0.06 s]
1.0.Hp: Proof Simplification Iteration 5	[0.08 s]
1.0.Hp: Proof Simplification Iteration 6	[0.09 s]
1.0.PRE: Proof Simplification completed in 0.19 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.B: Proofgrid shell started at 23553@mics-eda(local) jg_37622_mics-eda_24
1.0.Ht: Proofgrid shell started at 23552@mics-eda(local) jg_37622_mics-eda_24
1.0.I: Proofgrid shell started at 23557@mics-eda(local) jg_37622_mics-eda_24
1.0.AM: Proofgrid shell started at 23567@mics-eda(local) jg_37622_mics-eda_24
1.0.G: Proofgrid shell started at 23568@mics-eda(local) jg_37622_mics-eda_24
1.0.Hp: Proofgrid shell started at 23551@mics-eda(local) jg_37622_mics-eda_24
1.0.AD: Proofgrid shell started at 23560@mics-eda(local) jg_37622_mics-eda_24
1.0.G2: Proofgrid shell started at 23574@mics-eda(local) jg_37622_mics-eda_24
1.0.AB: Proofgrid shell started at 23554@mics-eda(local) jg_37622_mics-eda_24
1.0.N: Proofgrid shell started at 23565@mics-eda(local) jg_37622_mics-eda_24
1.0.M: Proofgrid shell started at 23562@mics-eda(local) jg_37622_mics-eda_24
1.0.Tri: Proofgrid shell started at 23576@mics-eda(local) jg_37622_mics-eda_24
1.0.C: Proofgrid shell started at 23569@mics-eda(local) jg_37622_mics-eda_24
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AG: Proofgrid shell started at 23572@mics-eda(local) jg_37622_mics-eda_24
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Proofgrid shell started at 23555@mics-eda(local) jg_37622_mics-eda_24
1.0.C2: Proofgrid shell started at 23575@mics-eda(local) jg_37622_mics-eda_24
1.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AB: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.C: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AG: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "cover:0"	[0.00 s].
1.0.I: Last scan. Per property time limit: 0s
1.0.I: Starting proof for property "cover:0"	[0.00 s].
1.0.AM: Last scan. Per property time limit: 0s
1.0.AM: Starting proof for property "cover:0"	[0.00 s].
1.0.C2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AD: Last scan. Per property time limit: 0s
1.0.AD: Starting proof for property "cover:0"	[0.00 s].
1.0.M: Last scan. Per property time limit: 0s
1.0.M: Starting proof for property "cover:0"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "cover:0"	[0.00 s].
1.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.C: Last scan. Per property time limit: 0s
1.0.C: Starting proof for property "cover:0"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.B: Trace Attempt  1	[0.01 s]
1.0.AG: Last scan. Per property time limit: 0s
1.0.AG: Starting proof for property "cover:0"	[0.00 s].
1.0.AM: Trace Attempt  1	[0.01 s]
1.0.AD: Trace Attempt  1	[0.01 s]
1.0.G: Last scan. Per property time limit: 0s
1.0.G: Starting proof for property "cover:0"	[0.00 s].
1.0.C2: Last scan. Per property time limit: 0s
1.0.C2: Starting proof for property "cover:0"	[0.00 s].
1.0.M: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.G2: Last scan. Per property time limit: 0s
1.0.G2: Starting proof for property "cover:0"	[0.00 s].
1.0.AB: Last scan. Per property time limit: 0s
1.0.AB: Starting proof for property "cover:0"	[0.00 s].
1.0.AM: Trace Attempt  2	[0.01 s]
1.0.AD: Trace Attempt  2	[0.01 s]
1.0.B: Trace Attempt  2	[0.01 s]
1.0.AG: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.AG: Trace Attempt  2	[0.01 s]
1.0.D: Last scan. Per property time limit: 0s
1.0.D: Starting proof for property "cover:0"	[0.00 s].
1.0.AB: Trace Attempt  1	[0.01 s]
1.0.AM: Trace Attempt  3	[0.02 s]
1.0.AD: Trace Attempt  3	[0.02 s]
1.0.Ht: Trace Attempt  1	[0.04 s]
1.0.Ht: Trace Attempt  2	[0.04 s]
1.0.AB: Trace Attempt  2	[0.02 s]
1.0.AG: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  2	[0.03 s]
1.0.Ht: Trace Attempt  3	[0.05 s]
1.0.Tri: Last scan. Per property time limit: 0s
1.0.Tri: Starting proof for property "cover:0"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.B: Requesting engine job to stop
1.0.AB: Requesting engine job to stop
1.0.D: Requesting engine job to stop
1.0.I: Requesting engine job to stop
1.0.AD: Requesting engine job to stop
1.0.M: Requesting engine job to stop
1.0.N: Requesting engine job to stop
1.0.AM: Requesting engine job to stop
1.0.G: Requesting engine job to stop
1.0.C: Requesting engine job to stop
1.0.AG: Requesting engine job to stop
1.0.G2: Requesting engine job to stop
1.0.C2: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.06 s]
1.0.Ht: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 1.0.Ht: The cover property "cover:0" was covered in 3 cycles in 0.07 s.
1.0.Ht: All properties determined. [0.05 s]
1.0.B: Trace Attempt  3	[0.04 s]
1.0.Ht: Exited with Success (@ 0.06 s)
1: ProofGrid usable level: 0
1.0.AG: Stopped processing property "cover:0"	[0.06 s].
1.0.I: Trace Attempt  3	[0.05 s]
1.0.I: Stopped processing property "cover:0"	[0.07 s].
1.0.AG: All properties determined. [0.04 s]
1.0.D: Trace Attempt  1	[0.03 s]
1.0.I: All properties determined. [0.05 s]
1.0.AG: Exited with Success (@ 0.07 s)
1.0.I: Exited with Success (@ 0.07 s)
1.0.C: Trace Attempt  3	[0.05 s]
1.0.D: Stopped processing property "cover:0"	[0.05 s].
1.0.AD: Stopped processing property "cover:0"	[0.06 s].
1.0.AM: Stopped processing property "cover:0"	[0.06 s].
1.0.AB: Stopped processing property "cover:0"	[0.05 s].
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.07 s]
1.0.C2: Trace Attempt  3	[0.05 s]
1.0.D: All properties determined. [0.04 s]
1.0.AD: All properties determined. [0.06 s]
1.0.AM: All properties determined. [0.06 s]
1.0.N: Trace Attempt  3	[0.06 s]
1.0.Hp: Exited with Success (@ 0.08 s)
1.0.AB: All properties determined. [0.05 s]
1.0.AD: Exited with Success (@ 0.08 s)
1.0.AM: Exited with Success (@ 0.08 s)
1.0.D: Exited with Success (@ 0.08 s)
1.0.AB: Exited with Success (@ 0.09 s)
1.0.Tri:    0.01" ---- Launching main thread ----
1.0.Tri: Stopped processing property "cover:0"	[0.03 s].
1.0.C: Stopped processing property "cover:0"	[0.06 s].
1.0.C2: Stopped processing property "cover:0"	[0.07 s].
1.0.C: All properties determined. [0.07 s]
1.0.N: Stopped processing property "cover:0"	[0.07 s].
1.0.Tri: All properties determined. [0.04 s]
1.0.C: Exited with Success (@ 0.10 s)
1.0.C2: All properties determined. [0.07 s]
1.0.Tri: Exited with Success (@ 0.10 s)
1.0.N: All properties determined. [0.08 s]
1.0.C2: Exited with Success (@ 0.10 s)
1.0.N: Exited with Success (@ 0.10 s)
1.0.B: Stopped processing property "cover:0"	[0.09 s].
1.0.B: All properties determined. [0.09 s]
1.0.B: Exited with Success (@ 0.12 s)
1.0.G: Stopped processing property "cover:0"	[0.09 s].
1.0.G: All properties determined. [0.09 s]
1.0.G: Exited with Success (@ 0.13 s)
1.0.G2: Stopped processing property "cover:0"	[0.10 s].
1.0.G2: All properties determined. [0.10 s]
1.0.G2: Exited with Success (@ 0.14 s)
1.0.M: Trace Attempt  2	[0.17 s]
1.0.M: Stopped processing property "cover:0"	[0.18 s].
1.0.M: All properties determined. [0.19 s]
1.0.M: Exited with Success (@ 0.21 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 52.91 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    16

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05        0.05        0.00       51.18 %
     Ht        0.04        0.05        0.00       57.42 %
      B        0.04        0.05        0.00       57.94 %
     AB        0.04        0.05        0.00       51.86 %
      D        0.05        0.04        0.00       43.95 %
      I        0.04        0.05        0.00       55.19 %
     AD        0.04        0.05        0.00       55.30 %
      M        0.04        0.04        0.00       51.55 %
      N        0.04        0.04        0.00       52.17 %
     AM        0.04        0.05        0.00       56.19 %
      G        0.04        0.05        0.00       56.62 %
      C        0.04        0.04        0.00       50.71 %
     AG        0.04        0.04        0.00       50.10 %
     G2        0.04        0.05        0.00       55.18 %
     C2        0.04        0.04        0.00       48.11 %
    Tri        0.04        0.04        0.00       52.57 %
    all        0.04        0.05        0.00       52.91 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.65        0.73        0.00

    Data read    : 66.49 kiB
    Data written : 13.22 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
0.0.I: SAT solver RegionAllocator max capacity
0.0.I: Internal limit reached. [21854.84 s]
WARNING (WPF043): 0.0.I: Internal limit reached.
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[21854.84 s].
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[21854.91 s].
0.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.AD: Trace Attempt  2	[0.01 s]
0.0.AD: Trace Attempt  3	[0.02 s]
0.0.I: Trace Attempt  5	[0.08 s]
0.0.AD: Trace Attempt  4	[0.03 s]
0.0.AD: Trace Attempt  5	[0.06 s]
0.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[21854.94 s].
0.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.AG: Stopped processing property "top.RTL.u_regs._assert_2"	[21854.98 s].
0.0.AG: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AG: Trace Attempt  1	[0.01 s]
0.0.Tri: 21854.94" ---- Launching main thread ----
0.0.AG: Trace Attempt  2	[0.01 s]
0.0.AG: Trace Attempt  3	[0.02 s]
0.0.AG: Trace Attempt  4	[0.03 s]
0.0.AB: Stopped processing property "top.RTL.u_regs._assert_2"	[21855.02 s].
0.0.AB: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AB: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  2	[0.01 s]
0.0.AB: Trace Attempt  3	[0.02 s]
0.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[21855.04 s].
0.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AG: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AB: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.Tri: 21855.01" ---- Launching abstraction thread ----
0.0.Tri: 21855.02" ---- Launching multi-phase simplification thread ----
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AB: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  5	[0.06 s]
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[21856.10 s].
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[21856.15 s].
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[21856.50 s].
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.D: Trace Attempt  5	[0.08 s]
0.0.Tri: 21858.29" Simplification phase 1 complete
0.0.M: Stopped processing property "top.RTL.u_regs._assert_2"	[21858.93 s].
0.0.M: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.M: Trace Attempt  1	[0.02 s]
0.0.M: Trace Attempt  2	[0.20 s]
0.0.M: Trace Attempt  3	[0.23 s]
0.0.M: Trace Attempt  4	[0.80 s]
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[21860.19 s].
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C2: Trace Attempt  5	[0.08 s]
0.0.Tri: 21860.23" Simplification phase 2 complete
0.0.M: Trace Attempt  5	[1.91 s]
0.0.Tri: 21937.32" Simplification phase 3 complete
21937.32" ---- Completed simplification thread ----
0.0.Tri: 21937.32" ---- Restarting main thread on simplified netlist ----
0.0.Tri: 21937.39" ---- Restarting abstraction thread on simplified netlist ----
0.0.G: Out of memory. [24818.90 s]
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[24818.90 s].
0.0.G: Out of memory. [24818.91 s]
0.0.G: Exited with Success (@ 24818.93 s)
0.0.G: Engine should be restarted (starts=1, unexpected_terminations=1)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 63.77 MiB, peak 4.01 GiB
   Last recorded free memory: 807.57 GiB out of 1007.16 GiB, nadir 807.57 GiB
0.0.G: Restarting engine (local)
0.0.G: Proofgrid shell started at 65259@mics-eda(local) jg_37622_mics-eda_23
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.G2: Out of memory. [25755.44 s]
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[25755.44 s].
0.0.G2: Out of memory. [25755.44 s]
0.0.G2: Exited with Success (@ 25755.47 s)
0.0.G2: Engine should be restarted (starts=1, unexpected_terminations=1)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 62.64 MiB, peak 4.03 GiB
   Last recorded free memory: 810.07 GiB out of 1007.16 GiB, nadir 810.07 GiB
0.0.G2: Restarting engine (local)
0.0.G2: Proofgrid shell started at 1650@mics-eda(local) jg_37622_mics-eda_23
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: Partitioning 487 assumptions over 20 inputs...
0.0.G2: Partitioning 487 assumptions over 18 inputs...
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[1082.97 s].
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.Hp: Trace Attempt  6	[38924.74 s]
0.0.I: SAT solver RegionAllocator max capacity
0.0.I: Internal limit reached. [22218.27 s]
WARNING (WPF043): 0.0.I: Internal limit reached.
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[22218.27 s].
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Trace Attempt  5	[0.08 s]
0.0.C2: SAT solver RegionAllocator max capacity
0.0.C2: Internal limit reached. [23060.77 s]
WARNING (WPF043): 0.0.C2: Internal limit reached.
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[23060.77 s].
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C2: Trace Attempt  5	[0.08 s]
0.0.N: SAT solver RegionAllocator max capacity
0.0.N: Internal limit reached. [23316.16 s]
WARNING (WPF043): 0.0.N: Internal limit reached.
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[23316.16 s].
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  5	[0.08 s]
0.0.C: SAT solver RegionAllocator max capacity
0.0.C: Internal limit reached. [24370.07 s]
WARNING (WPF043): 0.0.C: Internal limit reached.
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[24370.07 s].
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Trace Attempt  5	[0.08 s]
0.0.D: SAT solver RegionAllocator max capacity
0.0.D: Internal limit reached. [25800.74 s]
WARNING (WPF043): 0.0.D: Internal limit reached.
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[25800.74 s].
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.D: Trace Attempt  5	[0.09 s]
0.0.G: Out of memory. [24777.90 s]
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[24777.90 s].
0.0.G: Out of memory. [24777.90 s]
0.0.G: Exited with Success (@ 50679.88 s)
0.0.G: Engine should be restarted (starts=2, unexpected_terminations=2)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 62.64 MiB, peak 4.01 GiB
   Last recorded free memory: 801.89 GiB out of 1007.16 GiB, nadir 780.33 GiB
0.0.G: Restarting engine (local)
0.0.G: Proofgrid shell started at 66582@mics-eda(local) jg_37622_mics-eda_23
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.G2: Out of memory. [25261.60 s]
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[25261.60 s].
0.0.G2: Out of memory. [25261.60 s]
0.0.G2: Exited with Success (@ 51017.14 s)
0.0.G2: Engine should be restarted (starts=2, unexpected_terminations=2)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 78.48 MiB, peak 4.03 GiB
   Last recorded free memory: 800.42 GiB out of 1007.16 GiB, nadir 788.19 GiB
0.0.G2: Restarting engine (local)
0.0.G2: Proofgrid shell started at 70375@mics-eda(local) jg_37622_mics-eda_23
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: Partitioning 487 assumptions over 20 inputs...
0.0.G2: Partitioning 487 assumptions over 18 inputs...
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[586.01 s].
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.I: SAT solver RegionAllocator max capacity
0.0.I: Internal limit reached. [22162.31 s]
WARNING (WPF043): 0.0.I: Internal limit reached.
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[22162.31 s].
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Trace Attempt  5	[0.08 s]
0.0.N: SAT solver RegionAllocator max capacity
0.0.N: Internal limit reached. [22635.32 s]
WARNING (WPF043): 0.0.N: Internal limit reached.
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[22635.32 s].
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Trace Attempt  5	[0.08 s]
0.0.C2: SAT solver RegionAllocator max capacity
0.0.C2: Internal limit reached. [23107.37 s]
WARNING (WPF043): 0.0.C2: Internal limit reached.
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[23107.37 s].
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C2: Trace Attempt  5	[0.08 s]
0.0.C: SAT solver RegionAllocator max capacity
0.0.C: Internal limit reached. [24825.38 s]
WARNING (WPF043): 0.0.C: Internal limit reached.
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[24825.38 s].
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Trace Attempt  5	[0.08 s]
0.0.D: SAT solver RegionAllocator max capacity
0.0.D: Internal limit reached. [26293.49 s]
WARNING (WPF043): 0.0.D: Internal limit reached.
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[26293.49 s].
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.D: Trace Attempt  5	[0.09 s]
0.0.G: Out of memory. [24939.57 s]
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[24939.57 s].
0.0.G: Out of memory. [24939.58 s]
0.0.G: Exited with Success (@ 76205.53 s)
0.0.G: Engine should be restarted (starts=3, unexpected_terminations=3)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 62.64 MiB, peak 4.01 GiB
   Last recorded free memory: 776.68 GiB out of 1007.16 GiB, nadir 763.07 GiB
0.0.G: Restarting engine (local)
0.0.G: Proofgrid shell started at 65011@mics-eda(local) jg_37622_mics-eda_23
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.G2: Out of memory. [25531.42 s]
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[25531.42 s].
0.0.G2: Out of memory. [25531.42 s]
0.0.G2: Exited with Success (@ 76548.62 s)
0.0.G2: Engine should be restarted (starts=3, unexpected_terminations=3)
   Last recorded data: 0.00 s ago
   Last recorded RSS memory usage: 63.77 MiB, peak 4.03 GiB
   Last recorded free memory: 783.32 GiB out of 1007.16 GiB, nadir 766.84 GiB
0.0.G2: Restarting engine (local)
0.0.G2: Proofgrid shell started at 68563@mics-eda(local) jg_37622_mics-eda_23
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: Partitioning 487 assumptions over 20 inputs...
0.0.G2: Partitioning 487 assumptions over 18 inputs...
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[568.45 s].
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G: Partitioning 487 assumptions over 20 inputs...
0.0.G: Partitioning 487 assumptions over 18 inputs...
0.0.Ht: Trace Attempt  6	[78479.10 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [85210.76 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [85210.90 s]
0.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[63355.92 s].
0.0.AG: Stopped processing property "top.RTL.u_regs._assert_2"	[63355.92 s].
0.0.Tri: Interrupted. [63355.94 s]
0.0.Tri: Exited with Success (@ 85210.94 s)
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[85210.94 s].
0.0.B: Interrupted. [85210.94 s]
0.0.AG: Interrupted. [63355.95 s]
0.0.B: Exited with Success (@ 85210.96 s)
0.0.AG: Exited with Success (@ 85210.96 s)
0.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[63355.92 s].
0.0.Ht: Exited with Success (@ 85210.99 s)
0.0.AM: Interrupted. [63355.94 s]
0.0.AM: Exited with Success (@ 85211.01 s)
0.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[63356.10 s].
0.0.AB: Stopped processing property "top.RTL.u_regs._assert_2"	[63356.02 s].
0.0.AB: Interrupted. [63356.02 s]
0.0.AD: Interrupted. [63356.13 s]
0.0.AB: Exited with Success (@ 85211.06 s)
0.0.AD: Exited with Success (@ 85211.07 s)
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[17183.02 s].
0.0.C2: Interrupted. [17183.03 s]
0.0.C2: Exited with Success (@ 85211.38 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [85211.84 s]
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[14160.29 s].
0.0.C: Interrupted. [14160.30 s]
0.0.C: Exited with Success (@ 85211.87 s)
0.0.Hp: Exited with Success (@ 85211.89 s)
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[11261.53 s].
0.0.D: Interrupted. [11261.54 s]
0.0.D: Exited with Success (@ 85212.31 s)
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[18976.93 s].
0.0.I: Interrupted. [18976.94 s]
0.0.I: Exited with Success (@ 85212.38 s)
0.0.M: Sending SIGKILL
0.0.N: Sending SIGKILL
0.0.G: Sending SIGKILL
0.0.G2: Sending SIGKILL
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[17405.29 s].
0.0.N: Terminated by signal SIGKILL (@ 85212.95 s)
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[8664.51 s].
0.0.G2: Terminated by signal SIGKILL (@ 85213.18 s)
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[8439.24 s].
0.0.G: Terminated by signal SIGKILL (@ 85213.28 s)
0.0.M: Stopped processing property "top.RTL.u_regs._assert_2"	[63354.82 s].
0.0.M: Terminated by signal SIGKILL (@ 85213.81 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 100.00 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    16
     unexpected terminations                       :     6
     times jobs ran out of memory                  :     6
       (0.G 0.G2)
     times jobs hit internal limit                 :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05    85211.84        0.00      100.00 %
     Ht        0.04    85210.90        0.00      100.00 %
      B        0.04    85210.95        0.00      100.00 %
     AB        0.04    85211.05        0.00      100.00 %
      D        0.04    85212.29        0.00      100.00 %
      I        0.04    85212.37        0.00      100.00 %
     AD        0.04    85211.05        0.00      100.00 %
      M        0.04    85212.87        0.00      100.00 %
      N        0.04    85212.87        0.00      100.00 %
     AM        0.04    85210.99        0.00      100.00 %
      G        0.17    85212.71        0.00      100.00 %
      C        0.04    85211.85        0.00      100.00 %
     AG        0.04    85210.95        0.00      100.00 %
     G2        0.16    85212.72        0.00      100.00 %
     C2        0.04    85211.37        0.00      100.00 %
    Tri        0.04    85210.92        0.00      100.00 %
    all        0.06    85211.73        0.00      100.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.90  1363387.70        0.00

    Data read    : 19.35 MiB
    Data written : 152.98 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -property {<embedded>::cover:0}
INFO (IPF030): Property "cover:0" has already determined status "covered". Try the "-force" option to re-prove this property.
    For message help, type "help -message IPF030".
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 0 already proven/unreachable
background 2
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2
[<embedded>] % source tinyriscv.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VERI-1482)] Analyzing Verilog file '/usr/cadence/installs/jasper_2022.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_i_cache.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/modify_instruction.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_decoder.v'
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/inst_constraints.v'
[WARN (VERI-1206)] ./QEDFiles/inst_constraints.v(123): overwriting previous definition of module 'inst_constraint'
[INFO (VERI-2142)] ./QEDFiles/inst_constraints.v(123): previous definition of design element 'inst_constraint' is here
[-- (VERI-1482)] Analyzing Verilog file './QEDFiles/qed_instruction_mux.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/clint.v'
[INFO (VERI-1328)] ./verilog/clint.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/csr_reg.v'
[INFO (VERI-1328)] ./verilog/csr_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ctrl.v'
[INFO (VERI-1328)] ./verilog/ctrl.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/div.v'
[INFO (VERI-1328)] ./verilog/div.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/ex.v'
[INFO (VERI-1328)] ./verilog/ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_tx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(71): identifier 'ack' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_tx.v(79): identifier 'ack' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/full_handshake_rx.v'
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(60): identifier 'req' is used before its declaration
[WARN (VERI-1875)] ./verilog/full_handshake_rx.v(68): identifier 'req' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_dff.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/gen_buf.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id.v'
[INFO (VERI-1328)] ./verilog/id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/id_ex.v'
[INFO (VERI-1328)] ./verilog/id_ex.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/if_id.v'
[INFO (VERI-1328)] ./verilog/if_id.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/pc_reg.v'
[INFO (VERI-1328)] ./verilog/pc_reg.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/regs.v'
[INFO (VERI-1328)] ./verilog/regs.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/regs.v(122): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/regs.v(142): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './verilog/rib.v'
[INFO (VERI-1328)] ./verilog/rib.v(17): analyzing included file './verilog/defines.v'
[-- (VERI-1482)] Analyzing Verilog file './verilog/tinyriscv.v'
[INFO (VERI-1328)] ./verilog/tinyriscv.v(17): analyzing included file './verilog/defines.v'
[WARN (VERI-1763)] ./verilog/tinyriscv.v(48): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(49): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] ./verilog/tinyriscv.v(50): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] ./verilog/tinyriscv.v(72): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./QEDFiles/inst_constraints.v(9): compiling module 'inst_constraint'
[INFO (VERI-1018)] ./QEDFiles/qed_decoder.v(9): compiling module 'qed_decoder'
[INFO (VERI-1018)] ./QEDFiles/modify_instruction.v(9): compiling module 'modify_instruction'
[INFO (VERI-1018)] ./QEDFiles/qed_instruction_mux.v(6): compiling module 'qed_instruction_mux'
[INFO (VERI-1018)] ./QEDFiles/qed_i_cache.v(6): compiling module 'qed_i_cache'
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(54): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./QEDFiles/qed_i_cache.v(57): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] ./QEDFiles/qed.v(9): compiling module 'qed'
[INFO (VERI-1018)] ./verilog/pc_reg.v(20): compiling module 'pc_reg'
[INFO (VERI-1018)] ./verilog/ctrl.v(21): compiling module 'ctrl'
[INFO (VERI-1018)] ./verilog/regs.v(20): compiling module 'regs'
[INFO (VERI-1018)] ./verilog/csr_reg.v(20): compiling module 'csr_reg'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=8)'
[INFO (VERI-1018)] ./verilog/if_id.v(20): compiling module 'if_id'
[INFO (VERI-1018)] ./verilog/id.v(21): compiling module 'id'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=1)'
[INFO (VERI-1018)] ./verilog/gen_dff.v(18): compiling module 'gen_pipe_dff:(DW=5)'
[INFO (VERI-1018)] ./verilog/id_ex.v(20): compiling module 'id_ex'
[INFO (VERI-1018)] ./verilog/ex.v(21): compiling module 'ex'
[WARN (VERI-1209)] ./verilog/ex.v(146): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ./verilog/ex.v(147): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ./verilog/div.v(22): compiling module 'div'
[INFO (VERI-1018)] ./verilog/clint.v(22): compiling module 'clint'
[INFO (VERI-1018)] ./verilog/tinyriscv.v(74): compiling module 'tinyriscv'
[WARN (VDB-1002)] ./verilog/tinyriscv.v(207): net 'qed_exec_dup' does not have a driver
[INFO (VERI-1018)] ./verilog/tinyriscv.v(19): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          22 (0 packages)
  Single run mode                         On
  Pipeline                                On (22 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      27 (19 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "outside_rst".
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 324 of 6262 design flops, 32 of 32 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht B AB D I AD M N AM G C AG G2 C2 Hps Hts Tri, total 18
    proofgrid_mode                = local
    proofgrid_restarts            = 10
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hps".
WARNING (WPF042): 0: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.039s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.03 s]
0.0.Hp: Proof Simplification Iteration 3	[0.04 s]
0.0.Hp: Proof Simplification Iteration 4	[0.06 s]
0.0.Hp: Proof Simplification Iteration 5	[0.08 s]
0.0.Hp: Proof Simplification Iteration 6	[0.09 s]
0.0.PRE: Proof Simplification completed in 0.19 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.B: Proofgrid shell started at 27088@mics-eda(local) jg_37622_mics-eda_25
0.0.I: Proofgrid shell started at 27091@mics-eda(local) jg_37622_mics-eda_25
0.0.AB: Proofgrid shell started at 27089@mics-eda(local) jg_37622_mics-eda_25
0.0.Ht: Proofgrid shell started at 27087@mics-eda(local) jg_37622_mics-eda_25
0.0.N: Proofgrid shell started at 27094@mics-eda(local) jg_37622_mics-eda_25
0.0.C: Proofgrid shell started at 27097@mics-eda(local) jg_37622_mics-eda_25
0.0.Hp: Proofgrid shell started at 27086@mics-eda(local) jg_37622_mics-eda_25
0.0.D: Proofgrid shell started at 27090@mics-eda(local) jg_37622_mics-eda_25
0.0.G2: Proofgrid shell started at 27099@mics-eda(local) jg_37622_mics-eda_25
0.0.C2: Proofgrid shell started at 27100@mics-eda(local) jg_37622_mics-eda_25
0.0.M: Proofgrid shell started at 27093@mics-eda(local) jg_37622_mics-eda_25
0.0.AD: Proofgrid shell started at 27092@mics-eda(local) jg_37622_mics-eda_25
0.0.AM: Proofgrid shell started at 27095@mics-eda(local) jg_37622_mics-eda_25
0.0.AG: Proofgrid shell started at 27098@mics-eda(local) jg_37622_mics-eda_25
0.0.G: Proofgrid shell started at 27096@mics-eda(local) jg_37622_mics-eda_25
0.0.Tri: Proofgrid shell started at 27101@mics-eda(local) jg_37622_mics-eda_25
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AG: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.G: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AB: Last scan. Per property time limit: 0s
0.0.AB: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.C: Last scan. Per property time limit: 0s
0.0.C: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.G2: Last scan. Per property time limit: 0s
0.0.G2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Last scan. Per property time limit: 0s
0.0.AD: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.M: Last scan. Per property time limit: 0s
0.0.M: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AG: Last scan. Per property time limit: 0s
0.0.AG: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.I: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.AB: Trace Attempt  1	[0.01 s]
0.0.G: Last scan. Per property time limit: 0s
0.0.G: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.C: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.AB: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.M: Trace Attempt  1	[0.01 s]
0.0.C2: Last scan. Per property time limit: 0s
0.0.C2: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.AD: Trace Attempt  1	[0.01 s]
0.0.AG: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.C: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AG: Trace Attempt  2	[0.01 s]
0.0.AD: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AB: Trace Attempt  3	[0.02 s]
0.0.AG: Trace Attempt  3	[0.02 s]
0.0.AD: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.I: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "top.RTL.u_regs._assert_2"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.AB: Trace Attempt  4	[0.04 s]
0.0.AG: Trace Attempt  4	[0.04 s]
0.0.AD: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.D: Trace Attempt  1	[0.03 s]
0.0.I: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.C: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AB: Trace Attempt  5	[0.06 s]
0.0.AG: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  5	[0.05 s]
0.0.AD: Trace Attempt  5	[0.06 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Ht: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.C: Trace Attempt  4	[0.07 s]
0.0.C2: Trace Attempt  3	[0.07 s]
0.0.I: Trace Attempt  3	[0.08 s]
0.0.D: Trace Attempt  2	[0.07 s]
0.0.C2: Trace Attempt  4	[0.09 s]
0.0.Ht: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.I: Trace Attempt  4	[0.10 s]
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
0.0.C: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.B: Requesting engine job to stop
0.0.AB: Requesting engine job to stop
0.0.D: Requesting engine job to stop
0.0.I: Requesting engine job to stop
0.0.AD: Requesting engine job to stop
0.0.M: Requesting engine job to stop
0.0.N: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.G: Requesting engine job to stop
0.0.C: Requesting engine job to stop
0.0.AG: Requesting engine job to stop
0.0.G2: Requesting engine job to stop
0.0.C2: Requesting engine job to stop
0.0.Tri: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.17 s]
0.0.Ht: A trace with 5 cycles was found. [0.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "top.RTL.u_regs._assert_2" in 0.20 s.
0.0.M: Trace Attempt  2	[0.15 s]
0.0.Ht: All properties determined. [0.17 s]
0.0.D: Stopped processing property "top.RTL.u_regs._assert_2"	[0.19 s].
0.0.Ht: Exited with Success (@ 0.17 s)
0: ProofGrid usable level: 0
0.0.D: All properties determined. [0.15 s]
0.0.I: Trace Attempt  4	[0.16 s]
0.0.D: Exited with Success (@ 0.18 s)
0.0.C2: Trace Attempt  5	[0.16 s]
0.0.M: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.I: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.B: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.AM: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.AG: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.AD: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.M: All properties determined. [0.17 s]
0.0.B: All properties determined. [0.18 s]
0.0.AB: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.AM: All properties determined. [0.17 s]
0.0.AG: All properties determined. [0.17 s]
0.0.AD: All properties determined. [0.17 s]
0.0.I: All properties determined. [0.18 s]
0.0.M: Exited with Success (@ 0.20 s)
0.0.AD: Exited with Success (@ 0.20 s)
0.0.AM: Exited with Success (@ 0.20 s)
0.0.AG: Exited with Success (@ 0.20 s)
0.0.B: Exited with Success (@ 0.20 s)
0.0.I: Exited with Success (@ 0.20 s)
0.0.AB: All properties determined. [0.18 s]
0.0.AB: Exited with Success (@ 0.20 s)
0.0.C2: Stopped processing property "top.RTL.u_regs._assert_2"	[0.19 s].
0.0.C2: All properties determined. [0.18 s]
0.0.C2: Exited with Success (@ 0.21 s)
0.0.C: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.N: Stopped processing property "top.RTL.u_regs._assert_2"	[0.20 s].
0.0.Tri: Trace Attempt  2	[0.16 s]
0.0.C: All properties determined. [0.20 s]
0.0.N: All properties determined. [0.20 s]
0.0.Tri: Stopped processing property "top.RTL.u_regs._assert_2"	[0.17 s].
0.0.C: Exited with Success (@ 0.22 s)
0.0.N: Exited with Success (@ 0.22 s)
0.0.Tri: All properties determined. [0.17 s]
0.0.Tri: Exited with Success (@ 0.23 s)
0.0.G2: Stopped processing property "top.RTL.u_regs._assert_2"	[0.22 s].
0.0.G2: All properties determined. [0.22 s]
0.0.G2: Exited with Success (@ 0.24 s)
0.0.G: Stopped processing property "top.RTL.u_regs._assert_2"	[0.24 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.26 s]
0.0.G: All properties determined. [0.24 s]
0.0.G: Exited with Success (@ 0.27 s)
0.0.Hp: Exited with Success (@ 0.27 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 80.02 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    16

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05        0.16        0.00       77.50 %
     Ht        0.04        0.17        0.00       80.66 %
      B        0.04        0.17        0.00       81.07 %
     AB        0.04        0.17        0.00       81.02 %
      D        0.04        0.16        0.00       79.57 %
      I        0.04        0.17        0.00       81.45 %
     AD        0.04        0.16        0.00       79.16 %
      M        0.04        0.16        0.00       79.62 %
      N        0.04        0.16        0.00       81.17 %
     AM        0.04        0.16        0.00       79.25 %
      G        0.04        0.16        0.00       78.80 %
      C        0.04        0.16        0.00       81.09 %
     AG        0.04        0.16        0.00       79.33 %
     G2        0.04        0.16        0.00       80.81 %
     C2        0.04        0.16        0.00       80.97 %
    Tri        0.04        0.16        0.00       78.97 %
    all        0.04        0.16        0.00       80.02 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.65        2.60        0.00

    Data read    : 76.49 kiB
    Data written : 13.64 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::top.RTL.u_regs._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.RTL.u_regs._assert_2".
cex
