[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/i3c2.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/i3c2.v
%3Cclass%3E=100
%3Cbasename%3E=i3c2
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=clk_divide
%3CportOrder%3E=clk, inst_address, inst_data, i2c_scl, i2c_sda, inputs, outputs, reg_addr, reg_data, reg_write, error
ack_flag\category=117
ack_flag\port=0
ack_flag\alias=ack_flag
ack_flag\type\Subtype\mark1=ieee::std_logic
ack_flag\type\Subtype\mark2=ieee::std_logic
ack_flag\init\Constant\value=0
ack_flag\init\Constant\units=
ack_flag\init\Constant\typeClass=0
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
bitcount\category=117
bitcount\port=0
bitcount\alias=bitcount
bitcount\type\Subtype\mark1=ieee::unsigned
bitcount\type\Subtype\mark2=ieee::unsigned
bitcount\type\Subtype\constraint\0\Range\dir=false
bitcount\type\Subtype\constraint\0\Range\left\Constant\value=7
bitcount\type\Subtype\constraint\0\Range\left\Constant\units=
bitcount\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bitcount\type\Subtype\constraint\0\Range\right\Constant\value=0
bitcount\type\Subtype\constraint\0\Range\right\Constant\units=
bitcount\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clk_divide\category=111
clk_divide\port=0
clk_divide\alias=clk_divide
clk_divide\type\Subtype\mark1=ieee::std_logic_vector
clk_divide\type\Subtype\mark2=ieee::std_logic_vector
clk_divide\type\Subtype\constraint\0\Range\dir=false
clk_divide\type\Subtype\constraint\0\Range\left\Constant\value=7
clk_divide\type\Subtype\constraint\0\Range\left\Constant\units=
clk_divide\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
clk_divide\type\Subtype\constraint\0\Range\right\Constant\value=0
clk_divide\type\Subtype\constraint\0\Range\right\Constant\units=
clk_divide\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cpu\category=113
cpu\port=0
cpu\alias=cpu
delay\category=117
delay\port=0
delay\alias=delay
delay\type\Subtype\mark1=ieee::unsigned
delay\type\Subtype\mark2=ieee::unsigned
delay\type\Subtype\constraint\0\Range\dir=false
delay\type\Subtype\constraint\0\Range\left\Constant\value=15
delay\type\Subtype\constraint\0\Range\left\Constant\units=
delay\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
delay\type\Subtype\constraint\0\Range\right\Constant\value=0
delay\type\Subtype\constraint\0\Range\right\Constant\units=
delay\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
error\category=117
error\port=2
error\alias=error
error\type\Subtype\mark1=ieee::std_logic
error\type\Subtype\mark2=ieee::std_logic
i2c_bits_left\category=117
i2c_bits_left\port=0
i2c_bits_left\alias=i2c_bits_left
i2c_bits_left\type\Subtype\mark1=ieee::unsigned
i2c_bits_left\type\Subtype\mark2=ieee::unsigned
i2c_bits_left\type\Subtype\constraint\0\Range\dir=false
i2c_bits_left\type\Subtype\constraint\0\Range\left\Constant\value=3
i2c_bits_left\type\Subtype\constraint\0\Range\left\Constant\units=
i2c_bits_left\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i2c_bits_left\type\Subtype\constraint\0\Range\right\Constant\value=0
i2c_bits_left\type\Subtype\constraint\0\Range\right\Constant\units=
i2c_bits_left\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i2c_data\category=117
i2c_data\port=0
i2c_data\alias=i2c_data
i2c_data\type\Subtype\mark1=ieee::std_logic_vector
i2c_data\type\Subtype\mark2=ieee::std_logic_vector
i2c_data\type\Subtype\constraint\0\Range\dir=false
i2c_data\type\Subtype\constraint\0\Range\left\Constant\value=8
i2c_data\type\Subtype\constraint\0\Range\left\Constant\units=
i2c_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i2c_data\type\Subtype\constraint\0\Range\right\Constant\value=0
i2c_data\type\Subtype\constraint\0\Range\right\Constant\units=
i2c_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i2c_doing_read\category=117
i2c_doing_read\port=0
i2c_doing_read\alias=i2c_doing_read
i2c_doing_read\type\Subtype\mark1=ieee::std_logic
i2c_doing_read\type\Subtype\mark2=ieee::std_logic
i2c_doing_read\init\Constant\value=0
i2c_doing_read\init\Constant\units=
i2c_doing_read\init\Constant\typeClass=0
i2c_scl\category=117
i2c_scl\port=2
i2c_scl\alias=i2c_scl
i2c_scl\type\Subtype\mark1=ieee::std_logic
i2c_scl\type\Subtype\mark2=ieee::std_logic
i2c_sda\category=117
i2c_sda\port=3
i2c_sda\alias=i2c_sda
i2c_sda\type\Subtype\mark1=ieee::std_logic
i2c_sda\type\Subtype\mark2=ieee::std_logic
i2c_started\category=117
i2c_started\port=0
i2c_started\alias=i2c_started
i2c_started\type\Subtype\mark1=ieee::std_logic
i2c_started\type\Subtype\mark2=ieee::std_logic
i2c_started\init\Constant\value=0
i2c_started\init\Constant\units=
i2c_started\init\Constant\typeClass=0
i3c2\category=100
i3c2\port=0
i3c2\alias=i3c2
inputs\category=117
inputs\port=1
inputs\alias=inputs
inputs\type\Subtype\mark1=ieee::std_logic_vector
inputs\type\Subtype\mark2=ieee::std_logic_vector
inputs\type\Subtype\constraint\0\Range\dir=false
inputs\type\Subtype\constraint\0\Range\left\Constant\value=15
inputs\type\Subtype\constraint\0\Range\left\Constant\units=
inputs\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
inputs\type\Subtype\constraint\0\Range\right\Constant\value=0
inputs\type\Subtype\constraint\0\Range\right\Constant\units=
inputs\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inst_address\category=117
inst_address\port=2
inst_address\alias=inst_address
inst_address\type\Subtype\mark1=ieee::std_logic_vector
inst_address\type\Subtype\mark2=ieee::std_logic_vector
inst_address\type\Subtype\constraint\0\Range\dir=false
inst_address\type\Subtype\constraint\0\Range\left\Constant\value=9
inst_address\type\Subtype\constraint\0\Range\left\Constant\units=
inst_address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
inst_address\type\Subtype\constraint\0\Range\right\Constant\value=0
inst_address\type\Subtype\constraint\0\Range\right\Constant\units=
inst_address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inst_data\category=117
inst_data\port=1
inst_data\alias=inst_data
inst_data\type\Subtype\mark1=ieee::std_logic_vector
inst_data\type\Subtype\mark2=ieee::std_logic_vector
inst_data\type\Subtype\constraint\0\Range\dir=false
inst_data\type\Subtype\constraint\0\Range\left\Constant\value=8
inst_data\type\Subtype\constraint\0\Range\left\Constant\units=
inst_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
inst_data\type\Subtype\constraint\0\Range\right\Constant\value=0
inst_data\type\Subtype\constraint\0\Range\right\Constant\units=
inst_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode\category=117
opcode\port=0
opcode\alias=opcode
opcode\type\Subtype\mark1=ieee::std_logic_vector
opcode\type\Subtype\mark2=ieee::std_logic_vector
opcode\type\Subtype\constraint\0\Range\dir=false
opcode\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode\type\Subtype\constraint\0\Range\left\Constant\units=
opcode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode\type\Subtype\constraint\0\Range\right\Constant\units=
opcode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_clear\category=106
opcode_clear\port=0
opcode_clear\alias=OPCODE_CLEAR
opcode_clear\type\Subtype\mark1=ieee::std_logic_vector
opcode_clear\type\Subtype\mark2=ieee::std_logic_vector
opcode_clear\type\Subtype\constraint\0\Range\dir=false
opcode_clear\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_clear\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_clear\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_clear\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_clear\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_clear\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_clear\init\Constant\value=0100
opcode_clear\init\Constant\units=
opcode_clear\init\Constant\typeClass=0
opcode_delay\category=106
opcode_delay\port=0
opcode_delay\alias=OPCODE_DELAY
opcode_delay\type\Subtype\mark1=ieee::std_logic_vector
opcode_delay\type\Subtype\mark2=ieee::std_logic_vector
opcode_delay\type\Subtype\constraint\0\Range\dir=false
opcode_delay\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_delay\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_delay\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_delay\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_delay\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_delay\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_delay\init\Constant\value=0110
opcode_delay\init\Constant\units=
opcode_delay\init\Constant\typeClass=0
opcode_i2c_read\category=106
opcode_i2c_read\port=0
opcode_i2c_read\alias=OPCODE_I2C_READ
opcode_i2c_read\type\Subtype\mark1=ieee::std_logic_vector
opcode_i2c_read\type\Subtype\mark2=ieee::std_logic_vector
opcode_i2c_read\type\Subtype\constraint\0\Range\dir=false
opcode_i2c_read\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_i2c_read\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_i2c_read\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_i2c_read\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_i2c_read\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_i2c_read\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_i2c_read\init\Constant\value=0101
opcode_i2c_read\init\Constant\units=
opcode_i2c_read\init\Constant\typeClass=0
opcode_i2c_stop\category=106
opcode_i2c_stop\port=0
opcode_i2c_stop\alias=OPCODE_I2C_STOP
opcode_i2c_stop\type\Subtype\mark1=ieee::std_logic_vector
opcode_i2c_stop\type\Subtype\mark2=ieee::std_logic_vector
opcode_i2c_stop\type\Subtype\constraint\0\Range\dir=false
opcode_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_i2c_stop\init\Constant\value=1010
opcode_i2c_stop\init\Constant\units=
opcode_i2c_stop\init\Constant\typeClass=0
opcode_i2c_write\category=106
opcode_i2c_write\port=0
opcode_i2c_write\alias=OPCODE_I2C_WRITE
opcode_i2c_write\type\Subtype\mark1=ieee::std_logic_vector
opcode_i2c_write\type\Subtype\mark2=ieee::std_logic_vector
opcode_i2c_write\type\Subtype\constraint\0\Range\dir=false
opcode_i2c_write\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_i2c_write\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_i2c_write\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_i2c_write\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_i2c_write\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_i2c_write\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_i2c_write\init\Constant\value=1011
opcode_i2c_write\init\Constant\units=
opcode_i2c_write\init\Constant\typeClass=0
opcode_jump\category=106
opcode_jump\port=0
opcode_jump\alias=OPCODE_JUMP
opcode_jump\type\Subtype\mark1=ieee::std_logic_vector
opcode_jump\type\Subtype\mark2=ieee::std_logic_vector
opcode_jump\type\Subtype\constraint\0\Range\dir=false
opcode_jump\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_jump\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_jump\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_jump\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_jump\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_jump\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_jump\init\Constant\value=0000
opcode_jump\init\Constant\units=
opcode_jump\init\Constant\typeClass=0
opcode_nop\category=106
opcode_nop\port=0
opcode_nop\alias=OPCODE_NOP
opcode_nop\type\Subtype\mark1=ieee::std_logic_vector
opcode_nop\type\Subtype\mark2=ieee::std_logic_vector
opcode_nop\type\Subtype\constraint\0\Range\dir=false
opcode_nop\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_nop\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_nop\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_nop\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_nop\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_nop\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_nop\init\Constant\value=1001
opcode_nop\init\Constant\units=
opcode_nop\init\Constant\typeClass=0
opcode_set\category=106
opcode_set\port=0
opcode_set\alias=OPCODE_SET
opcode_set\type\Subtype\mark1=ieee::std_logic_vector
opcode_set\type\Subtype\mark2=ieee::std_logic_vector
opcode_set\type\Subtype\constraint\0\Range\dir=false
opcode_set\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_set\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_set\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_set\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_set\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_set\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_set\init\Constant\value=0011
opcode_set\init\Constant\units=
opcode_set\init\Constant\typeClass=0
opcode_skipack\category=106
opcode_skipack\port=0
opcode_skipack\alias=OPCODE_SKIPACK
opcode_skipack\type\Subtype\mark1=ieee::std_logic_vector
opcode_skipack\type\Subtype\mark2=ieee::std_logic_vector
opcode_skipack\type\Subtype\constraint\0\Range\dir=false
opcode_skipack\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_skipack\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_skipack\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_skipack\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_skipack\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_skipack\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_skipack\init\Constant\value=0111
opcode_skipack\init\Constant\units=
opcode_skipack\init\Constant\typeClass=0
opcode_skipclear\category=106
opcode_skipclear\port=0
opcode_skipclear\alias=OPCODE_SKIPCLEAR
opcode_skipclear\type\Subtype\mark1=ieee::std_logic_vector
opcode_skipclear\type\Subtype\mark2=ieee::std_logic_vector
opcode_skipclear\type\Subtype\constraint\0\Range\dir=false
opcode_skipclear\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_skipclear\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_skipclear\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_skipclear\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_skipclear\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_skipclear\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_skipclear\init\Constant\value=0010
opcode_skipclear\init\Constant\units=
opcode_skipclear\init\Constant\typeClass=0
opcode_skipnack\category=106
opcode_skipnack\port=0
opcode_skipnack\alias=OPCODE_SKIPNACK
opcode_skipnack\type\Subtype\mark1=ieee::std_logic_vector
opcode_skipnack\type\Subtype\mark2=ieee::std_logic_vector
opcode_skipnack\type\Subtype\constraint\0\Range\dir=false
opcode_skipnack\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_skipnack\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_skipnack\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_skipnack\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_skipnack\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_skipnack\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_skipnack\init\Constant\value=1000
opcode_skipnack\init\Constant\units=
opcode_skipnack\init\Constant\typeClass=0
opcode_skipset\category=106
opcode_skipset\port=0
opcode_skipset\alias=OPCODE_SKIPSET
opcode_skipset\type\Subtype\mark1=ieee::std_logic_vector
opcode_skipset\type\Subtype\mark2=ieee::std_logic_vector
opcode_skipset\type\Subtype\constraint\0\Range\dir=false
opcode_skipset\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_skipset\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_skipset\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_skipset\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_skipset\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_skipset\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_skipset\init\Constant\value=0001
opcode_skipset\init\Constant\units=
opcode_skipset\init\Constant\typeClass=0
opcode_unknown\category=106
opcode_unknown\port=0
opcode_unknown\alias=OPCODE_UNKNOWN
opcode_unknown\type\Subtype\mark1=ieee::std_logic_vector
opcode_unknown\type\Subtype\mark2=ieee::std_logic_vector
opcode_unknown\type\Subtype\constraint\0\Range\dir=false
opcode_unknown\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_unknown\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_unknown\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_unknown\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_unknown\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_unknown\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_unknown\init\Constant\value=1110
opcode_unknown\init\Constant\units=
opcode_unknown\init\Constant\typeClass=0
opcode_writehi\category=106
opcode_writehi\port=0
opcode_writehi\alias=OPCODE_WRITEHI
opcode_writehi\type\Subtype\mark1=ieee::std_logic_vector
opcode_writehi\type\Subtype\mark2=ieee::std_logic_vector
opcode_writehi\type\Subtype\constraint\0\Range\dir=false
opcode_writehi\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_writehi\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_writehi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_writehi\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_writehi\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_writehi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_writehi\init\Constant\value=1101
opcode_writehi\init\Constant\units=
opcode_writehi\init\Constant\typeClass=0
opcode_writelow\category=106
opcode_writelow\port=0
opcode_writelow\alias=OPCODE_WRITELOW
opcode_writelow\type\Subtype\mark1=ieee::std_logic_vector
opcode_writelow\type\Subtype\mark2=ieee::std_logic_vector
opcode_writelow\type\Subtype\constraint\0\Range\dir=false
opcode_writelow\type\Subtype\constraint\0\Range\left\Constant\value=3
opcode_writelow\type\Subtype\constraint\0\Range\left\Constant\units=
opcode_writelow\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
opcode_writelow\type\Subtype\constraint\0\Range\right\Constant\value=0
opcode_writelow\type\Subtype\constraint\0\Range\right\Constant\units=
opcode_writelow\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
opcode_writelow\init\Constant\value=1100
opcode_writelow\init\Constant\units=
opcode_writelow\init\Constant\typeClass=0
outputs\category=117
outputs\port=2
outputs\alias=outputs
outputs\type\Subtype\mark1=ieee::std_logic_vector
outputs\type\Subtype\mark2=ieee::std_logic_vector
outputs\type\Subtype\constraint\0\Range\dir=false
outputs\type\Subtype\constraint\0\Range\left\Constant\value=15
outputs\type\Subtype\constraint\0\Range\left\Constant\units=
outputs\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
outputs\type\Subtype\constraint\0\Range\right\Constant\value=0
outputs\type\Subtype\constraint\0\Range\right\Constant\units=
outputs\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pcnext\category=117
pcnext\port=0
pcnext\alias=pcnext
pcnext\type\Subtype\mark1=ieee::unsigned
pcnext\type\Subtype\mark2=ieee::unsigned
pcnext\type\Subtype\constraint\0\Range\dir=false
pcnext\type\Subtype\constraint\0\Range\left\Constant\value=9
pcnext\type\Subtype\constraint\0\Range\left\Constant\units=
pcnext\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pcnext\type\Subtype\constraint\0\Range\right\Constant\value=0
pcnext\type\Subtype\constraint\0\Range\right\Constant\units=
pcnext\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_addr\category=117
reg_addr\port=2
reg_addr\alias=reg_addr
reg_addr\type\Subtype\mark1=ieee::std_logic_vector
reg_addr\type\Subtype\mark2=ieee::std_logic_vector
reg_addr\type\Subtype\constraint\0\Range\dir=false
reg_addr\type\Subtype\constraint\0\Range\left\Constant\value=4
reg_addr\type\Subtype\constraint\0\Range\left\Constant\units=
reg_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_addr\type\Subtype\constraint\0\Range\right\Constant\units=
reg_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_data\category=117
reg_data\port=2
reg_data\alias=reg_data
reg_data\type\Subtype\mark1=ieee::std_logic_vector
reg_data\type\Subtype\mark2=ieee::std_logic_vector
reg_data\type\Subtype\constraint\0\Range\dir=false
reg_data\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_data\type\Subtype\constraint\0\Range\left\Constant\units=
reg_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_data\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_data\type\Subtype\constraint\0\Range\right\Constant\units=
reg_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_write\category=117
reg_write\port=2
reg_write\alias=reg_write
reg_write\type\Subtype\mark1=ieee::std_logic
reg_write\type\Subtype\mark2=ieee::std_logic
skip\category=117
skip\port=0
skip\alias=skip
skip\type\Subtype\mark1=ieee::std_logic
skip\type\Subtype\mark2=ieee::std_logic
skip\init\Constant\value=1
skip\init\Constant\units=
skip\init\Constant\typeClass=0
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=ieee::std_logic_vector
state\type\Subtype\mark2=ieee::std_logic_vector
state\type\Subtype\constraint\0\Range\dir=false
state\type\Subtype\constraint\0\Range\left\Constant\value=3
state\type\Subtype\constraint\0\Range\left\Constant\units=
state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state\type\Subtype\constraint\0\Range\right\Constant\value=0
state\type\Subtype\constraint\0\Range\right\Constant\units=
state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state\init\Signal\entry=i3c2::state_run
state_delay\category=106
state_delay\port=0
state_delay\alias=STATE_DELAY
state_delay\type\Subtype\mark1=ieee::std_logic_vector
state_delay\type\Subtype\mark2=ieee::std_logic_vector
state_delay\type\Subtype\constraint\0\Range\dir=false
state_delay\type\Subtype\constraint\0\Range\left\Constant\value=3
state_delay\type\Subtype\constraint\0\Range\left\Constant\units=
state_delay\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_delay\type\Subtype\constraint\0\Range\right\Constant\value=0
state_delay\type\Subtype\constraint\0\Range\right\Constant\units=
state_delay\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_delay\init\Constant\value=0001
state_delay\init\Constant\units=
state_delay\init\Constant\typeClass=0
state_i2c_bits\category=106
state_i2c_bits\port=0
state_i2c_bits\alias=STATE_I2C_BITS
state_i2c_bits\type\Subtype\mark1=ieee::std_logic_vector
state_i2c_bits\type\Subtype\mark2=ieee::std_logic_vector
state_i2c_bits\type\Subtype\constraint\0\Range\dir=false
state_i2c_bits\type\Subtype\constraint\0\Range\left\Constant\value=3
state_i2c_bits\type\Subtype\constraint\0\Range\left\Constant\units=
state_i2c_bits\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_i2c_bits\type\Subtype\constraint\0\Range\right\Constant\value=0
state_i2c_bits\type\Subtype\constraint\0\Range\right\Constant\units=
state_i2c_bits\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_i2c_bits\init\Constant\value=0011
state_i2c_bits\init\Constant\units=
state_i2c_bits\init\Constant\typeClass=0
state_i2c_start\category=106
state_i2c_start\port=0
state_i2c_start\alias=STATE_I2C_START
state_i2c_start\type\Subtype\mark1=ieee::std_logic_vector
state_i2c_start\type\Subtype\mark2=ieee::std_logic_vector
state_i2c_start\type\Subtype\constraint\0\Range\dir=false
state_i2c_start\type\Subtype\constraint\0\Range\left\Constant\value=3
state_i2c_start\type\Subtype\constraint\0\Range\left\Constant\units=
state_i2c_start\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_i2c_start\type\Subtype\constraint\0\Range\right\Constant\value=0
state_i2c_start\type\Subtype\constraint\0\Range\right\Constant\units=
state_i2c_start\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_i2c_start\init\Constant\value=0010
state_i2c_start\init\Constant\units=
state_i2c_start\init\Constant\typeClass=0
state_i2c_stop\category=106
state_i2c_stop\port=0
state_i2c_stop\alias=STATE_I2C_STOP
state_i2c_stop\type\Subtype\mark1=ieee::std_logic_vector
state_i2c_stop\type\Subtype\mark2=ieee::std_logic_vector
state_i2c_stop\type\Subtype\constraint\0\Range\dir=false
state_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\value=3
state_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\units=
state_i2c_stop\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\value=0
state_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\units=
state_i2c_stop\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_i2c_stop\init\Constant\value=0100
state_i2c_stop\init\Constant\units=
state_i2c_stop\init\Constant\typeClass=0
state_run\category=106
state_run\port=0
state_run\alias=STATE_RUN
state_run\type\Subtype\mark1=ieee::std_logic_vector
state_run\type\Subtype\mark2=ieee::std_logic_vector
state_run\type\Subtype\constraint\0\Range\dir=false
state_run\type\Subtype\constraint\0\Range\left\Constant\value=3
state_run\type\Subtype\constraint\0\Range\left\Constant\units=
state_run\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_run\type\Subtype\constraint\0\Range\right\Constant\value=0
state_run\type\Subtype\constraint\0\Range\right\Constant\units=
state_run\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_run\init\Constant\value=0000
state_run\init\Constant\units=
state_run\init\Constant\typeClass=0
%3ChasCode%3E=true
