// Seed: 844143626
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire _id_1;
  assign id_2 = id_1;
  reg id_3, id_4, id_5, id_6;
  wire id_7;
  always id_5 <= id_7;
  always begin : LABEL_0
    @(*);
  end
  localparam id_8 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_15 = 32'd39,
    parameter id_7  = 32'd51
) (
    id_1,
    id_2[id_7 : id_15],
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  output wire id_16;
  inout wire _id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  wire id_17;
endmodule
