module PWM11_tb();

reg clk,rst_n;
reg [10:0] duty;

wire PWM_sig;

PWM11 iDUT (.clk(clk),.rst_n(rst_n),.duty(duty),.PWM_sig(PWM_sig));

initial begin
  clk = 0;
  rst_n = 1;  
  duty = 11'h3FF;
  #204;
  rst_n = 0; 
  duty = 11'h555;
  #204;
  rst_n = 1;
  duty = 11'h7FF;
  #20480;
  duty = 11'h000;
  #20480;
  duty = 11'h123;
  #20480;
  duty = 11'h000;
  #20480;
  duty = 11'h900;
  #20480;
  duty = 11'h000;
  #20480;
  duty = 11'h7FF;
  #20480;
  duty = 11'h333;
  #20480;
  duty = 11'h7FF;
  #20480;
  duty = 11'h3FF;
  #20480;
  duty = 11'h3FF;



  $stop;
  end

always
  #5	
  #5 clk = ~clk;


endmodule
