###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:28:59 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.258
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.978 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.303 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.554 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    0.989 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.657 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.821 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.502 | 
     | tx_core/axi_master/link_addr_2_fifo/U197 | D v -> Y ^            | OAI22X1 | 0.242 | 0.325 |   3.805 |    2.827 | 
     | tx_core/axi_master/U12                   | C ^ -> Y v            | AOI22X1 | 0.302 | 0.168 |   3.973 |    2.995 | 
     | tx_core/axi_master/U10                   | A v -> Y ^            | NAND2X1 | 0.247 | 0.282 |   4.255 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [9] ^ |         | 0.247 | 0.003 |   4.258 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.236
= Slack Time                   -0.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.956 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.325 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.576 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.011 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.679 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.524 | 
     | tx_core/axi_master/link_addr_2_fifo/U226 | D v -> Y ^             | OAI22X1 | 0.223 | 0.313 |   3.793 |    2.837 | 
     | tx_core/axi_master/U99                   | C ^ -> Y v             | AOI22X1 | 0.274 | 0.142 |   3.935 |    2.979 | 
     | tx_core/axi_master/U97                   | A v -> Y ^             | NAND2X1 | 0.276 | 0.294 |   4.229 |    3.273 | 
     |                                          | \m_r_ach.ARADDR [11] ^ |         | 0.276 | 0.007 |   4.236 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.224
= Slack Time                   -0.944
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.944 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.337 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.589 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.023 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.691 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.855 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.536 | 
     | tx_core/axi_master/link_addr_2_fifo/U198 | D v -> Y ^            | OAI22X1 | 0.205 | 0.288 |   3.768 |    2.824 | 
     | tx_core/axi_master/U15                   | C ^ -> Y v            | AOI22X1 | 0.286 | 0.150 |   3.917 |    2.974 | 
     | tx_core/axi_master/U13                   | A v -> Y ^            | NAND2X1 | 0.280 | 0.303 |   4.220 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [8] ^ |         | 0.280 | 0.003 |   4.224 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.201
= Slack Time                   -0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.921 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.360 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.611 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.046 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.714 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.877 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.559 | 
     | tx_core/axi_master/link_addr_2_fifo/U199 | D v -> Y ^            | OAI22X1 | 0.209 | 0.290 |   3.770 |    2.849 | 
     | tx_core/axi_master/U18                   | C ^ -> Y v            | AOI22X1 | 0.254 | 0.126 |   3.895 |    2.974 | 
     | tx_core/axi_master/U16                   | A v -> Y ^            | NAND2X1 | 0.292 | 0.301 |   4.196 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [7] ^ |         | 0.292 | 0.005 |   4.201 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.199
= Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.919 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.362 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.613 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.048 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.716 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.879 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.561 | 
     | tx_core/axi_master/link_addr_2_fifo/U202 | D v -> Y ^            | OAI22X1 | 0.222 | 0.306 |   3.786 |    2.867 | 
     | tx_core/axi_master/U27                   | C ^ -> Y v            | AOI22X1 | 0.239 | 0.115 |   3.901 |    2.982 | 
     | tx_core/axi_master/U25                   | A v -> Y ^            | NAND2X1 | 0.288 | 0.292 |   4.193 |    3.274 | 
     |                                          | \m_r_ach.ARADDR [4] ^ |         | 0.288 | 0.006 |   4.199 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.197
= Slack Time                   -0.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.917 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.364 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.615 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.050 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.718 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.882 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.563 | 
     | tx_core/axi_master/link_addr_2_fifo/U217 | D v -> Y ^            | OAI22X1 | 0.214 | 0.300 |   3.780 |    2.863 | 
     | tx_core/axi_master/U72                   | C ^ -> Y v            | AOI22X1 | 0.223 | 0.101 |   3.881 |    2.965 | 
     | tx_core/axi_master/U70                   | A v -> Y ^            | NAND2X1 | 0.315 | 0.311 |   4.193 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [1] ^ |         | 0.315 | 0.004 |   4.197 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.176
= Slack Time                   -0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.896 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.385 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.637 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.071 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.739 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.903 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.584 | 
     | tx_core/axi_master/link_addr_2_fifo/U206 | D v -> Y ^            | OAI22X1 | 0.205 | 0.291 |   3.771 |    2.875 | 
     | tx_core/axi_master/U39                   | C ^ -> Y v            | AOI22X1 | 0.232 | 0.107 |   3.878 |    2.983 | 
     | tx_core/axi_master/U37                   | A v -> Y ^            | NAND2X1 | 0.287 | 0.289 |   4.167 |    3.271 | 
     |                                          | \m_r_ach.ARADDR [2] ^ |         | 0.287 | 0.009 |   4.176 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.174
= Slack Time                   -0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.894 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.387 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.638 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.073 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.741 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.904 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.586 | 
     | tx_core/axi_master/link_addr_2_fifo/U201 | D v -> Y ^            | OAI22X1 | 0.210 | 0.291 |   3.771 |    2.877 | 
     | tx_core/axi_master/U24                   | C ^ -> Y v            | AOI22X1 | 0.231 | 0.107 |   3.878 |    2.984 | 
     | tx_core/axi_master/U22                   | A v -> Y ^            | NAND2X1 | 0.288 | 0.289 |   4.168 |    3.273 | 
     |                                          | \m_r_ach.ARADDR [5] ^ |         | 0.288 | 0.007 |   4.174 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.174
= Slack Time                   -0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.894 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.387 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.638 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.073 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.741 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.904 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.586 | 
     | tx_core/axi_master/link_addr_2_fifo/U209 | D v -> Y ^             | OAI22X1 | 0.231 | 0.310 |   3.790 |    2.897 | 
     | tx_core/axi_master/U48                   | C ^ -> Y v             | AOI22X1 | 0.202 | 0.086 |   3.877 |    2.983 | 
     | tx_core/axi_master/U46                   | A v -> Y ^             | NAND2X1 | 0.299 | 0.292 |   4.169 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [27] ^ |         | 0.299 | 0.005 |   4.174 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.169
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.889 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.392 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.643 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.078 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.746 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.909 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.591 | 
     | tx_core/axi_master/link_addr_2_fifo/U227 | D v -> Y ^             | OAI22X1 | 0.206 | 0.287 |   3.767 |    2.877 | 
     | tx_core/axi_master/U102                  | C ^ -> Y v             | AOI22X1 | 0.243 | 0.116 |   3.883 |    2.993 | 
     | tx_core/axi_master/U100                  | A v -> Y ^             | NAND2X1 | 0.269 | 0.283 |   4.166 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [10] ^ |         | 0.269 | 0.004 |   4.169 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.166
= Slack Time                   -0.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.886 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.395 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.646 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.081 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.749 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.912 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.594 | 
     | tx_core/axi_master/link_addr_2_fifo/U203 | D v -> Y ^            | OAI22X1 | 0.207 | 0.293 |   3.773 |    2.887 | 
     | tx_core/axi_master/U30                   | C ^ -> Y v            | AOI22X1 | 0.236 | 0.110 |   3.883 |    2.997 | 
     | tx_core/axi_master/U28                   | A v -> Y ^            | NAND2X1 | 0.268 | 0.277 |   4.160 |    3.274 | 
     |                                          | \m_r_ach.ARADDR [3] ^ |         | 0.268 | 0.006 |   4.166 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.165
= Slack Time                   -0.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.885 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.396 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.648 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.082 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.750 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.914 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.595 | 
     | tx_core/axi_master/link_addr_2_fifo/U228 | D v -> Y ^            | OAI22X1 | 0.210 | 0.295 |   3.775 |    2.891 | 
     | tx_core/axi_master/U107                  | C ^ -> Y v            | AOI22X1 | 0.244 | 0.117 |   3.893 |    3.008 | 
     | tx_core/axi_master/U103                  | A v -> Y ^            | NAND2X1 | 0.250 | 0.269 |   4.161 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [0] ^ |         | 0.250 | 0.003 |   4.165 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.163
= Slack Time                   -0.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.883 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.398 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.650 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.084 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.753 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.916 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.597 | 
     | tx_core/axi_master/link_addr_2_fifo/U212 | D v -> Y ^             | OAI22X1 | 0.205 | 0.284 |   3.764 |    2.881 | 
     | tx_core/axi_master/U57                   | C ^ -> Y v             | AOI22X1 | 0.189 | 0.075 |   3.839 |    2.956 | 
     | tx_core/axi_master/U55                   | A v -> Y ^             | NAND2X1 | 0.345 | 0.316 |   4.155 |    3.272 | 
     |                                          | \m_r_ach.ARADDR [24] ^ |         | 0.345 | 0.008 |   4.163 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.160
= Slack Time                   -0.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.880 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.401 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.652 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.087 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.755 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.918 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.600 | 
     | tx_core/axi_master/link_addr_2_fifo/U225 | D v -> Y ^             | OAI22X1 | 0.206 | 0.283 |   3.763 |    2.882 | 
     | tx_core/axi_master/U96                   | C ^ -> Y v             | AOI22X1 | 0.279 | 0.145 |   3.907 |    3.027 | 
     | tx_core/axi_master/U94                   | A v -> Y ^             | NAND2X1 | 0.214 | 0.251 |   4.158 |    3.278 | 
     |                                          | \m_r_ach.ARADDR [12] ^ |         | 0.214 | 0.002 |   4.160 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.159
= Slack Time                   -0.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.879 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.402 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.653 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.088 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.756 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.919 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.601 | 
     | tx_core/axi_master/link_addr_2_fifo/U204 | D v -> Y ^             | OAI22X1 | 0.233 | 0.311 |   3.791 |    2.912 | 
     | tx_core/axi_master/U33                   | C ^ -> Y v             | AOI22X1 | 0.205 | 0.089 |   3.880 |    3.000 | 
     | tx_core/axi_master/U31                   | A v -> Y ^             | NAND2X1 | 0.276 | 0.272 |   4.152 |    3.272 | 
     |                                          | \m_r_ach.ARADDR [31] ^ |         | 0.276 | 0.008 |   4.159 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.154
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.874 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.407 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.658 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.093 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.761 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.925 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.606 | 
     | tx_core/axi_master/link_addr_2_fifo/U216 | D v -> Y ^             | OAI22X1 | 0.207 | 0.286 |   3.766 |    2.892 | 
     | tx_core/axi_master/U69                   | C ^ -> Y v             | AOI22X1 | 0.229 | 0.106 |   3.872 |    2.998 | 
     | tx_core/axi_master/U67                   | A v -> Y ^             | NAND2X1 | 0.268 | 0.278 |   4.150 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [20] ^ |         | 0.268 | 0.004 |   4.154 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.135
= Slack Time                   -0.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.855 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.426 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.678 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.112 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.781 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.944 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.625 | 
     | tx_core/axi_master/link_addr_2_fifo/U207 | D v -> Y ^             | OAI22X1 | 0.206 | 0.284 |   3.764 |    2.910 | 
     | tx_core/axi_master/U42                   | C ^ -> Y v             | AOI22X1 | 0.198 | 0.081 |   3.846 |    2.991 | 
     | tx_core/axi_master/U40                   | A v -> Y ^             | NAND2X1 | 0.290 | 0.279 |   4.125 |    3.270 | 
     |                                          | \m_r_ach.ARADDR [29] ^ |         | 0.290 | 0.010 |   4.135 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.131
= Slack Time                   -0.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.851 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.430 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.682 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.116 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.785 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.948 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.629 | 
     | tx_core/axi_master/link_addr_2_fifo/U210 | D v -> Y ^             | OAI22X1 | 0.205 | 0.261 |   3.741 |    2.890 | 
     | tx_core/axi_master/U51                   | C ^ -> Y v             | AOI22X1 | 0.213 | 0.093 |   3.834 |    2.984 | 
     | tx_core/axi_master/U49                   | A v -> Y ^             | NAND2X1 | 0.294 | 0.292 |   4.126 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [26] ^ |         | 0.294 | 0.005 |   4.131 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.126
= Slack Time                   -0.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.846 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.435 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.686 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.121 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.789 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.952 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.634 | 
     | tx_core/axi_master/link_addr_2_fifo/U224 | D v -> Y ^             | OAI22X1 | 0.205 | 0.282 |   3.762 |    2.916 | 
     | tx_core/axi_master/U93                   | C ^ -> Y v             | AOI22X1 | 0.250 | 0.122 |   3.884 |    3.038 | 
     | tx_core/axi_master/U91                   | A v -> Y ^             | NAND2X1 | 0.209 | 0.238 |   4.122 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [13] ^ |         | 0.209 | 0.004 |   4.126 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.122
= Slack Time                   -0.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.842 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.439 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.690 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.125 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.793 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.956 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.638 | 
     | tx_core/axi_master/link_addr_2_fifo/U208 | D v -> Y ^             | OAI22X1 | 0.211 | 0.290 |   3.770 |    2.928 | 
     | tx_core/axi_master/U45                   | C ^ -> Y v             | AOI22X1 | 0.213 | 0.093 |   3.863 |    3.021 | 
     | tx_core/axi_master/U43                   | A v -> Y ^             | NAND2X1 | 0.245 | 0.251 |   4.114 |    3.272 | 
     |                                          | \m_r_ach.ARADDR [28] ^ |         | 0.245 | 0.008 |   4.122 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.120
= Slack Time                   -0.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.840 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.441 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.692 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.127 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.795 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.958 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.640 | 
     | tx_core/axi_master/link_addr_2_fifo/U215 | D v -> Y ^             | OAI22X1 | 0.217 | 0.299 |   3.779 |    2.939 | 
     | tx_core/axi_master/U66                   | C ^ -> Y v             | AOI22X1 | 0.212 | 0.093 |   3.872 |    3.032 | 
     | tx_core/axi_master/U64                   | A v -> Y ^             | NAND2X1 | 0.231 | 0.244 |   4.117 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [21] ^ |         | 0.231 | 0.004 |   4.120 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.119
= Slack Time                   -0.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.839 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v            | INVX2   | 0.421 | 1.281 |   1.281 |    0.442 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v            | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.693 | 
     | tx_core/axi_master/U192                  | A v -> Y ^            | INVX2   | 0.649 | 0.435 |   1.967 |    1.128 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^            | BUFX4   | 1.038 | 0.668 |   2.635 |    1.796 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v            | INVX2   | 0.154 | 0.163 |   2.798 |    1.960 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v            | OR2X2   | 0.829 | 0.682 |   3.480 |    2.641 | 
     | tx_core/axi_master/link_addr_2_fifo/U200 | D v -> Y ^            | OAI22X1 | 0.206 | 0.283 |   3.763 |    2.924 | 
     | tx_core/axi_master/U21                   | C ^ -> Y v            | AOI22X1 | 0.232 | 0.107 |   3.870 |    3.032 | 
     | tx_core/axi_master/U19                   | A v -> Y ^            | NAND2X1 | 0.226 | 0.243 |   4.114 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [6] ^ |         | 0.226 | 0.005 |   4.119 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.113
= Slack Time                   -0.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.833 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.448 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.699 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.134 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.802 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.965 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.647 | 
     | tx_core/axi_master/link_addr_2_fifo/U213 | D v -> Y ^             | OAI22X1 | 0.211 | 0.291 |   3.771 |    2.938 | 
     | tx_core/axi_master/U60                   | C ^ -> Y v             | AOI22X1 | 0.199 | 0.083 |   3.854 |    3.021 | 
     | tx_core/axi_master/U58                   | A v -> Y ^             | NAND2X1 | 0.253 | 0.254 |   4.108 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [23] ^ |         | 0.253 | 0.005 |   4.113 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.106
= Slack Time                   -0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.826 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.455 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.707 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.141 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.809 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.973 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.654 | 
     | tx_core/axi_master/link_addr_2_fifo/U211 | D v -> Y ^             | OAI22X1 | 0.210 | 0.261 |   3.741 |    2.915 | 
     | tx_core/axi_master/U54                   | C ^ -> Y v             | AOI22X1 | 0.195 | 0.079 |   3.820 |    2.994 | 
     | tx_core/axi_master/U52                   | A v -> Y ^             | NAND2X1 | 0.288 | 0.278 |   4.098 |    3.272 | 
     |                                          | \m_r_ach.ARADDR [25] ^ |         | 0.288 | 0.008 |   4.106 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.098
= Slack Time                   -0.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.818 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.463 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.714 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.149 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.817 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.980 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.662 | 
     | tx_core/axi_master/link_addr_2_fifo/U205 | D v -> Y ^             | OAI22X1 | 0.208 | 0.287 |   3.767 |    2.949 | 
     | tx_core/axi_master/U36                   | C ^ -> Y v             | AOI22X1 | 0.199 | 0.082 |   3.850 |    3.032 | 
     | tx_core/axi_master/U34                   | A v -> Y ^             | NAND2X1 | 0.237 | 0.242 |   4.092 |    3.274 | 
     |                                          | \m_r_ach.ARADDR [30] ^ |         | 0.237 | 0.006 |   4.098 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.092
= Slack Time                   -0.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.812 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.469 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.720 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.155 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.823 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.986 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.668 | 
     | tx_core/axi_master/link_addr_2_fifo/U219 | D v -> Y ^             | OAI22X1 | 0.208 | 0.272 |   3.752 |    2.940 | 
     | tx_core/axi_master/U78                   | C ^ -> Y v             | AOI22X1 | 0.238 | 0.114 |   3.866 |    3.054 | 
     | tx_core/axi_master/U76                   | A v -> Y ^             | NAND2X1 | 0.195 | 0.223 |   4.089 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [18] ^ |         | 0.195 | 0.003 |   4.092 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.088
= Slack Time                   -0.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.808 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.473 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.725 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.159 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.828 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    1.991 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.672 | 
     | tx_core/axi_master/link_addr_2_fifo/U223 | D v -> Y ^             | OAI22X1 | 0.215 | 0.282 |   3.762 |    2.955 | 
     | tx_core/axi_master/U90                   | C ^ -> Y v             | AOI22X1 | 0.237 | 0.113 |   3.875 |    3.068 | 
     | tx_core/axi_master/U88                   | A v -> Y ^             | NAND2X1 | 0.180 | 0.209 |   4.084 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [14] ^ |         | 0.180 | 0.003 |   4.088 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.068
= Slack Time                   -0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.788 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.493 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.745 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.179 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.848 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    2.011 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.692 | 
     | tx_core/axi_master/link_addr_2_fifo/U214 | D v -> Y ^             | OAI22X1 | 0.217 | 0.243 |   3.723 |    2.935 | 
     | tx_core/axi_master/U63                   | C ^ -> Y v             | AOI22X1 | 0.189 | 0.076 |   3.799 |    3.012 | 
     | tx_core/axi_master/U61                   | A v -> Y ^             | NAND2X1 | 0.269 | 0.263 |   4.062 |    3.274 | 
     |                                          | \m_r_ach.ARADDR [22] ^ |         | 0.269 | 0.006 |   4.068 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.062
= Slack Time                   -0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.782 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.499 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.751 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.185 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.854 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    2.017 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.698 | 
     | tx_core/axi_master/link_addr_2_fifo/U220 | D v -> Y ^             | OAI22X1 | 0.208 | 0.257 |   3.737 |    2.956 | 
     | tx_core/axi_master/U81                   | C ^ -> Y v             | AOI22X1 | 0.204 | 0.088 |   3.825 |    3.043 | 
     | tx_core/axi_master/U79                   | A v -> Y ^             | NAND2X1 | 0.218 | 0.233 |   4.057 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [17] ^ |         | 0.218 | 0.004 |   4.062 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.060
= Slack Time                   -0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.780 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.501 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.752 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.187 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.855 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    2.018 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.700 | 
     | tx_core/axi_master/link_addr_2_fifo/U221 | D v -> Y ^             | OAI22X1 | 0.208 | 0.248 |   3.728 |    2.948 | 
     | tx_core/axi_master/U84                   | C ^ -> Y v             | AOI22X1 | 0.208 | 0.091 |   3.819 |    3.039 | 
     | tx_core/axi_master/U82                   | A v -> Y ^             | NAND2X1 | 0.222 | 0.237 |   4.056 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [16] ^ |         | 0.222 | 0.004 |   4.060 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.058
= Slack Time                   -0.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.778 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.503 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.754 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.189 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.857 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    2.020 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.702 | 
     | tx_core/axi_master/link_addr_2_fifo/U222 | D v -> Y ^             | OAI22X1 | 0.205 | 0.254 |   3.734 |    2.956 | 
     | tx_core/axi_master/U87                   | C ^ -> Y v             | AOI22X1 | 0.224 | 0.102 |   3.836 |    3.058 | 
     | tx_core/axi_master/U85                   | A v -> Y ^             | NAND2X1 | 0.194 | 0.218 |   4.054 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [15] ^ |         | 0.194 | 0.004 |   4.058 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.049
= Slack Time                   -0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.770 | 
     | tx_core/axi_master/U221                  | A ^ -> Y v             | INVX2   | 0.421 | 1.281 |   1.281 |    0.512 | 
     | tx_core/axi_master/FE_PHC2797_n198       | A v -> Y v             | CLKBUF1 | 0.049 | 0.251 |   1.532 |    0.763 | 
     | tx_core/axi_master/U192                  | A v -> Y ^             | INVX2   | 0.649 | 0.435 |   1.967 |    1.197 | 
     | tx_core/axi_master/FE_OFCC64_n140        | A ^ -> Y ^             | BUFX4   | 1.038 | 0.668 |   2.635 |    1.866 | 
     | tx_core/axi_master/link_addr_2_fifo/U13  | A ^ -> Y v             | INVX2   | 0.154 | 0.163 |   2.798 |    2.029 | 
     | tx_core/axi_master/link_addr_2_fifo/U10  | A v -> Y v             | OR2X2   | 0.829 | 0.682 |   3.480 |    2.711 | 
     | tx_core/axi_master/link_addr_2_fifo/U218 | D v -> Y ^             | OAI22X1 | 0.207 | 0.236 |   3.716 |    2.947 | 
     | tx_core/axi_master/U75                   | C ^ -> Y v             | AOI22X1 | 0.211 | 0.093 |   3.809 |    3.040 | 
     | tx_core/axi_master/U73                   | A v -> Y ^             | NAND2X1 | 0.222 | 0.235 |   4.044 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [19] ^ |         | 0.222 | 0.005 |   4.049 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.308
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.572 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.652 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.738 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.897 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.949 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.124 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.239 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.311 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.469 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.587 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.712 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.793 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.932 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.050 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.604 | 
     | tx_core/axi_master/U483                      | A v -> Y ^                     | OAI22X1 | 0.445 | 0.667 |   3.298 |    3.270 | 
     |                                              | \memif_pdfifo1.f0_wdata [36] ^ |         | 0.445 | 0.010 |   3.308 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.304
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.576 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.656 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.742 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.901 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.952 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.127 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.242 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.314 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.472 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.590 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.715 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.796 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.936 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.053 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.607 | 
     | tx_core/axi_master/U511                      | A v -> Y ^                     | OAI22X1 | 0.453 | 0.660 |   3.292 |    3.267 | 
     |                                              | \memif_pdfifo1.f0_wdata [50] ^ |         | 0.453 | 0.013 |   3.304 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.304
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.576 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.656 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.742 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.901 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.953 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.127 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.243 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.315 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.473 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.591 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.716 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.797 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.936 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.053 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.608 | 
     | tx_core/axi_master/U485                      | A v -> Y ^                     | OAI22X1 | 0.416 | 0.663 |   3.294 |    3.270 | 
     |                                              | \memif_pdfifo1.f0_wdata [37] ^ |         | 0.416 | 0.010 |   3.304 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.303
= Slack Time                   -0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.577 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.657 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.743 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.902 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.953 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.128 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.243 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.315 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.474 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.591 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.717 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.797 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.937 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.054 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.608 | 
     | tx_core/axi_master/U475                      | A v -> Y ^                     | OAI22X1 | 0.416 | 0.663 |   3.295 |    3.272 | 
     |                                              | \memif_pdfifo1.f0_wdata [32] ^ |         | 0.416 | 0.008 |   3.303 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [37] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.297
= Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.583 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.033 | 0.076 |   0.676 |    0.659 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.034 | 0.076 |   0.752 |    0.735 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.130 | 0.156 |   0.909 |    0.892 | 
     | tx_core/axi_master/U160                      | A ^ -> Y v                     | INVX8   | 0.052 | 0.041 |   0.950 |    0.933 | 
     | tx_core/axi_master/U157                      | B v -> Y v                     | AND2X2  | 0.131 | 0.190 |   1.140 |    1.123 | 
     | tx_core/axi_master/U256                      | A v -> Y ^                     | OAI21X1 | 0.117 | 0.127 |   1.267 |    1.250 | 
     | tx_core/axi_master/U257                      | A ^ -> Y v                     | INVX2   | 0.092 | 0.097 |   1.364 |    1.347 | 
     | tx_core/axi_master/U117                      | B v -> Y v                     | AND2X2  | 0.108 | 0.186 |   1.550 |    1.533 | 
     | tx_core/axi_master/FE_PHC412_n7              | A v -> Y v                     | CLKBUF3 | 0.050 | 0.306 |   1.855 |    1.838 | 
     | tx_core/axi_master/U115                      | B v -> Y ^                     | NAND2X1 | 0.137 | 0.119 |   1.974 |    1.957 | 
     | tx_core/axi_master/U238                      | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   2.049 |    2.032 | 
     | tx_core/axi_master/FE_OFCC99_n279            | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   2.629 |    2.612 | 
     | tx_core/axi_master/U355                      | A v -> Y ^                     | OAI22X1 | 0.466 | 0.657 |   3.286 |    3.269 | 
     |                                              | \memif_pdfifo2.f0_wdata [37] ^ |         | 0.466 | 0.011 |   3.297 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.286
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.594 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.675 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.761 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.920 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.971 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.146 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.261 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.333 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.491 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.609 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.734 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.815 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.955 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.072 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.626 | 
     | tx_core/axi_master/U481                      | A v -> Y ^                     | OAI22X1 | 0.433 | 0.643 |   3.275 |    3.269 | 
     |                                              | \memif_pdfifo1.f0_wdata [35] ^ |         | 0.433 | 0.011 |   3.286 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [43] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.283
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.597 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.677 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.763 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.922 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.973 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.148 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.263 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.336 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.494 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.611 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.737 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.818 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.957 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.074 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.628 | 
     | tx_core/axi_master/U497                      | A v -> Y ^                     | OAI22X1 | 0.396 | 0.644 |   3.275 |    3.272 | 
     |                                              | \memif_pdfifo1.f0_wdata [43] ^ |         | 0.396 | 0.008 |   3.283 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.283
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.597 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.678 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.763 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.922 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.974 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.264 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.336 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.494 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.612 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.737 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.818 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.958 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.075 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.629 | 
     | tx_core/axi_master/U491                      | A v -> Y ^                     | OAI22X1 | 0.432 | 0.641 |   3.273 |    3.270 | 
     |                                              | \memif_pdfifo1.f0_wdata [40] ^ |         | 0.432 | 0.010 |   3.283 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.282
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.598 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.678 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.764 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.923 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.974 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.264 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.336 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.495 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.612 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.738 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.818 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.958 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.075 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.629 | 
     | tx_core/axi_master/U529                      | A v -> Y ^                     | OAI22X1 | 0.395 | 0.642 |   3.274 |    3.271 | 
     |                                              | \memif_pdfifo1.f0_wdata [59] ^ |         | 0.395 | 0.009 |   3.282 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [47] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.282
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.598 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.033 | 0.076 |   0.676 |    0.674 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.034 | 0.076 |   0.752 |    0.751 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.130 | 0.156 |   0.909 |    0.907 | 
     | tx_core/axi_master/U160                      | A ^ -> Y v                     | INVX8   | 0.052 | 0.041 |   0.950 |    0.948 | 
     | tx_core/axi_master/U157                      | B v -> Y v                     | AND2X2  | 0.131 | 0.190 |   1.140 |    1.139 | 
     | tx_core/axi_master/U256                      | A v -> Y ^                     | OAI21X1 | 0.117 | 0.127 |   1.267 |    1.266 | 
     | tx_core/axi_master/U257                      | A ^ -> Y v                     | INVX2   | 0.092 | 0.097 |   1.364 |    1.362 | 
     | tx_core/axi_master/U117                      | B v -> Y v                     | AND2X2  | 0.108 | 0.186 |   1.550 |    1.548 | 
     | tx_core/axi_master/FE_PHC412_n7              | A v -> Y v                     | CLKBUF3 | 0.050 | 0.306 |   1.855 |    1.854 | 
     | tx_core/axi_master/U115                      | B v -> Y ^                     | NAND2X1 | 0.137 | 0.119 |   1.974 |    1.972 | 
     | tx_core/axi_master/U238                      | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   2.049 |    2.048 | 
     | tx_core/axi_master/FE_OFCC99_n279            | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   2.629 |    2.627 | 
     | tx_core/axi_master/U375                      | A v -> Y ^                     | OAI22X1 | 0.447 | 0.643 |   3.272 |    3.270 | 
     |                                              | \memif_pdfifo2.f0_wdata [47] ^ |         | 0.447 | 0.010 |   3.282 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [62] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.280
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.600 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.033 | 0.076 |   0.676 |    0.675 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.034 | 0.076 |   0.752 |    0.752 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.130 | 0.156 |   0.909 |    0.908 | 
     | tx_core/axi_master/U160                      | A ^ -> Y v                     | INVX8   | 0.052 | 0.041 |   0.950 |    0.949 | 
     | tx_core/axi_master/U157                      | B v -> Y v                     | AND2X2  | 0.131 | 0.190 |   1.140 |    1.140 | 
     | tx_core/axi_master/U256                      | A v -> Y ^                     | OAI21X1 | 0.117 | 0.127 |   1.267 |    1.267 | 
     | tx_core/axi_master/U257                      | A ^ -> Y v                     | INVX2   | 0.092 | 0.097 |   1.364 |    1.363 | 
     | tx_core/axi_master/U117                      | B v -> Y v                     | AND2X2  | 0.108 | 0.186 |   1.550 |    1.549 | 
     | tx_core/axi_master/FE_PHC412_n7              | A v -> Y v                     | CLKBUF3 | 0.050 | 0.306 |   1.855 |    1.855 | 
     | tx_core/axi_master/U115                      | B v -> Y ^                     | NAND2X1 | 0.137 | 0.119 |   1.974 |    1.973 | 
     | tx_core/axi_master/U238                      | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   2.049 |    2.049 | 
     | tx_core/axi_master/FE_OFCC99_n279            | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   2.629 |    2.628 | 
     | tx_core/axi_master/U405                      | A v -> Y ^                     | OAI22X1 | 0.450 | 0.644 |   3.273 |    3.272 | 
     |                                              | \memif_pdfifo2.f0_wdata [62] ^ |         | 0.450 | 0.008 |   3.280 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.278
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.602 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.682 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.768 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.927 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.978 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.153 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.268 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.341 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.499 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.616 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.742 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.823 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.962 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.079 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.633 | 
     | tx_core/axi_master/U525                      | A v -> Y ^                     | OAI22X1 | 0.432 | 0.637 |   3.269 |    3.270 | 
     |                                              | \memif_pdfifo1.f0_wdata [57] ^ |         | 0.432 | 0.010 |   3.278 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.278
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.602 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.683 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.768 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.927 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.979 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.154 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.269 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.341 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.499 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.617 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.742 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.823 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.963 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.080 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.634 | 
     | tx_core/axi_master/U509                      | A v -> Y ^                     | OAI22X1 | 0.412 | 0.638 |   3.270 |    3.272 | 
     |                                              | \memif_pdfifo1.f0_wdata [49] ^ |         | 0.412 | 0.008 |   3.278 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.272
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.608 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.688 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.774 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.933 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.984 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.159 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.274 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.347 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.505 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.622 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.748 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.829 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.968 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.085 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.639 | 
     | tx_core/axi_master/U535                      | A v -> Y ^                     | OAI22X1 | 0.406 | 0.632 |   3.264 |    3.271 | 
     |                                              | \memif_pdfifo1.f0_wdata [62] ^ |         | 0.406 | 0.009 |   3.272 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [39] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.271
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.609 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.689 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.775 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.934 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.986 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.161 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.276 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.348 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.506 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.624 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.749 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.830 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.969 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.087 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.641 | 
     | tx_core/axi_master/U489                      | A v -> Y ^                     | OAI22X1 | 0.380 | 0.631 |   3.263 |    3.272 | 
     |                                              | \memif_pdfifo1.f0_wdata [39] ^ |         | 0.380 | 0.008 |   3.271 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.270
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.610 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.033 | 0.076 |   0.676 |    0.685 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.034 | 0.076 |   0.752 |    0.762 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.130 | 0.156 |   0.909 |    0.918 | 
     | tx_core/axi_master/U160                      | A ^ -> Y v                     | INVX8   | 0.052 | 0.041 |   0.950 |    0.959 | 
     | tx_core/axi_master/U157                      | B v -> Y v                     | AND2X2  | 0.131 | 0.190 |   1.140 |    1.150 | 
     | tx_core/axi_master/U256                      | A v -> Y ^                     | OAI21X1 | 0.117 | 0.127 |   1.267 |    1.277 | 
     | tx_core/axi_master/U257                      | A ^ -> Y v                     | INVX2   | 0.092 | 0.097 |   1.364 |    1.373 | 
     | tx_core/axi_master/U117                      | B v -> Y v                     | AND2X2  | 0.108 | 0.186 |   1.550 |    1.559 | 
     | tx_core/axi_master/FE_PHC412_n7              | A v -> Y v                     | CLKBUF3 | 0.050 | 0.306 |   1.855 |    1.865 | 
     | tx_core/axi_master/U115                      | B v -> Y ^                     | NAND2X1 | 0.137 | 0.119 |   1.974 |    1.983 | 
     | tx_core/axi_master/U238                      | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   2.049 |    2.059 | 
     | tx_core/axi_master/FE_OFCC99_n279            | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   2.629 |    2.638 | 
     | tx_core/axi_master/U345                      | A v -> Y ^                     | OAI22X1 | 0.451 | 0.628 |   3.257 |    3.267 | 
     |                                              | \memif_pdfifo2.f0_wdata [32] ^ |         | 0.451 | 0.013 |   3.270 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [46] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.269
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.611 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.691 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.777 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.936 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.987 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.162 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.278 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.350 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.508 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.625 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.751 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.832 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.971 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.088 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.643 | 
     | tx_core/axi_master/U503                      | A v -> Y ^                     | OAI22X1 | 0.377 | 0.631 |   3.263 |    3.274 | 
     |                                              | \memif_pdfifo1.f0_wdata [46] ^ |         | 0.377 | 0.006 |   3.269 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  3.267
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.613 | 
     | tx_core/axi_master/FE_PHC2791_m_r_dch_RID_1_ | A v -> Y v                     | BUFX2   | 0.041 | 0.080 |   0.680 |    0.693 | 
     | tx_core/axi_master/FE_PHC643_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.040 | 0.086 |   0.766 |    0.779 | 
     | tx_core/axi_master/FE_PHC253_m_r_dch_RID_1_  | A v -> Y v                     | BUFX2   | 0.116 | 0.159 |   0.925 |    0.938 | 
     | tx_core/axi_master/U160                      | A v -> Y ^                     | INVX8   | 0.049 | 0.051 |   0.976 |    0.989 | 
     | tx_core/axi_master/U157                      | B ^ -> Y ^                     | AND2X2  | 0.150 | 0.175 |   1.151 |    1.164 | 
     | tx_core/axi_master/FE_PHC2785_n107           | A ^ -> Y ^                     | BUFX2   | 0.055 | 0.115 |   1.267 |    1.279 | 
     | tx_core/axi_master/U259                      | B ^ -> Y v                     | NAND2X1 | 0.085 | 0.072 |   1.339 |    1.351 | 
     | tx_core/axi_master/U261                      | C v -> Y ^                     | NAND3X1 | 0.190 | 0.158 |   1.497 |    1.509 | 
     | tx_core/axi_master/U154                      | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   1.615 |    1.627 | 
     | tx_core/axi_master/U262                      | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   1.740 |    1.752 | 
     | tx_core/axi_master/U236                      | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   1.821 |    1.833 | 
     | tx_core/axi_master/U408                      | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   1.960 |    1.973 | 
     | tx_core/axi_master/U132                      | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   2.077 |    2.090 | 
     | tx_core/axi_master/FE_OFCC81_n345            | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   2.632 |    2.644 | 
     | tx_core/axi_master/U515                      | A v -> Y ^                     | OAI22X1 | 0.414 | 0.626 |   3.258 |    3.270 | 
     |                                              | \memif_pdfifo1.f0_wdata [52] ^ |         | 0.414 | 0.010 |   3.267 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

