{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588202717869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202717877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:25:17 2020 " "Processing started: Wed Apr 29 18:25:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202717877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202717877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202717878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588202719641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588202719641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_drawroom.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_drawroom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawRoom " "Found entity 1: DrawRoom" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "E:/Quartus/Project/Final/Final/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteSheet " "Found entity 1: SpriteSheet" {  } { { "My_ram.sv" "" { Text "E:/Quartus/Project/Final/Final/My_ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "My_frame_buffer.sv" "" { Text "E:/Quartus/Project/Final/Final/My_frame_buffer.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_drawplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_drawplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawPlayer " "Found entity 1: DrawPlayer" {  } { { "My_DrawPlayer.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawPlayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_drawenemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_drawenemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawEnemy " "Found entity 1: DrawEnemy" {  } { { "My_DrawEnemy.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawEnemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_drawcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_drawcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawController " "Found entity 1: DrawController" {  } { { "My_DrawController.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/lab7_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc " "Found entity 1: lab7_soc" {  } { { "lab7_soc/synthesis/lab7_soc.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_irq_mapper " "Found entity 1: lab7_soc_irq_mapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0 " "Found entity 1: lab7_soc_mm_interconnect_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745426 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745466 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_003 " "Found entity 2: lab7_soc_mm_interconnect_0_router_003" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745469 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_002 " "Found entity 2: lab7_soc_mm_interconnect_0_router_002" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745473 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_001 " "Found entity 2: lab7_soc_mm_interconnect_0_router_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588202745476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745480 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router " "Found entity 2: lab7_soc_mm_interconnect_0_router" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sysid_qsys_0 " "Found entity 1: lab7_soc_sysid_qsys_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745535 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7_soc_sdram_pll_stdsync_sv6" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745535 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab7_soc_sdram_pll_altpll_lqa2" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745535 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_sdram_pll " "Found entity 4: lab7_soc_sdram_pll" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_input_efifo_module " "Found entity 1: lab7_soc_sdram_input_efifo_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745543 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram " "Found entity 2: lab7_soc_sdram" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_data " "Found entity 1: lab7_soc_otg_hpi_data" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_cs " "Found entity 1: lab7_soc_otg_hpi_cs" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_address " "Found entity 1: lab7_soc_otg_hpi_address" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_onchip_memory2_0 " "Found entity 1: lab7_soc_onchip_memory2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0 " "Found entity 1: lab7_soc_nios2_gen2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7_soc_nios2_gen2_0_cpu " "Found entity 21: lab7_soc_nios2_gen2_0_cpu" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_keycode " "Found entity 1: lab7_soc_keycode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_keycode.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745664 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7_soc_jtag_uart_0_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745664 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745664 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7_soc_jtag_uart_0_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745664 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_jtag_uart_0 " "Found entity 5: lab7_soc_jtag_uart_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_reset_s.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_reset_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_Reset_s " "Found entity 1: lab7_soc_Reset_s" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(21) " "Verilog HDL warning at hpi_io_intf.sv(21): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588202745670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(27) " "Verilog HDL warning at hpi_io_intf.sv(27): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588202745670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "E:/Quartus/Project/Final/Final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/Quartus/Project/Final/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588202745684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/Quartus/Project/Final/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 0 0 " "Found 0 design units, including 0 entities, in source file ball.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "E:/Quartus/Project/Final/Final/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Palette " "Found entity 1: Palette" {  } { { "My_Palette.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745711 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 My_Draw_FB.sv(85) " "Verilog HDL Expression warning at My_Draw_FB.sv(85): truncated literal to match 7 bits" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1588202745715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_draw_fb.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_draw_fb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Frame_Buffer " "Found entity 1: Draw_Frame_Buffer" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdp.sv 0 0 " "Found 0 design units, including 0 entities, in source file testdp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player_Controller " "Found entity 1: Player_Controller" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202745735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202745735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588202745776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588202745776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588202745776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588202745778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588202746182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start_s lab8.sv(50) " "Verilog HDL or VHDL warning at lab8.sv(50): object \"Start_s\" assigned a value but never read" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588202746183 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab8.sv(155) " "Verilog HDL Case Statement warning at lab8.sv(155): incomplete case statement has no default case item" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 155 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1588202746185 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc lab7_soc:nios_system " "Elaborating entity \"lab7_soc\" for hierarchy \"lab7_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_Reset_s lab7_soc:nios_system\|lab7_soc_Reset_s:reset_s " "Elaborating entity \"lab7_soc_Reset_s\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_Reset_s:reset_s\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "reset_s" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7_soc_jtag_uart_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "jtag_uart_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_w lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_w" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "wfifo" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202746935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202746935 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202746935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Quartus/Project/Final/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Quartus/Project/Final/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202747582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202747582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_r lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_r" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202747645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "lab7_soc_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202748350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202748454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202748454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202748454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202748454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202748454 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202748454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202749698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_keycode lab7_soc:nios_system\|lab7_soc_keycode:keycode " "Elaborating entity \"lab7_soc_keycode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_keycode:keycode\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "keycode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7_soc_nios2_gen2_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "nios2_gen2_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "cpu" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_test_bench lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_test_bench" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_a_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202750948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202750948 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202750948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202751053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202751053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_b_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202751498 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202751498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_break lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202751843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_im lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_ocimem lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202752815 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202752815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202752919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202752919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202752994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_tck lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753466 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202753466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_onchip_memory2_0 lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7_soc_onchip_memory2_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "onchip_memory2_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202753758 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202753758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqg1 " "Found entity 1: altsyncram_rqg1" {  } { { "db/altsyncram_rqg1.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_rqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202753866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202753866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqg1 lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated " "Elaborating entity \"altsyncram_rqg1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202753869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_address lab7_soc:nios_system\|lab7_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab7_soc_otg_hpi_address\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_address" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_cs lab7_soc:nios_system\|lab7_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab7_soc_otg_hpi_cs\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_cs" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_data lab7_soc:nios_system\|lab7_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab7_soc_otg_hpi_data\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_data" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram lab7_soc:nios_system\|lab7_soc_sdram:sdram " "Elaborating entity \"lab7_soc_sdram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram:sdram\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_input_efifo_module lab7_soc:nios_system\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module " "Elaborating entity \"lab7_soc_sdram_input_efifo_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "the_lab7_soc_sdram_input_efifo_module" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7_soc_sdram_pll\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram_pll" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_stdsync_sv6 lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "stdsync2" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_dffpipe_l2c lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "dffpipe3" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_altpll_lqa2 lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab7_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "sd1" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sysid_qsys_0 lab7_soc:nios_system\|lab7_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7_soc_sysid_qsys_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sysid_qsys_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "mm_interconnect_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202754969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202756987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7_soc_mm_interconnect_0_router\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_002" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_003 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_003\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_003" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_003_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202757994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202758978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "crosser" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_irq_mapper lab7_soc:nios_system\|lab7_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7_soc_irq_mapper\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_irq_mapper:irq_mapper\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "irq_mapper" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller_001" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller_002" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "E:/Quartus/Project/Final/Final/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "E:/Quartus/Project/Final/Final/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202759918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202759919 ""}  } { { "vga_clk.v" "" { Text "E:/Quartus/Project/Final/Final/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202759919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202760036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202760036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawController DrawController:ISDU " "Elaborating entity \"DrawController\" for hierarchy \"DrawController:ISDU\"" {  } { { "lab8.sv" "ISDU" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawRoom DrawRoom:DR " "Elaborating entity \"DrawRoom\" for hierarchy \"DrawRoom:DR\"" {  } { { "lab8.sv" "DR" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(152) " "Verilog HDL assignment warning at My_DrawRoom.sv(152): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760165 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(160) " "Verilog HDL assignment warning at My_DrawRoom.sv(160): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760166 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(167) " "Verilog HDL assignment warning at My_DrawRoom.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760166 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(175) " "Verilog HDL assignment warning at My_DrawRoom.sv(175): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760166 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(183) " "Verilog HDL assignment warning at My_DrawRoom.sv(183): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760167 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(184) " "Verilog HDL assignment warning at My_DrawRoom.sv(184): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760167 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(224) " "Verilog HDL assignment warning at My_DrawRoom.sv(224): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760168 "|lab8|DrawRoom:DR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_DrawRoom.sv(232) " "Verilog HDL assignment warning at My_DrawRoom.sv(232): truncated value with size 32 to match size of target (8)" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760168 "|lab8|DrawRoom:DR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player_Controller Player_Controller:PC " "Elaborating entity \"Player_Controller\" for hierarchy \"Player_Controller:PC\"" {  } { { "lab8.sv" "PC" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Player_Controller.sv(114) " "Verilog HDL assignment warning at Player_Controller.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760251 "|lab8|Player_Controller:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Player_Controller.sv(121) " "Verilog HDL assignment warning at Player_Controller.sv(121): truncated value with size 32 to match size of target (2)" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760252 "|lab8|Player_Controller:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Player_Controller.sv(129) " "Verilog HDL assignment warning at Player_Controller.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760252 "|lab8|Player_Controller:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Player_Controller.sv(137) " "Verilog HDL assignment warning at Player_Controller.sv(137): truncated value with size 32 to match size of target (2)" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760252 "|lab8|Player_Controller:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Player_Controller.sv(145) " "Verilog HDL assignment warning at Player_Controller.sv(145): truncated value with size 32 to match size of target (2)" {  } { { "Player_Controller.sv" "" { Text "E:/Quartus/Project/Final/Final/Player_Controller.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760253 "|lab8|Player_Controller:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawPlayer DrawPlayer:DP " "Elaborating entity \"DrawPlayer\" for hierarchy \"DrawPlayer:DP\"" {  } { { "lab8.sv" "DP" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760322 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "My_DrawPlayer.sv(30) " "Verilog HDL Case Statement warning at My_DrawPlayer.sv(30): incomplete case statement has no default case item" {  } { { "My_DrawPlayer.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawPlayer.sv" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1588202760323 "|lab8|DrawPlayer:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Frame_Buffer Draw_Frame_Buffer:DFB " "Elaborating entity \"Draw_Frame_Buffer\" for hierarchy \"Draw_Frame_Buffer:DFB\"" {  } { { "lab8.sv" "DFB" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(56) " "Verilog HDL assignment warning at My_Draw_FB.sv(56): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760359 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(106) " "Verilog HDL assignment warning at My_Draw_FB.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760360 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(111) " "Verilog HDL assignment warning at My_Draw_FB.sv(111): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760360 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(112) " "Verilog HDL assignment warning at My_Draw_FB.sv(112): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760360 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(122) " "Verilog HDL assignment warning at My_Draw_FB.sv(122): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760360 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(124) " "Verilog HDL assignment warning at My_Draw_FB.sv(124): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760361 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(128) " "Verilog HDL assignment warning at My_Draw_FB.sv(128): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760361 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(133) " "Verilog HDL assignment warning at My_Draw_FB.sv(133): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760361 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(135) " "Verilog HDL assignment warning at My_Draw_FB.sv(135): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760361 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(137) " "Verilog HDL assignment warning at My_Draw_FB.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(138) " "Verilog HDL assignment warning at My_Draw_FB.sv(138): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 My_Draw_FB.sv(139) " "Verilog HDL assignment warning at My_Draw_FB.sv(139): truncated value with size 32 to match size of target (7)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(148) " "Verilog HDL assignment warning at My_Draw_FB.sv(148): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(149) " "Verilog HDL assignment warning at My_Draw_FB.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(153) " "Verilog HDL assignment warning at My_Draw_FB.sv(153): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760362 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 My_Draw_FB.sv(154) " "Verilog HDL assignment warning at My_Draw_FB.sv(154): truncated value with size 32 to match size of target (8)" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760363 "|lab8|Draw_Frame_Buffer:DFB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteSheet Draw_Frame_Buffer:DFB\|SpriteSheet:ss " "Elaborating entity \"SpriteSheet\" for hierarchy \"Draw_Frame_Buffer:DFB\|SpriteSheet:ss\"" {  } { { "My_Draw_FB.sv" "ss" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202760452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(98) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(98): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760495 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(99) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(99): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(100) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(100): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(101) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(101): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(102) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(102): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(103) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(103): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(104) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(104): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(105) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(105): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(106) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(106): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(107) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(107): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(108) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(108): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(110) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(110): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(111) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(111): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(112) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(112): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760496 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(113) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(113): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(114) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(114): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(115) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(115): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(117) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(117): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(118) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(118): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(119) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(119): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(120) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(120): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(121) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(121): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(122) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(122): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(123) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(123): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(124) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(124): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(125) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(125): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760497 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(126) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(126): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760498 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(127) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(127): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760498 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(130) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(130): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(131) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(131): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(132) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(132): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(133) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(133): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(134) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(134): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(135) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(135): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(136) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(137) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(138) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(139) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(140) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(141) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(141): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(142) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(142): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760499 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(143) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(143): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(146) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(146): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(147) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(147): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(148) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(148): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(149) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(149): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(150) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(150): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(151) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(151): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760500 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(194) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(194): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760501 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(195) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(195): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760501 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(196) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(196): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760501 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(197) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(197): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760502 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(198) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(198): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760502 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(199) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(199): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760502 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(200) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(200): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760502 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(201) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(201): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760503 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(202) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(202): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760503 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(203) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(203): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760504 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(204) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(204): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760506 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(206) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(206): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760507 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(207) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760512 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(208) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(208): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760512 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(209) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(209): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760512 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(210) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(210): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(211) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(211): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(213) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(213): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(214) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(214): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(215) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(215): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(216) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(216): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(217) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(217): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(218) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(218): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760513 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(219) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(219): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(220) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(220): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(221) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(221): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(222) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(222): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(223) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(223): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(226) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(226): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(227) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(227): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(228) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(228): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(229) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(229): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(230) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(230): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(231) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(231): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(232) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(232): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(233) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(233): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760514 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(234) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(234): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(235) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(235): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(236) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(236): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(237) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(237): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(238) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(238): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(239) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(239): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(242) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(242): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(243) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(243): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(244) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(244): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(245) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(245): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(246) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(246): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(247) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(247): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760515 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(290) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(290): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(291) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(291): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(292) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(292): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(293) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(293): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(294) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(294): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(295) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(295): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(296) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(296): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(297) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(297): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760516 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(298) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(298): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(299) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(299): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(300) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(300): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(302) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(302): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(303) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(303): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(304) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(304): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(305) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(305): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(306) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(306): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(307) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(307): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760517 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(309) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(309): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760518 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(310) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(310): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760518 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(311) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(311): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760518 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(312) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(312): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760518 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(313) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(313): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760518 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(314) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(315) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(315): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(316) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(316): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(317) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(317): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(318) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(318): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(319) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(319): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(322) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(322): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(323) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(323): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(324) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(324): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(325) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(325): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760519 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(326) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(326): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(327) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(327): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(328) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(328): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(329) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(329): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(330) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(330): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(331) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(331): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(332) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(332): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(333) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(333): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(334) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(334): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(335) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(335): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(338) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(338): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(339) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(339): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(340) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(340): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760520 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(341) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(341): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(342) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(342): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(343) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(343): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(393) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(393): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(394) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(394): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(395) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(395): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(396) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(396): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(398) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(398): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(399) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(399): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760521 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(400) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(400): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(418) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(418): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(419) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(419): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(420) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(420): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(421) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(421): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(422) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(422): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760522 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(423) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(423): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(424) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(424): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(425) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(425): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(426) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(426): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(427) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(427): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(428) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(428): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760523 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(429) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(429): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(430) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(431) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(434) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(435) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(436) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760524 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(437) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(437): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(438) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(438): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(439) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(439): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(482) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(482): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(483) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(483): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(484) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(484): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760525 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(485) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(485): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(486) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(486): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(487) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(487): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(498) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(498): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(499) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(499): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(500) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(500): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760526 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(501) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(501): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(502) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(502): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(503) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(503): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(506) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(506): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(507) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(507): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(508) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(508): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760527 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(509) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(509): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(510) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(510): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(511) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(511): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(578) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(578): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(579) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(579): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(580) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(580): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(581) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(581): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(582) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(582): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760528 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(583) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(583): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(585) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(585): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(587) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(587): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(588) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(588): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(589) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(589): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(591) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(591): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(592) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(592): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(594) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(594): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(595) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(595): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(596) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(596): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760529 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(597) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(597): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(598) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(598): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(599) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(599): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(602) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(602): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(603) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(603): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(604) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(604): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(605) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(605): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760530 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(606) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(606): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(607) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(610) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(610): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(611) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(611): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(612) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(612): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(613) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(613): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(615) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(615): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(616) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(616): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(617) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(617): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(619) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(619): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(620) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(620): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760531 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(621) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(621): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(623) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(623): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(626) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(626): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(627) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(627): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(628) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(628): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(630) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(630): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760532 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(631) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(631): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760533 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(674) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(674): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760533 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(675) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(675): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760533 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(676) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(676): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760533 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(677) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(677): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760534 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(678) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(678): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760534 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(679) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(679): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760534 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(690) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(690): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760534 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(691) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(691): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760535 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(692) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760535 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(693) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760535 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(694) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760535 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(695) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(695): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760535 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(698) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(698): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760536 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(699) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(699): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760536 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(700) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(700): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760536 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(701) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(701): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760536 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(702) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(702): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760537 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(703) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(703): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760537 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(777) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(777): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760540 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(778) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(778): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760541 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(779) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(779): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760541 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(781) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(781): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760541 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(782) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(783) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(783): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(802) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(802): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(803) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(803): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(805) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(805): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(806) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(806): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(807) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(807): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(809) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(809): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760542 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(810) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(810): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(811) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(811): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(813) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(813): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(814) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(814): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(815) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(815): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(818) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(818): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(819) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(819): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760543 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(821) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(821): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(822) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(822): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(823) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(823): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(866) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(866): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(867) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(867): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(868) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(868): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760544 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(869) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(869): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(870) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(870): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(871) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(871): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(962) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(962): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(963) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(963): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(964) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(964): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(965) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(965): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(966) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(966): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(967) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(967): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(969) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(969): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760545 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(971) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(971): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(972) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(972): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(973) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(973): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(975) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(975): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(976) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(976): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(994) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(994): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(995) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(995): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(996) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(996): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(997) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(997): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(999) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(999): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1000) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1000): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1001) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1001): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760546 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1003) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1003): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1004) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1004): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1005) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1005): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1007) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1007): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1010) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1010): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1011) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1011): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1012) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1012): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1014) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1014): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760547 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1015) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1015): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1058) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1058): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1059) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1060) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1060): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1061) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1061): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1062) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1063) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1063): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760548 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1161) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1161): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1162) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1162): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1163) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1163): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1165) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1165): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1166) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1166): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1167) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1167): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1186) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1186): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1187) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1187): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760549 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1189) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1189): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1190) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1190): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1191) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1191): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1193) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1193): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1194) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1194): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1195) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1195): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1197) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1197): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1198) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1198): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1199) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1199): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1202) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1202): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1203) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1203): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760550 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1205) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1205): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1206) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1206): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1207) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1250) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1250): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1251) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1251): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1252) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1252): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1253) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1253): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1254) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1254): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1255) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1255): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760551 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1346) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1346): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760552 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1347) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1347): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760552 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1348) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1348): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760552 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1349) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1349): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760552 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1350) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1350): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760552 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1351) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1351): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1353) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1353): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1355) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1355): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1356) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1356): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1357) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1357): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1359) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1359): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1360) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1360): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1378) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1378): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760553 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1379) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1379): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1380) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1380): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1381) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1381): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1383) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1383): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1384) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1384): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1385) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1385): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1387) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1387): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1388) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1388): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760554 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1389) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1389): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760555 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1391) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1391): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760555 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1394) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1394): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760555 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1395) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1395): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760555 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1396) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1396): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760555 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1398) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1398): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760556 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1399) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1399): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760556 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1442) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1442): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760557 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1443) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1443): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760557 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1444) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1444): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760558 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1445) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1445): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760559 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1446) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1446): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760559 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1447) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1447): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760560 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1553) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1553): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760560 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1554) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1554): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760560 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1555) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1555): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760560 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1556) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1556): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1557) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1557): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1558) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1558): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1559) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1559): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1560) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1560): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1561) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1561): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1562) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1562): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1563) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1563): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760561 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1564) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1564): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1565) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1565): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1566) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1566): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1567) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1567): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1568) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1568): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1569) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1569): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1570) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1570): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760562 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1571) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1571): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1572) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1572): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1573) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1573): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1574) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1574): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1575) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1575): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1576) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1576): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1581) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1581): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1582) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1582): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1583) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1583): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760563 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1584) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1584): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1585) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1585): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1586) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1586): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1587) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1587): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1588) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1588): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1589) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1589): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1590) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1590): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1591) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1591): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1592) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1592): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760564 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1649) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1649): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760565 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1650) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1650): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760565 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1651) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1651): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760565 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1652) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1652): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760565 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1653) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1653): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760565 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1654) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1654): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1655) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1655): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1656) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1656): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1657) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1657): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1658) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1658): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1659) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1659): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760566 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1660) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1660): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760567 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1661) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1661): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760567 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1662) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1662): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760567 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1663) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1663): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760567 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1664) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1664): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760569 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1665) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1665): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760570 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1666) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1666): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760572 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1667) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1667): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1668) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1668): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1669) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1669): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1670) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1670): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1671) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1671): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1672) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1672): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760573 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1676) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1676): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1677) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1677): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1678) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1678): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1679) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1679): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1680) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1680): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1681) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1681): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1682) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1682): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760574 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1683) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1683): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1684) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1684): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1685) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1685): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1686) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1686): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1687) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1687): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1688) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1688): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760575 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1745) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1745): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1746) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1746): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1747) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1747): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1748) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1748): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1749) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1749): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1750) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1750): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760576 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1751) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1751): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1752) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1752): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1753) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1753): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1754) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1754): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1755) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1755): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1756) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1756): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1757) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1757): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760577 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1758) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1758): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1759) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1759): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1760) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1760): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1761) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1761): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1762) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1762): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1763) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1763): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1764) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1764): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1765) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1765): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1766) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1766): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760578 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1767) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1767): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1768) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1768): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1772) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1772): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1773) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1773): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1774) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1774): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1775) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1775): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1776) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1776): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1777) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1777): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760579 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1778) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1778): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1779) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1779): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1780) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1780): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1781) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1781): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1782) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1783) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1783): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1841) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1841): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760580 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1842) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1842): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760581 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1843) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1843): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760581 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1844) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1844): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760581 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1845) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1845): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760581 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1846) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1846): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760581 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1847) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1847): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760582 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1848) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1848): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760583 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1849) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1849): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760583 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1850) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1850): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760583 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1851) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1851): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760583 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1852) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1852): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760583 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1853) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1853): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1854) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1854): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1855) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1855): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1856) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1856): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1857) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1857): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1858) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1858): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760584 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1859) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1859): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1860) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1860): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1861) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1861): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1862) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1862): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1863) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1863): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1864) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1864): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1866) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1866): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760585 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1867) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1867): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1868) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1868): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1869) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1869): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1870) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1870): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1871) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1871): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1872) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1872): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1873) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1873): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1874) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1874): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1875) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1875): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760586 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1876) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1876): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760587 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1877) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1877): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760587 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1878) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1878): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760587 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1937) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1937): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760587 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1938) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760588 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1939) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1939): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760588 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1940) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1940): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760589 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1941) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1941): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760589 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1942) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1942): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760589 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1943) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1943): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1944) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1944): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1945) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1945): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1946) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1946): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1947) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1947): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1948) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1948): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1949) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1949): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1950) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1950): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1951) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1951): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1952) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1952): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1953) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1953): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760590 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1954) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1954): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1955) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1955): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1956) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1956): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1957) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1957): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1958) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1958): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1959) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1959): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1960) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1960): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1962) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1962): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1963) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1963): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1964) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1964): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1965) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1965): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1966) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1966): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1967) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1967): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1968) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1968): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760591 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1969) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1969): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1970) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1970): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1971) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1971): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1972) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1972): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1973) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1973): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(1974) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(1974): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2033) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2033): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2034) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2034): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2035) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2035): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2036) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2036): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2037) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2037): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2038) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2038): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2039) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2039): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760592 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2040) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2040): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2041) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2041): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2042) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2042): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2043) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2043): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2044) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2044): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2045) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2045): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2046) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2046): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2047) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2047): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2048) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2048): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2049) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2049): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2050) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2050): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2051) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2051): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2052) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2052): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760593 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2053) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2053): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2054) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2054): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2055) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2055): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2056) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2056): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2057) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2057): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2058) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2058): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2059) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2059): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760594 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2060) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2060): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2061) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2061): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2062) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2062): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2063) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2063): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2064) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2064): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2065) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2065): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2066) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2066): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2067) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2067): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760595 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2068) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2068): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2069) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2069): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2070) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2070): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2129) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2129): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2130) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2130): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2131) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2131): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2132) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2132): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2133) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2133): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760596 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2134) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2134): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2135) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2135): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2136) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2136): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2137) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2137): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2138) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2138): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2139) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2139): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2140) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2140): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2141) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2141): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760597 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2142) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2142): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2143) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2143): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2144) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2144): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2145) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2145): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2146) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2146): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2147) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2147): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2148) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2148): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2149) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2149): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760598 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2150) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2150): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2151) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2151): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2152) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2152): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2153) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2153): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2154) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2154): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2155) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2155): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2156) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2156): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760599 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2157) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2157): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760600 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2158) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2158): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760600 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2159) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2159): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760600 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2160) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2160): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760600 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2161) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2161): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760601 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2162) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2162): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760601 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2163) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2163): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760601 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2164) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2164): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760601 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2165) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2165): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760602 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2225) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2225): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760602 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2226) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2226): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760602 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2227) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2227): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2228) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2228): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2229) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2229): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2230) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2230): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2231) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2231): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2232) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2232): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2233) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2233): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760603 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2234) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2234): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2235) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2235): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2236) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2236): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2237) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2237): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2238) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2238): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2239) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2239): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760604 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2240) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2240): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760605 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2241) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2241): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760605 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2242) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2242): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760605 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2243) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2243): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760605 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2244) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2244): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760605 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2245) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2245): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760606 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2246) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2246): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760606 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2247) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2247): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760606 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2248) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2248): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760606 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2249) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2249): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760606 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2250) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2250): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2251) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2251): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2252) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2252): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2253) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2253): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2254) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2254): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2255) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2255): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760607 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2256) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2256): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760608 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2257) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2257): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760608 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2258) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2258): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760608 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2259) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2259): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760608 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2329) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2329): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760608 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2330) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2330): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760609 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2331) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2331): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760609 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2332) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2332): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760610 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2333) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2333): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760610 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2334) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2334): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2335) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2335): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2336) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2336): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2337) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2337): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2338) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2338): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2339) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2339): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2340) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2340): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2341) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2341): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2342) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2342): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2343) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2343): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760611 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2344) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2344): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2345) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2345): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2346) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2346): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2347) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2347): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2348) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2348): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2349) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2349): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2350) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2350): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2351) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2351): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2352) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2352): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2353) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2353): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2354) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2354): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760612 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2355) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2355): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2356) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2356): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2357) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2357): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2358) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2358): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2401) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2401): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2402) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2402): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2403) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2403): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760613 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2405) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2405): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2406) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2406): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2407) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2407): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2408) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2408): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2409) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2409): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2410) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2410): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760614 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2411) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2411): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2412) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2412): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2413) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2413): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2414) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2414): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2415) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2415): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2416) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2416): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2417) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2417): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2418) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2418): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2419) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2419): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760615 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2420) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2420): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760616 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2422) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2422): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760616 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2423) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2423): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760617 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2424) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2424): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760617 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2425) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2425): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760618 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2426) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2426): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760618 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2427) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2427): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760618 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2428) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2428): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760619 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2429) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2429): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760619 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2430) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2430): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760619 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2431) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2431): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760619 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2432) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2432): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760620 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2433) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2433): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760624 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2434) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2434): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760625 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2435) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2435): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760626 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2436) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2436): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760627 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2437) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2437): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760628 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2438) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2438): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760628 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2439) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2439): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2440) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2440): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2441) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2441): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2442) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2442): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2443) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2443): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2444) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2444): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760629 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2445) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2445): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2446) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2446): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2447) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2447): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2448) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2448): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2449) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2449): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2450) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2450): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2451) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2451): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760630 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2452) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2452): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760631 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2453) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2453): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760631 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2454) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2454): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760631 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2455) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2455): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760631 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2497) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2497): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760631 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2498) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2498): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760633 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2499) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2499): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760633 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2501) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2501): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760634 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2502) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2502): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760634 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2503) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2503): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760634 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2504) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2504): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760634 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2505) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2505): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760634 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2506) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2506): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760635 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2507) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2507): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760635 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2508) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2508): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760635 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2509) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2509): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760635 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2510) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2510): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760636 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2511) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2511): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760637 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2512) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2512): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760638 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2513) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2513): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760639 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2514) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2514): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760640 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2515) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2515): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760640 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2516) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2516): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760641 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2518) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2518): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760641 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2519) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2519): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760641 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2520) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2520): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760642 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2521) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2521): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760642 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2522) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2522): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760643 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2523) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2523): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760643 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2524) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2524): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2525) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2525): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2526) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2526): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2527) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2527): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2528) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2528): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2529) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2529): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760644 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2530) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2530): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760645 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2531) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2531): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760645 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2533) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2533): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760645 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2534) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2534): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760645 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2535) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2535): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760646 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2536) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2536): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760646 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2537) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2537): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2538) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2538): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2539) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2539): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2540) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2540): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2541) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2541): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2542) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2542): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2543) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2543): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760647 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2544) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2544): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2545) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2545): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2546) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2546): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2547) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2547): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2548) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2548): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2549) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2549): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760648 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2550) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2550): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760649 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2551) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2551): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760649 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2552) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2552): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760652 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2593) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2593): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760653 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2594) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2594): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760653 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2595) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2595): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760654 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2597) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2597): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760654 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2598) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2598): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760654 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2599) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2599): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760655 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2600) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2600): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760655 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2601) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2601): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760655 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2602) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2602): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760656 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2603) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2603): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760656 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2604) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2604): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760656 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2605) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2605): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760656 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2606) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2606): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760657 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2607) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760657 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2608) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2608): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760657 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2609) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2609): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760657 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2610) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2610): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2611) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2611): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2612) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2612): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2614) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2614): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2615) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2615): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2616) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2616): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760658 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2617) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2617): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760659 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2618) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2618): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760659 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2619) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2619): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760659 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2620) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2620): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760660 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2621) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2621): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760660 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2622) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2622): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760660 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2623) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2623): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760660 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2624) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2624): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760660 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2625) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2625): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2626) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2626): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2631) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2631): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2632) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2632): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2633) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2633): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2634) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2634): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760661 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2635) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2635): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760662 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2636) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2636): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760662 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2637) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2637): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760662 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2638) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2638): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760663 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2639) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2639): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760663 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2640) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2640): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760663 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2641) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2641): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760663 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2642) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2642): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760663 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2643) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2643): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2644) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2644): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2645) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2645): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2646) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2646): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2647) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2647): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2648) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2648): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2689) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2689): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760664 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2690) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2690): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2691) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2691): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2693) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2693): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2694) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2694): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2695) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2695): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2696) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2696): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2697) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2697): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760665 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2698) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2698): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2699) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2699): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2700) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2700): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2701) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2701): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2702) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2702): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2703) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2703): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2704) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2704): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2705) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2705): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2706) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2706): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2707) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2707): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2708) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2708): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760666 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2710) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2710): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2711) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2711): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2712) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2712): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2713) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2713): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2714) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2714): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2715) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2715): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2716) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2716): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2717) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2717): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2718) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2718): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2719) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2719): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760667 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2720) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2720): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2721) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2721): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2722) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2722): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2723) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2723): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2726) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2726): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2727) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2727): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2728) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2728): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2729) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2729): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2730) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2730): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2731) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2731): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760668 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2732) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2732): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2733) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2733): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2734) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2734): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2735) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2735): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2736) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2736): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2737) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2737): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2738) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2738): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2739) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2739): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2740) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2740): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2741) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2741): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2742) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2742): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2743) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2743): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2744) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2744): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760669 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2789) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2789): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2790) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2790): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2791) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2791): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2792) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2792): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2793) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2793): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2794) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2794): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2795) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2795): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2796) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2796): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2797) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2797): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2798) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2798): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2799) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2799): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2800) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2800): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2801) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2801): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2802) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2802): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760670 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2803) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2803): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2804) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2804): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2809) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2809): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2810) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2810): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2811) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2811): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2812) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2812): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2813) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2813): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2814) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2814): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2815) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2815): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760671 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2816) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2816): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2817) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2817): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2818) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2818): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2819) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2819): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2820) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2820): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2822) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2822): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2823) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2823): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2824) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2824): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2825) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2825): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2826) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2826): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2827) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2827): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2828) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2828): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2829) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2829): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2830) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2830): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760672 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2831) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2831): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2832) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2832): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2833) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2833): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2834) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2834): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2835) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2835): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2836) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2836): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2837) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2837): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2838) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2838): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2839) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2839): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2840) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2840): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2881) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2881): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2883) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2883): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2885) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2885): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2886) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2886): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760673 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2887) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2887): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2888) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2888): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2889) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2889): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2890) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2890): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2891) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2891): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2892) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2892): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2893) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2893): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2894) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2894): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2895) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2895): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2896) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2896): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2897) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2897): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2898) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2898): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2899) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2899): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2900) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2900): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2902) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2902): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760674 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2903) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2903): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2905) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2905): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2906) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2906): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2907) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2907): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2908) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2908): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2909) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2909): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2910) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2910): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2911) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2911): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2912) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2912): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2913) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2913): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2914) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2914): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2915) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2915): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2916) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2916): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2917) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2917): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760675 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2918) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2918): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2919) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2919): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2920) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2920): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2921) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2921): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2922) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2922): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2923) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2923): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2924) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2924): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2925) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2925): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2926) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2926): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2927) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2927): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2928) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2928): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2929) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2929): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2930) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2930): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760676 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2931) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2931): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2932) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2932): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2933) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2933): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2934) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2934): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2935) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2935): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(2936) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(2936): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3001) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3001): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3002) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3002): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3003) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3003): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760677 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3004) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3004): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3005) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3005): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3006) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3006): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3007) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3007): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3008) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3008): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3009) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3009): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3010) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3010): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3011) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3011): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3012) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3012): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3013) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3013): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3014) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3014): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3015) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3015): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3016) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3016): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760678 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3017) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3017): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3018) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3018): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3019) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3019): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3020) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3020): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3021) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3021): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3022) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3022): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3023) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3023): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3024) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3024): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3025) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3025): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3026) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3026): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3027) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3027): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3028) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3028): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3029) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3029): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3030) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3030): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3031) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3031): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760679 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3032) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3032): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3073) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3073): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3074) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3074): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3075) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3075): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3077) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3077): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3078) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3078): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3079) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3079): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3081) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3081): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3082) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3082): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3083) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3083): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3084) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3084): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3085) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3085): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3086) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3086): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3087) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3087): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760680 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3088) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3088): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3090) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3090): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3091) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3091): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3092) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3092): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3094) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3094): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3095) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3095): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3097) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3097): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3098) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3098): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760681 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3099) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3099): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760682 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3100) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3100): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760684 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3101) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3101): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760684 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3102) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3102): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760685 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3103) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3103): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760685 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3104) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3104): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760685 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3105) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3105): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760685 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3106) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3106): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760685 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3107) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3107): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3108) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3108): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3109) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3109): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3110) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3110): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3111) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3111): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3112) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3112): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760686 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3113) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3113): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3114) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3114): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3115) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3115): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3116) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3116): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3117) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3117): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3118) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3118): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760687 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3119) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3119): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760688 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3120) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3120): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760688 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3125) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3125): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760689 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3126) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3126): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760689 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3127) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3127): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760689 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3128) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3128): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760690 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3173) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3173): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760690 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3174) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3174): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760691 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3175) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3175): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760691 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3186) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3186): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760692 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3187) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3187): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760693 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3188) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3188): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760697 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3193) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3193): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760700 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3194) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3194): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760702 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3195) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3195): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760702 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3196) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3196): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760703 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3197) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3197): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760703 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3198) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3198): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760703 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3199) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3199): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760703 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3200) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3200): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760703 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3201) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3201): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3202) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3202): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3203) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3203): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3204) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3204): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3205) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3205): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3206) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3206): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760704 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3207) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3208) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3208): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3209) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3209): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3210) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3210): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3211) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3211): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3212) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3212): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3213) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3213): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760705 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3214) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3214): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3215) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3215): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3216) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3216): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3221) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3221): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3222) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3222): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3223) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3223): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3224) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3224): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760706 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3265) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3265): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3267) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3267): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3269) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3269): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3270) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3270): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3271) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3271): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3273) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3273): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3274) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3274): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3282) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3282): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3283) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3283): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760707 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3284) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3284): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3286) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3286): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3288) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3288): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3289) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3289): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3290) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3290): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3291) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3291): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3292) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3292): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760708 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3293) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3293): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3294) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3294): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3295) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3295): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3296) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3296): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3297) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3297): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3298) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3298): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760709 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3299) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3299): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3300) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3300): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3301) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3301): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3302) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3302): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3303) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3303): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3304) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3304): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760710 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3305) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3305): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3306) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3306): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3307) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3307): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3308) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3308): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3309) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3309): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3310) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3310): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3311) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3311): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760711 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3312) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3312): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3317) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3317): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3318) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3318): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3319) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3319): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3320) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3320): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3365) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3365): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3366) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3366): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3367) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3367): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760712 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3375) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3375): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3378) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3378): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3379) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3379): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3380) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3380): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3385) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3385): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3386) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3386): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3387) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3387): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3388) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3388): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3389) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3389): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3390) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3390): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3391) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3391): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760713 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3392) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3392): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3393) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3393): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3394) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3394): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3395) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3395): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3396) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3396): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3397) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3397): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3398) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3398): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3399) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3399): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3400) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3400): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760714 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3401) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3401): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3402) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3402): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3403) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3403): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3404) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3404): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3405) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3405): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3406) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3406): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3407) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3407): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3408) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3408): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760715 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3413) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3413): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3414) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3414): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3415) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3415): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3416) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3416): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3457) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3457): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3458) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3458): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760716 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3459) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3459): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3461) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3461): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3462) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3462): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3463) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3463): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3470) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3470): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3472) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3472): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3474) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3474): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760717 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3475) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3475): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760718 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3476) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3476): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760718 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3478) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3478): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760718 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3479) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3479): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760719 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3481) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3481): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760719 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3482) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3482): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760720 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3483) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3483): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760720 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3484) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3484): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760720 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3485) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3485): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760720 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3486) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3486): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760720 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3487) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3487): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760721 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3488) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3488): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760721 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3490) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3490): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760721 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3491) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3491): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760721 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3492) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3492): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760721 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3493) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3493): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3494) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3494): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3495) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3495): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3496) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3496): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3497) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3497): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3498) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3498): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3499) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3499): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760722 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3500) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3500): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3501) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3501): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3502) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3502): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3503) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3503): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3504) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3504): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3505) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3505): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3506) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3506): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760723 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3507) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3507): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760724 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3508) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3508): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760724 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3509) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3509): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760724 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3510) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3510): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760724 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3511) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3511): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760724 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3512) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3512): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760725 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3557) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3557): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760725 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3558) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3558): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760725 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3559) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3559): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760726 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3561) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3561): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760726 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3562) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3562): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760726 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3567) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3567): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760727 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3570) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3570): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760727 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3571) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3571): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760727 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3572) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3572): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760727 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3577) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3577): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3578) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3578): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3579) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3579): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3580) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3580): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3581) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3581): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3582) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3582): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3583) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3583): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3584) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3584): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3587) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3587): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3588) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3588): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3589) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3589): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760728 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3590) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3590): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3591) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3591): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3592) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3592): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3593) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3593): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3594) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3594): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3595) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3595): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3596) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3596): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3597) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3597): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3598) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3598): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760729 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3599) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3599): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3600) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3600): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3601) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3601): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3602) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3602): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3603) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3603): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3604) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3604): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760730 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3605) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3605): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760731 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3606) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3606): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760731 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3607) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760731 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3608) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3608): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760731 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3649) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3649): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760732 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3651) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3651): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760732 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3653) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3653): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760732 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3654) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3654): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760732 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3655) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3655): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760733 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3666) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3666): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760733 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3667) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3667): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760733 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3668) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3668): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760733 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3670) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3670): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760734 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3672) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3672): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760734 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3673) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3673): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760734 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3674) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3674): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760734 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3675) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3675): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760734 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3676) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3676): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3677) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3677): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3678) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3678): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3679) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3679): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3680) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3680): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3684) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3684): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760735 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3685) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3685): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3686) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3686): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3687) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3687): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3688) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3688): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3689) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3689): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3690) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3690): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760736 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3691) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3691): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760737 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3692) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3692): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760737 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3693) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3693): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760737 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3694) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3694): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760737 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3695) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3695): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760738 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3696) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3696): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760738 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3697) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3697): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760738 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3698) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3698): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760738 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3699) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3699): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760739 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3700) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3700): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760739 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3701) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3701): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760739 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3702) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3702): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760740 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3703) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3703): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760742 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3704) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3704): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760743 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3753) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3753): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760744 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3754) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3754): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760744 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3755) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3755): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760745 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3756) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3756): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760745 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3757) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3757): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760745 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3758) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3758): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760745 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3759) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3759): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760745 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3760) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3760): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3769) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3769): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3770) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3770): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3771) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3771): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3772) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3772): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3773) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3773): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3774) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3774): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760746 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3775) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3775): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3776) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3776): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3780) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3780): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3781) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3781): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3782) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3783) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3783): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3784) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3784): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3785) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3785): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760747 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3786) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3786): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3787) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3787): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3788) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3788): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3789) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3789): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3790) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3790): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3791) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3791): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760748 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3792) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3792): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760749 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3793) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3793): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760749 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3794) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3794): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760749 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3795) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3795): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760749 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3796) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3796): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760749 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3797) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3797): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760750 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3798) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3798): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760750 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3799) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3799): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760750 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(3800) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(3800): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 3800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760750 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7015) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7015): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760756 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7063) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7063): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760756 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7064) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7064): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760757 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7111) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7111): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760758 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7159) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7159): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760759 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7160) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7160): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760759 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7207) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760760 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7303) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7303): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760760 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7412) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7412): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760761 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7413) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7413): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760761 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7414) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7414): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760762 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7463) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7463): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760762 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7495) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7495): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760762 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7559) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7559): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760762 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7560) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7560): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760762 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7611) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7611): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760763 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7612) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7612): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760763 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7623) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7623): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760763 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7718) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7718): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760763 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7753) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7753): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760763 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7765) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7765): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760764 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7849) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7849): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760764 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7850) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7850): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760765 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7946) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7946): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760766 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7947) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7947): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760766 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7948) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7948): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760767 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(7949) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(7949): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 7949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760767 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8166) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8166): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760769 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8213) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8213): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760770 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8214) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8214): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760770 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8262) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8262): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760772 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8309) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8309): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760773 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8310) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8310): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760773 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8358) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8358): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760774 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8454) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8454): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760775 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8559) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8559): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760776 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8560) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8560): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760776 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8561) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8561): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760776 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8606) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8606): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760777 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8646) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8646): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760777 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8701) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8701): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760777 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8702) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8702): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760777 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8769) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8769): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760778 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8770) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8770): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760778 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8782) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760778 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8879) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8879): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760778 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8916) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8916): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760779 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(8928) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(8928): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 8928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760780 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9011) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9011): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760780 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9012) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9012): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760780 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9104) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9104): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760780 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9105) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9105): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760781 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9106) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9106): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760781 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9107) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9107): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760781 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9290) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9290): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760781 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9291) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9291): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760781 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9292) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9292): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760782 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9293) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9293): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760782 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9319) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9319): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760782 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9367) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9367): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760782 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9368) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9368): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760782 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9385) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9385): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9386) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9386): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9415) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9415): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9463) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9463): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9464) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9464): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9481) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9481): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760783 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9493) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9493): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760784 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9511) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9511): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760784 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9607) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760784 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9671) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9671): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760784 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9672) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9672): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760784 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9716) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9716): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760785 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9717) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9717): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760785 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9718) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9718): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760785 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9767) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9767): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760785 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(9799) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(9799): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 9799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760785 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10448) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10448): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760786 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10449) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10449): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760786 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10450) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10450): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760787 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10451) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10451): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760787 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10470) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10470): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760787 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10517) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10517): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760787 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10518) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10518): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760789 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10547) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10547): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760789 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10548) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10548): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760789 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10566) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10566): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760789 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10613) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10613): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760790 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10614) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10614): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760790 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10644) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10644): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760790 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10656) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10656): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760790 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10662) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10662): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760791 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10758) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10758): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760791 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10813) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10813): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760792 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10814) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10814): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760792 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10863) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10863): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760792 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10864) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10864): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760793 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10865) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10865): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760793 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10910) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10910): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760793 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 CompleteSpriteSheet.txt(10950) " "Verilog HDL assignment warning at CompleteSpriteSheet.txt(10950): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/CompleteSpriteSheet.txt" "" { Text "E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt" 10950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588202760793 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 My_ram.sv(16) " "Net \"mem.data_a\" at My_ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "My_ram.sv" "" { Text "E:/Quartus/Project/Final/Final/My_ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588202761313 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 My_ram.sv(16) " "Net \"mem.waddr_a\" at My_ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "My_ram.sv" "" { Text "E:/Quartus/Project/Final/Final/My_ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588202761313 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 My_ram.sv(16) " "Net \"mem.we_a\" at My_ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "My_ram.sv" "" { Text "E:/Quartus/Project/Final/Final/My_ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588202761313 "|lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer FrameBuffer:FB " "Elaborating entity \"FrameBuffer\" for hierarchy \"FrameBuffer:FB\"" {  } { { "lab8.sv" "FB" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202761392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202762346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Palette Palette:PL " "Elaborating entity \"Palette\" for hierarchy \"Palette:PL\"" {  } { { "lab8.sv" "PL" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202762378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab8.sv" "hex_inst_0" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202762415 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588202766771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.29.18:26:17 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2020.04.29.18:26:17 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202777800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202784255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202784716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202789162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202789528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202789884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202790283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202790288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202790289 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588202791079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202791726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202791726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202792022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202792033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202792283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792571 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202792571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202792837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202792837 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[0\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[0\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[1\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[1\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[2\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[2\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[3\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[3\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[4\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[4\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[5\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[5\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[6\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[6\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[7\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[7\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[8\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[8\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[9\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[9\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[10\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[10\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[11\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[11\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[12\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[12\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[13\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[13\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[14\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[14\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "hpi_io_intf:hpi_io_inst\|from_sw_data_in\[15\] " "Converted tri-state buffer \"hpi_io_intf:hpi_io_inst\|from_sw_data_in\[15\]\" feeding internal logic into a wire" {  } { { "hpi_io_intf.sv" "" { Text "E:/Quartus/Project/Final/Final/hpi_io_intf.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588202798109 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588202798109 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588202800354 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588202800354 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FrameBuffer:FB\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FrameBuffer:FB\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17472 " "Parameter NUMWORDS_A set to 17472" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 5 " "Parameter WIDTH_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17472 " "Parameter NUMWORDS_B set to 17472" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11520 " "Parameter NUMWORDS_A set to 11520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588202804888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588202804888 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588202804888 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_Frame_Buffer:DFB\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_Frame_Buffer:DFB\|Mod4\"" {  } { { "My_Draw_FB.sv" "Mod4" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_Frame_Buffer:DFB\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_Frame_Buffer:DFB\|Mod0\"" {  } { { "My_Draw_FB.sv" "Mod0" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_Frame_Buffer:DFB\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_Frame_Buffer:DFB\|Div4\"" {  } { { "My_Draw_FB.sv" "Div4" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_Frame_Buffer:DFB\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_Frame_Buffer:DFB\|Div2\"" {  } { { "My_Draw_FB.sv" "Div2" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DrawRoom:DR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DrawRoom:DR\|Div0\"" {  } { { "My_DrawRoom.sv" "Div0" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Draw_Frame_Buffer:DFB\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Draw_Frame_Buffer:DFB\|Mult0\"" {  } { { "My_Draw_FB.sv" "Mult0" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DrawRoom:DR\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DrawRoom:DR\|Mod0\"" {  } { { "My_DrawRoom.sv" "Mod0" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202804904 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588202804904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:FB\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FrameBuffer:FB\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202805022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:FB\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FrameBuffer:FB\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17472 " "Parameter \"NUMWORDS_A\" = \"17472\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 5 " "Parameter \"WIDTH_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17472 " "Parameter \"NUMWORDS_B\" = \"17472\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202805022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pql1 " "Found entity 1: altsyncram_pql1" {  } { { "db/altsyncram_pql1.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_pql1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202805134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202805134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202805426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202805426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2nb " "Found entity 1: mux_2nb" {  } { { "db/mux_2nb.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/mux_2nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202805541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202805541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202805631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|SpriteSheet:ss\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11520 " "Parameter \"NUMWORDS_A\" = \"11520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202805631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202805631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m271 " "Found entity 1: altsyncram_m271" {  } { { "db/altsyncram_m271.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/altsyncram_m271.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202805735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202805735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_divide:Mod4\"" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202806294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|lpm_divide:Mod4 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202806294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202806294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202806294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202806294 ""}  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202806294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202806980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202806980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202807082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807082 ""}  } { { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202807082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_divide:Mod0\"" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202807478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|lpm_divide:Mod0 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807478 ""}  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202807478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_divide:Div4\"" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202807843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|lpm_divide:Div4 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202807843 ""}  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202807843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202807929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202807929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_divide:Div2\"" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202808061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|lpm_divide:Div2 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808061 ""}  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202808061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202808155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202808155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DrawRoom:DR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DrawRoom:DR\|lpm_divide:Div0\"" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202808291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DrawRoom:DR\|lpm_divide:Div0 " "Instantiated megafunction \"DrawRoom:DR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808291 ""}  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202808291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_khm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_khm " "Found entity 1: lpm_divide_khm" {  } { { "db/lpm_divide_khm.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_khm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202808375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202808375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202808453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202808453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202808526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202808526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\"" {  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202808799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Instantiated megafunction \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202808800 ""}  } { { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202808800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202809352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202809352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|altshift:external_latency_ffs Draw_Frame_Buffer:DFB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Draw_Frame_Buffer:DFB\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "My_Draw_FB.sv" "" { Text "E:/Quartus/Project/Final/Final/My_Draw_FB.sv" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202809610 ""}  } { { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202809610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202809989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202810088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202810088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "E:/Quartus/Project/Final/Final/Color_Mapper.sv" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202810170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DrawRoom:DR\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DrawRoom:DR\|lpm_divide:Mod0\"" {  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202810212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DrawRoom:DR\|lpm_divide:Mod0 " "Instantiated megafunction \"DrawRoom:DR\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202810212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202810212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202810212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588202810212 ""}  } { { "My_DrawRoom.sv" "" { Text "E:/Quartus/Project/Final/Final/My_DrawRoom.sv" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588202810212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "E:/Quartus/Project/Final/Final/db/lpm_divide_n9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588202810321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202810321 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588202812978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 442 -1 0 } } { "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 352 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 398 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 266 -1 0 } } { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588202813430 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588202813432 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588202818309 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588202818309 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588202818309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202819062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588202825245 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202825597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588202825597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/Project/Final/Final/lab8.map.smsg " "Generated suppressed messages file E:/Quartus/Project/Final/Final/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202826996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588202832569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588202832569 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202833771 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202833771 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588202833771 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588202833771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5007 " "Implemented 5007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588202833772 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588202833772 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588202833772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4703 " "Implemented 4703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588202833772 ""} { "Info" "ICUT_CUT_TM_RAMS" "169 " "Implemented 169 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588202833772 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588202833772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588202833772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1542 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1542 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202834095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:27:14 2020 " "Processing ended: Wed Apr 29 18:27:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202834095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202834095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:07 " "Total CPU time (on all processors): 00:03:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202834095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588202834095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588202836857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202836868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:27:16 2020 " "Processing started: Wed Apr 29 18:27:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202836868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588202836868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588202836868 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588202837071 ""}
{ "Info" "0" "" "Project  = lab8" {  } {  } 0 0 "Project  = lab8" 0 0 "Fitter" 0 0 1588202837072 ""}
{ "Info" "0" "" "Revision = lab8" {  } {  } 0 0 "Revision = lab8" 0 0 "Fitter" 0 0 1588202837072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588202837466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588202837467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588202837545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588202837740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588202837740 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1588202837900 ""}  } { { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1588202837900 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1588202837902 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1588202837902 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1588202837902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588202838532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588202838545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588202839203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588202839203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588202839232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588202839232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588202839232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588202839232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588202839232 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588202839232 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588202839238 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588202840596 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1588202842600 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1588202842600 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 133 0 0 } } { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1588202842643 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202844009 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588202844009 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588202844109 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1588202844114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844121 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844122 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844123 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844123 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844124 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844124 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844125 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844125 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844126 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844126 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844127 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844128 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844128 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844128 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844129 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844130 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844130 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844130 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844131 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844131 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844132 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844132 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844133 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844133 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844134 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844134 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844135 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844135 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844136 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844136 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844137 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844137 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844141 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844142 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844143 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844144 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844145 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844145 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844146 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844146 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844146 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844147 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844147 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844148 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844148 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844149 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844153 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844154 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844155 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844155 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844156 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844156 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844158 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844160 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844160 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844160 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844161 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844161 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844161 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844162 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844162 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844162 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844162 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844163 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844163 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844163 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844164 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844164 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 149 SW\[0\] port " "Ignored filter at lab8.sdc(149): SW\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844165 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844165 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 151 SW\[1\] port " "Ignored filter at lab8.sdc(151): SW\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844166 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844166 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 153 SW\[2\] port " "Ignored filter at lab8.sdc(153): SW\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844166 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844166 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 155 SW\[3\] port " "Ignored filter at lab8.sdc(155): SW\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844167 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844167 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 157 SW\[4\] port " "Ignored filter at lab8.sdc(157): SW\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844167 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844168 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 159 SW\[5\] port " "Ignored filter at lab8.sdc(159): SW\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844168 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844168 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 161 SW\[6\] port " "Ignored filter at lab8.sdc(161): SW\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844169 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844169 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 163 SW\[7\] port " "Ignored filter at lab8.sdc(163): SW\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844169 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844170 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844170 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844170 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844170 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844171 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844171 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844171 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844172 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844172 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844172 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844173 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844174 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844174 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844174 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844175 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844175 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844175 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844176 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844176 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844177 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844178 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844179 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844180 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844181 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844182 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844182 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844183 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844183 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844184 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844184 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844184 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844185 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844185 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844185 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844186 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844186 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844186 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844187 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844187 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844188 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844189 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844190 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844191 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844191 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844192 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844192 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844192 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844193 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844193 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844194 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844194 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844195 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844195 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844196 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844196 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844197 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844197 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844197 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 229 LEDG\[0\] port " "Ignored filter at lab8.sdc(229): LEDG\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 229 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844198 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 230 LEDG\[1\] port " "Ignored filter at lab8.sdc(230): LEDG\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 230 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844199 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 231 LEDG\[2\] port " "Ignored filter at lab8.sdc(231): LEDG\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 231 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844200 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 232 LEDG\[3\] port " "Ignored filter at lab8.sdc(232): LEDG\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 232 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844200 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 233 LEDG\[4\] port " "Ignored filter at lab8.sdc(233): LEDG\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 233 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844201 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 234 LEDG\[5\] port " "Ignored filter at lab8.sdc(234): LEDG\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 234 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844201 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 235 LEDG\[6\] port " "Ignored filter at lab8.sdc(235): LEDG\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 235 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(235): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844202 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 236 LEDG\[7\] port " "Ignored filter at lab8.sdc(236): LEDG\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 236 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(236): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844202 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844232 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844238 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844243 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844247 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844249 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844250 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844254 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(263): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588202844259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 263 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(263): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202844260 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588202844260 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588202844261 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588202844273 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588202844283 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202844569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202844569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202844569 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1588202844569 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202844570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202844570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202844570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202844570 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1588202844570 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588202844572 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588202844574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588202844574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588202844574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588202844574 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588202844574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845521 ""}  } { { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 12128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845521 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845522 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845522 ""}  } { { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845522 ""}  } { { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 11557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 3449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 7302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 2672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588202845522 ""}  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_rnw~3 " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_rnw~3" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 7229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 7241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 7242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab7_soc:nios_system\|lab7_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845522 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588202845522 ""}  } { { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 3805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845523 ""}  } { { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845523 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588202845523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 8268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588202845523 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588202845523 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 0 { 0 ""} 0 1688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588202845523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588202847237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588202847247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588202847247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588202847268 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1588202847331 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1588202847332 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1588202847332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588202847334 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588202847365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588202847365 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588202847377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588202849283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588202849298 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588202849298 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588202849298 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1588202849298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588202849298 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "E:/Quartus/Project/Final/Final/vga_clk.v" 91 0 0 } } { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 133 0 0 } } { "lab8.sv" "" { Text "E:/Quartus/Project/Final/Final/lab8.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1588202849703 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588202851230 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1588202851230 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588202851247 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588202851283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588202858360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588202860984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588202861136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588202883456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588202883456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588202885737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X23_Y24 X33_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } { { "loc" "" { Generic "E:/Quartus/Project/Final/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} { { 12 { 0 ""} 23 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588202899018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588202899018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588202908811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588202908811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588202908826 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.77 " "Total time spent on timing analysis during the Fitter is 11.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588202909347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588202909455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588202910766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588202910773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588202911952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588202915745 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1588202918518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/Project/Final/Final/lab8.fit.smsg " "Generated suppressed messages file E:/Quartus/Project/Final/Final/lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588202919701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 607 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 607 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1717 " "Peak virtual memory: 1717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202922610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:28:42 2020 " "Processing ended: Wed Apr 29 18:28:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202922610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202922610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202922610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588202922610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588202924722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202924745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:28:44 2020 " "Processing started: Wed Apr 29 18:28:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202924745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588202924745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588202924745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588202925875 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588202932101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588202932357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202933089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:28:53 2020 " "Processing ended: Wed Apr 29 18:28:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202933089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202933089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202933089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588202933089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588202935087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202935100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:28:54 2020 " "Processing started: Wed Apr 29 18:28:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202935100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1588202935100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1588202935100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1588202936159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1588202936191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1588202936191 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202937815 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1588202937815 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1588202937882 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1588202937884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937886 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937887 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937888 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937888 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937889 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937890 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937890 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937891 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937891 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937891 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937892 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937892 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937893 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937893 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937895 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937895 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937896 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937896 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937897 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937897 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937898 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937898 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937899 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937899 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937900 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937900 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937900 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937901 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937901 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937902 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937902 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937902 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937902 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937903 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937903 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937903 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937904 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937904 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937905 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937905 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937906 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937906 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937907 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937908 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937910 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937911 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937912 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937914 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937915 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937917 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937918 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937920 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937920 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937920 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937920 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937921 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937921 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937921 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937922 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937922 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937923 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937923 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937923 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937924 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937925 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937926 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937926 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937926 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 149 SW\[0\] port " "Ignored filter at lab8.sdc(149): SW\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937929 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937930 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 151 SW\[1\] port " "Ignored filter at lab8.sdc(151): SW\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937930 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937930 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 153 SW\[2\] port " "Ignored filter at lab8.sdc(153): SW\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937931 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937932 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 155 SW\[3\] port " "Ignored filter at lab8.sdc(155): SW\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937932 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937932 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 157 SW\[4\] port " "Ignored filter at lab8.sdc(157): SW\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937933 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937934 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 159 SW\[5\] port " "Ignored filter at lab8.sdc(159): SW\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937934 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937934 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 161 SW\[6\] port " "Ignored filter at lab8.sdc(161): SW\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937935 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937935 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 163 SW\[7\] port " "Ignored filter at lab8.sdc(163): SW\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937935 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937936 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937936 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937936 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937937 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937937 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937937 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937938 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937938 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937939 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937939 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937939 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937940 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937942 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937943 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937945 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937946 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937947 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937947 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937948 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937949 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937949 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937950 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937950 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937951 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937951 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937952 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937952 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937953 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937953 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937954 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937954 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937955 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937955 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937956 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937956 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937957 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937958 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937962 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937964 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937966 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937967 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937970 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937973 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937974 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937975 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937975 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937976 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937976 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937977 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937977 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937977 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937978 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937979 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937979 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937980 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937980 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937981 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937981 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 229 LEDG\[0\] port " "Ignored filter at lab8.sdc(229): LEDG\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 229 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937981 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 230 LEDG\[1\] port " "Ignored filter at lab8.sdc(230): LEDG\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 230 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937982 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 231 LEDG\[2\] port " "Ignored filter at lab8.sdc(231): LEDG\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 231 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937982 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 232 LEDG\[3\] port " "Ignored filter at lab8.sdc(232): LEDG\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 232 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937983 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 233 LEDG\[4\] port " "Ignored filter at lab8.sdc(233): LEDG\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 233 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937983 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 234 LEDG\[5\] port " "Ignored filter at lab8.sdc(234): LEDG\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 234 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937984 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 235 LEDG\[6\] port " "Ignored filter at lab8.sdc(235): LEDG\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 235 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(235): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937984 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 236 LEDG\[7\] port " "Ignored filter at lab8.sdc(236): LEDG\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 236 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(236): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202937985 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202937985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938001 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938003 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938007 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938016 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938019 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938021 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938023 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(263): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 263 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(263): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202938028 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1588202938028 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1588202938029 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1588202938037 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1588202938047 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202938272 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202938272 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202938272 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1588202938272 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202938272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202938272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202938272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202938272 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1588202938272 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1588202938414 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1588202938446 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1588202938651 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1588202939043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1588202939321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1588202940795 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.600 millions of transitions / sec " "Average toggle rate for this design is 5.600 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1588202955183 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "217.99 mW " "Total thermal power estimate for the design is 217.99 mW" {  } { { "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1588202955473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 207 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202955966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:29:15 2020 " "Processing ended: Wed Apr 29 18:29:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202955966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202955966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202955966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1588202955966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1588202958377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202958396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:29:17 2020 " "Processing started: Wed Apr 29 18:29:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202958396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588202958396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588202958396 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1588202958617 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588202959426 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588202959426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588202959815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588202959815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202960001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202960001 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588202961589 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1588202961589 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588202961672 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588202961674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961675 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961675 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961676 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961676 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961677 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961677 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961677 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961678 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961678 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961679 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961679 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961679 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961679 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961680 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961680 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961680 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961680 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961681 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961681 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961681 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961682 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961682 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961682 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961683 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961683 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961684 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961685 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961685 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961686 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961686 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961687 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961687 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961688 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961688 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961690 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961691 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961693 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961694 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961696 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961698 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961699 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961700 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961701 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961702 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961703 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961705 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961707 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961708 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961709 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961710 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961711 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961712 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961713 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961713 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961714 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961714 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961715 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961715 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961716 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961716 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961716 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961717 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961717 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961717 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961717 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961718 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961718 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961718 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 149 SW\[0\] port " "Ignored filter at lab8.sdc(149): SW\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961719 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961719 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 151 SW\[1\] port " "Ignored filter at lab8.sdc(151): SW\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961720 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961720 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 153 SW\[2\] port " "Ignored filter at lab8.sdc(153): SW\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961720 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961720 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 155 SW\[3\] port " "Ignored filter at lab8.sdc(155): SW\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961721 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961721 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 157 SW\[4\] port " "Ignored filter at lab8.sdc(157): SW\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961721 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961722 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 159 SW\[5\] port " "Ignored filter at lab8.sdc(159): SW\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961722 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961722 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 161 SW\[6\] port " "Ignored filter at lab8.sdc(161): SW\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961722 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961723 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 163 SW\[7\] port " "Ignored filter at lab8.sdc(163): SW\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961723 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961723 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961723 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961724 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961724 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961724 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961725 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961725 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961725 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961725 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961726 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961726 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961726 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961726 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961727 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961727 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961727 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961727 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961728 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961728 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961729 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961729 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961729 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961729 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961730 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961730 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961730 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961730 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961731 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961731 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961731 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961732 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961732 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961735 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961737 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961740 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961741 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961742 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961742 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961743 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961743 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961743 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961744 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961744 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961744 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961744 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961745 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961745 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961745 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961745 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961746 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961747 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961747 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961748 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961749 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961749 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961750 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961751 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961752 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 229 LEDG\[0\] port " "Ignored filter at lab8.sdc(229): LEDG\[0\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 229 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961752 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 230 LEDG\[1\] port " "Ignored filter at lab8.sdc(230): LEDG\[1\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 230 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961753 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 231 LEDG\[2\] port " "Ignored filter at lab8.sdc(231): LEDG\[2\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 231 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961754 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 232 LEDG\[3\] port " "Ignored filter at lab8.sdc(232): LEDG\[3\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 232 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961754 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 233 LEDG\[4\] port " "Ignored filter at lab8.sdc(233): LEDG\[4\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 233 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961755 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 234 LEDG\[5\] port " "Ignored filter at lab8.sdc(234): LEDG\[5\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 234 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961756 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 235 LEDG\[6\] port " "Ignored filter at lab8.sdc(235): LEDG\[6\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 235 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(235): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961756 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 236 LEDG\[7\] port " "Ignored filter at lab8.sdc(236): LEDG\[7\] could not be matched with a port" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 236 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(236): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961757 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961773 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961777 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961779 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961784 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961786 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961789 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <to> is an empty collection" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961791 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(263): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 263 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(263): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588202961792 ""}  } { { "E:/Quartus/Project/Final/Final/lab8.sdc" "" { Text "E:/Quartus/Project/Final/Final/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588202961792 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588202961806 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588202961838 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588202961848 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202962088 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202962088 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202962088 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202962088 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202962088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202962088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202962088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202962088 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588202962088 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588202962090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588202962155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588202962424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588202962424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.868 " "Worst-case setup slack is -6.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.868            -218.566 main_clk_50  " "   -6.868            -218.566 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.503               0.000 altera_reserved_tck  " "   46.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202962440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 main_clk_50  " "    0.386               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202962519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.116 " "Worst-case recovery slack is 13.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.116               0.000 main_clk_50  " "   13.116               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.693               0.000 altera_reserved_tck  " "   47.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202962545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 altera_reserved_tck  " "    1.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.842               0.000 main_clk_50  " "    2.842               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202962600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 main_clk_50  " "    9.623               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 altera_reserved_tck  " "   49.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202962613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202962613 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1588202963083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.234 ns " "Worst Case Available Settling Time: 32.234 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202963166 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202963166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588202963194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588202963261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588202964626 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202965251 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202965251 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202965251 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202965251 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202965252 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202965252 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202965252 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202965252 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588202965252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588202965487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588202965487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.384 " "Worst-case setup slack is -4.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.384            -127.056 main_clk_50  " "   -4.384            -127.056 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.955               0.000 altera_reserved_tck  " "   46.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202965496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 main_clk_50  " "    0.337               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202965559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.826 " "Worst-case recovery slack is 13.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.826               0.000 main_clk_50  " "   13.826               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.983               0.000 altera_reserved_tck  " "   47.983               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202965602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.541               0.000 main_clk_50  " "    2.541               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202965625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 main_clk_50  " "    9.643               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202965651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202965651 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1588202966118 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.907 ns " "Worst Case Available Settling Time: 32.907 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202966185 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202966185 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588202966209 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202966675 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202966675 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588202966675 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202966675 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202966676 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202966676 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202966676 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588202966676 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588202966676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.932 " "Worst-case setup slack is 6.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.932               0.000 main_clk_50  " "    6.932               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.518               0.000 altera_reserved_tck  " "   48.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202966737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 main_clk_50  " "    0.174               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202966810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.239 " "Worst-case recovery slack is 16.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.239               0.000 main_clk_50  " "   16.239               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.037               0.000 altera_reserved_tck  " "   49.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202966856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 altera_reserved_tck  " "    0.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 main_clk_50  " "    1.486               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202966879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.358 " "Worst-case minimum pulse width slack is 9.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.358               0.000 main_clk_50  " "    9.358               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588202966921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588202966921 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1588202967416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.138 ns " "Worst Case Available Settling Time: 36.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588202967556 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588202967556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588202968717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588202968722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 257 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202969198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:29:29 2020 " "Processing ended: Wed Apr 29 18:29:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202969198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202969198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202969198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588202969198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588202971446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588202971456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:29:31 2020 " "Processing started: Wed Apr 29 18:29:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588202971456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588202971456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588202971456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588202972939 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588202975294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_slow.vo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_slow.vo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202976192 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588202976406 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_slow.vo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_slow.vo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202977344 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588202977571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_fast.vo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_fast.vo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202978425 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588202978643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8.vo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8.vo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202979561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_v_slow.sdo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_v_slow.sdo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202981969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_v_slow.sdo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_v_slow.sdo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202984363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_v_fast.sdo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_v_fast.sdo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202986707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_v.sdo E:/Quartus/Project/Final/Final/simulation/modelsim/ simulation " "Generated file lab8_v.sdo in folder \"E:/Quartus/Project/Final/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588202989014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588202991976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:29:51 2020 " "Processing ended: Wed Apr 29 18:29:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588202991976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588202991976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588202991976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588202991976 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2619 s " "Quartus Prime Full Compilation was successful. 0 errors, 2619 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588202993033 ""}
