// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/06/2017 14:58:51"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g07_lab2 (
	P_EN,
	clock,
	N,
	segment,
	mode,
	code);
output 	[51:0] P_EN;
input 	clock;
input 	[5:0] N;
output 	[6:0] segment;
input 	mode;
input 	[3:0] code;

// Design Ports Information
// P_EN[51]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[50]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[49]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[48]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[47]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[46]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[45]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[44]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[43]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[42]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[41]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[40]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[39]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[38]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[37]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[36]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[35]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[34]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[33]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[32]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[31]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[30]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[29]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[28]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[27]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[26]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[25]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[24]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[23]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[22]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[21]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[20]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[18]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[17]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[16]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[14]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[13]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[12]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[11]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[10]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[9]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[8]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[7]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[6]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[5]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[4]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[0]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[6]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[5]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[4]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[3]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[1]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segment[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mode	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[2]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[3]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[4]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[5]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \mode~combout ;
wire \inst|Mux0~0_combout ;
wire \inst|Mux0~1_combout ;
wire \inst|Mux0~2_combout ;
wire \inst|Mux1~0_combout ;
wire \inst|Mux1~1_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|Mux3~1_combout ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux4~1_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux5~1_combout ;
wire \inst|Mux6~1_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux6~2_combout ;
wire [51:0] \inst1|lut1|altsyncram_component|auto_generated|q_a ;
wire [5:0] \N~combout ;
wire [3:0] \code~combout ;

wire [35:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [15:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [16] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [17] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [18] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [19] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [20] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [21] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [22] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [23] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [24] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [25] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [26] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [27] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [28] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [29] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [30] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [31] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [32] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [16];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [33] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [17];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [34] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [18];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [35] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [19];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [36] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [20];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [37] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [21];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [38] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [22];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [39] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [23];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [40] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [24];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [41] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [25];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [42] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [26];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [43] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [27];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [44] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [28];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [45] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [29];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [46] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [30];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [47] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [31];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [48] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [32];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [49] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [33];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [50] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [34];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [51] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [35];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [0] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [1] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [2] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [3] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [4] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [5] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [6] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [7] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [8] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [9] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [10] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [11] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [12] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [13] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [14] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst1|lut1|altsyncram_component|auto_generated|q_a [15] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[0]));
// synopsys translate_off
defparam \N[0]~I .input_async_reset = "none";
defparam \N[0]~I .input_power_up = "low";
defparam \N[0]~I .input_register_mode = "none";
defparam \N[0]~I .input_sync_reset = "none";
defparam \N[0]~I .oe_async_reset = "none";
defparam \N[0]~I .oe_power_up = "low";
defparam \N[0]~I .oe_register_mode = "none";
defparam \N[0]~I .oe_sync_reset = "none";
defparam \N[0]~I .operation_mode = "input";
defparam \N[0]~I .output_async_reset = "none";
defparam \N[0]~I .output_power_up = "low";
defparam \N[0]~I .output_register_mode = "none";
defparam \N[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[1]));
// synopsys translate_off
defparam \N[1]~I .input_async_reset = "none";
defparam \N[1]~I .input_power_up = "low";
defparam \N[1]~I .input_register_mode = "none";
defparam \N[1]~I .input_sync_reset = "none";
defparam \N[1]~I .oe_async_reset = "none";
defparam \N[1]~I .oe_power_up = "low";
defparam \N[1]~I .oe_register_mode = "none";
defparam \N[1]~I .oe_sync_reset = "none";
defparam \N[1]~I .operation_mode = "input";
defparam \N[1]~I .output_async_reset = "none";
defparam \N[1]~I .output_power_up = "low";
defparam \N[1]~I .output_register_mode = "none";
defparam \N[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[2]));
// synopsys translate_off
defparam \N[2]~I .input_async_reset = "none";
defparam \N[2]~I .input_power_up = "low";
defparam \N[2]~I .input_register_mode = "none";
defparam \N[2]~I .input_sync_reset = "none";
defparam \N[2]~I .oe_async_reset = "none";
defparam \N[2]~I .oe_power_up = "low";
defparam \N[2]~I .oe_register_mode = "none";
defparam \N[2]~I .oe_sync_reset = "none";
defparam \N[2]~I .operation_mode = "input";
defparam \N[2]~I .output_async_reset = "none";
defparam \N[2]~I .output_power_up = "low";
defparam \N[2]~I .output_register_mode = "none";
defparam \N[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[3]));
// synopsys translate_off
defparam \N[3]~I .input_async_reset = "none";
defparam \N[3]~I .input_power_up = "low";
defparam \N[3]~I .input_register_mode = "none";
defparam \N[3]~I .input_sync_reset = "none";
defparam \N[3]~I .oe_async_reset = "none";
defparam \N[3]~I .oe_power_up = "low";
defparam \N[3]~I .oe_register_mode = "none";
defparam \N[3]~I .oe_sync_reset = "none";
defparam \N[3]~I .operation_mode = "input";
defparam \N[3]~I .output_async_reset = "none";
defparam \N[3]~I .output_power_up = "low";
defparam \N[3]~I .output_register_mode = "none";
defparam \N[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[4]));
// synopsys translate_off
defparam \N[4]~I .input_async_reset = "none";
defparam \N[4]~I .input_power_up = "low";
defparam \N[4]~I .input_register_mode = "none";
defparam \N[4]~I .input_sync_reset = "none";
defparam \N[4]~I .oe_async_reset = "none";
defparam \N[4]~I .oe_power_up = "low";
defparam \N[4]~I .oe_register_mode = "none";
defparam \N[4]~I .oe_sync_reset = "none";
defparam \N[4]~I .operation_mode = "input";
defparam \N[4]~I .output_async_reset = "none";
defparam \N[4]~I .output_power_up = "low";
defparam \N[4]~I .output_register_mode = "none";
defparam \N[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[5]));
// synopsys translate_off
defparam \N[5]~I .input_async_reset = "none";
defparam \N[5]~I .input_power_up = "low";
defparam \N[5]~I .input_register_mode = "none";
defparam \N[5]~I .input_sync_reset = "none";
defparam \N[5]~I .oe_async_reset = "none";
defparam \N[5]~I .oe_power_up = "low";
defparam \N[5]~I .oe_register_mode = "none";
defparam \N[5]~I .oe_sync_reset = "none";
defparam \N[5]~I .operation_mode = "input";
defparam \N[5]~I .output_async_reset = "none";
defparam \N[5]~I .output_power_up = "low";
defparam \N[5]~I .output_register_mode = "none";
defparam \N[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y1
cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 36;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 36;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000800000000C00000000E00000000F00000000F80000000FC0000000FE0000000FF0000000FF8000000FFC000000FFE000000FFF000000FFF800000FFFC00000FFFE00000FFFF00000FFFF80000FFFFC0000FFFFE0000FFFFF0000FFFFF8000FFFFFC000FFFFFE000FFFFFF000FFFFFF800FFFFFFC00FFFFFFE00FFFFFFF00FFFFFFF80FFFFFFFC0FFFFFFFE0FFFFFFFF0FFFFFFFF8FFFFFFFFCFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X17_Y8
cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000C000E000F000F800FC00FE00FF00FF80FFC0FFE0FFF0FFF8FFFCFFFEFFFF;
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \mode~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\mode~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mode));
// synopsys translate_off
defparam \mode~I .input_async_reset = "none";
defparam \mode~I .input_power_up = "low";
defparam \mode~I .input_register_mode = "none";
defparam \mode~I .input_sync_reset = "none";
defparam \mode~I .oe_async_reset = "none";
defparam \mode~I .oe_power_up = "low";
defparam \mode~I .oe_register_mode = "none";
defparam \mode~I .oe_sync_reset = "none";
defparam \mode~I .operation_mode = "input";
defparam \mode~I .output_async_reset = "none";
defparam \mode~I .output_power_up = "low";
defparam \mode~I .output_register_mode = "none";
defparam \mode~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .input_async_reset = "none";
defparam \code[0]~I .input_power_up = "low";
defparam \code[0]~I .input_register_mode = "none";
defparam \code[0]~I .input_sync_reset = "none";
defparam \code[0]~I .oe_async_reset = "none";
defparam \code[0]~I .oe_power_up = "low";
defparam \code[0]~I .oe_register_mode = "none";
defparam \code[0]~I .oe_sync_reset = "none";
defparam \code[0]~I .operation_mode = "input";
defparam \code[0]~I .output_async_reset = "none";
defparam \code[0]~I .output_power_up = "low";
defparam \code[0]~I .output_register_mode = "none";
defparam \code[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .input_async_reset = "none";
defparam \code[2]~I .input_power_up = "low";
defparam \code[2]~I .input_register_mode = "none";
defparam \code[2]~I .input_sync_reset = "none";
defparam \code[2]~I .oe_async_reset = "none";
defparam \code[2]~I .oe_power_up = "low";
defparam \code[2]~I .oe_register_mode = "none";
defparam \code[2]~I .oe_sync_reset = "none";
defparam \code[2]~I .operation_mode = "input";
defparam \code[2]~I .output_async_reset = "none";
defparam \code[2]~I .output_power_up = "low";
defparam \code[2]~I .output_register_mode = "none";
defparam \code[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .input_async_reset = "none";
defparam \code[1]~I .input_power_up = "low";
defparam \code[1]~I .input_register_mode = "none";
defparam \code[1]~I .input_sync_reset = "none";
defparam \code[1]~I .oe_async_reset = "none";
defparam \code[1]~I .oe_power_up = "low";
defparam \code[1]~I .oe_register_mode = "none";
defparam \code[1]~I .oe_sync_reset = "none";
defparam \code[1]~I .operation_mode = "input";
defparam \code[1]~I .output_async_reset = "none";
defparam \code[1]~I .output_power_up = "low";
defparam \code[1]~I .output_register_mode = "none";
defparam \code[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N16
cycloneii_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\code~combout [3] & (!\code~combout [2] & (\code~combout [0] $ (\code~combout [1])))) # (!\code~combout [3] & (!\code~combout [0] & (\code~combout [2] & \code~combout [1])))

	.dataa(\code~combout [3]),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h1208;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N26
cycloneii_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\code~combout [0] & ((\code~combout [3]) # (\code~combout [2] $ (\code~combout [1])))) # (!\code~combout [0] & ((\code~combout [1]) # (\code~combout [3] $ (\code~combout [2]))))

	.dataa(\code~combout [3]),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'hBFDA;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N20
cycloneii_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\mode~combout  & (\inst|Mux0~0_combout )) # (!\mode~combout  & ((!\inst|Mux0~1_combout )))

	.dataa(\mode~combout ),
	.datab(vcc),
	.datac(\inst|Mux0~0_combout ),
	.datad(\inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'hA0F5;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .input_async_reset = "none";
defparam \code[3]~I .input_power_up = "low";
defparam \code[3]~I .input_register_mode = "none";
defparam \code[3]~I .input_sync_reset = "none";
defparam \code[3]~I .oe_async_reset = "none";
defparam \code[3]~I .oe_power_up = "low";
defparam \code[3]~I .oe_register_mode = "none";
defparam \code[3]~I .oe_sync_reset = "none";
defparam \code[3]~I .operation_mode = "input";
defparam \code[3]~I .output_async_reset = "none";
defparam \code[3]~I .output_power_up = "low";
defparam \code[3]~I .output_register_mode = "none";
defparam \code[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N6
cycloneii_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\code~combout [0] & ((\code~combout [1] & (!\mode~combout )) # (!\code~combout [1] & ((!\code~combout [2]))))) # (!\code~combout [0] & (\code~combout [1] & ((\mode~combout ) # (!\code~combout [2]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h670C;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N0
cycloneii_lcell_comb \inst|Mux1~1 (
// Equation(s):
// \inst|Mux1~1_combout  = (\code~combout [0] & ((\code~combout [3] $ (\inst|Mux1~0_combout )))) # (!\code~combout [0] & (\inst|Mux1~0_combout  & ((\mode~combout ) # (!\code~combout [3]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [3]),
	.datad(\inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~1 .lut_mask = 16'h2FC0;
defparam \inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N4
cycloneii_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\mode~combout  & ((\code~combout [2] & (!\code~combout [0])) # (!\code~combout [2] & ((\code~combout [1]))))) # (!\mode~combout  & ((\code~combout [0]) # ((\code~combout [2] & !\code~combout [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'h6E74;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N18
cycloneii_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\mode~combout  & (\code~combout [2] $ (((!\code~combout [0] & !\code~combout [1]))))) # (!\mode~combout  & (\code~combout [0] & (!\code~combout [2] & !\code~combout [1])))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'hA086;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N0
cycloneii_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\code~combout [3] & ((\inst|Mux2~0_combout ))) # (!\code~combout [3] & (\inst|Mux2~1_combout ))

	.dataa(\inst|Mux2~1_combout ),
	.datab(vcc),
	.datac(\code~combout [3]),
	.datad(\inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hFA0A;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N8
cycloneii_lcell_comb \inst|Mux3~1 (
// Equation(s):
// \inst|Mux3~1_combout  = (\code~combout [0] & ((\mode~combout  & (!\code~combout [3])) # (!\mode~combout  & ((!\code~combout [1]))))) # (!\code~combout [0] & (\mode~combout  $ (((\code~combout [3]) # (\code~combout [1])))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [3]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~1 .lut_mask = 16'h195E;
defparam \inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N30
cycloneii_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\mode~combout  & (!\code~combout [3] & (\code~combout [0] $ (!\code~combout [1])))) # (!\mode~combout  & ((\code~combout [0] & (!\code~combout [3] & !\code~combout [1])) # (!\code~combout [0] & (\code~combout [3] & \code~combout 
// [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [3]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'h1806;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N2
cycloneii_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\code~combout [2] & (!\inst|Mux3~1_combout )) # (!\code~combout [2] & ((\inst|Mux3~0_combout )))

	.dataa(vcc),
	.datab(\inst|Mux3~1_combout ),
	.datac(\code~combout [2]),
	.datad(\inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'h3F30;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N28
cycloneii_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\mode~combout  & (!\code~combout [1] & (\code~combout [0] $ (\code~combout [3])))) # (!\mode~combout  & ((\code~combout [0] & (\code~combout [3] & !\code~combout [1])) # (!\code~combout [0] & (!\code~combout [3] & \code~combout 
// [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [3]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'h0168;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N14
cycloneii_lcell_comb \inst|Mux4~1 (
// Equation(s):
// \inst|Mux4~1_combout  = (\code~combout [3] & (\code~combout [2] & !\inst|Mux4~0_combout )) # (!\code~combout [3] & (!\code~combout [2] & \inst|Mux4~0_combout ))

	.dataa(\code~combout [3]),
	.datab(vcc),
	.datac(\code~combout [2]),
	.datad(\inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~1 .lut_mask = 16'h05A0;
defparam \inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N12
cycloneii_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (\mode~combout  & ((\code~combout [3] & (\code~combout [0])) # (!\code~combout [3] & ((!\code~combout [1]))))) # (!\mode~combout  & (\code~combout [0] $ (\code~combout [3] $ (\code~combout [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [3]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'hC19E;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N22
cycloneii_lcell_comb \inst|Mux5~1 (
// Equation(s):
// \inst|Mux5~1_combout  = (\code~combout [2] & ((\inst|Mux5~0_combout ) # ((\code~combout [3] & \code~combout [1])))) # (!\code~combout [2] & (\code~combout [3] & (\code~combout [1] & \inst|Mux5~0_combout )))

	.dataa(\code~combout [3]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~1 .lut_mask = 16'hF880;
defparam \inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N10
cycloneii_lcell_comb \inst|Mux6~1 (
// Equation(s):
// \inst|Mux6~1_combout  = (\mode~combout  & (\code~combout [0] & (!\code~combout [2] & \code~combout [1]))) # (!\mode~combout  & (!\code~combout [1] & (\code~combout [0] $ (\code~combout [2]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~1 .lut_mask = 16'h0814;
defparam \inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N24
cycloneii_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\mode~combout  & (((\code~combout [2]) # (\code~combout [1])))) # (!\mode~combout  & (\code~combout [0] & (\code~combout [2] $ (\code~combout [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\code~combout [1]),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'hAEE0;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N26
cycloneii_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\code~combout [3] & ((\inst|Mux6~0_combout ))) # (!\code~combout [3] & (\inst|Mux6~1_combout ))

	.dataa(vcc),
	.datab(\inst|Mux6~1_combout ),
	.datac(\code~combout [3]),
	.datad(\inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hFC0C;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[51]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [51]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[51]));
// synopsys translate_off
defparam \P_EN[51]~I .input_async_reset = "none";
defparam \P_EN[51]~I .input_power_up = "low";
defparam \P_EN[51]~I .input_register_mode = "none";
defparam \P_EN[51]~I .input_sync_reset = "none";
defparam \P_EN[51]~I .oe_async_reset = "none";
defparam \P_EN[51]~I .oe_power_up = "low";
defparam \P_EN[51]~I .oe_register_mode = "none";
defparam \P_EN[51]~I .oe_sync_reset = "none";
defparam \P_EN[51]~I .operation_mode = "output";
defparam \P_EN[51]~I .output_async_reset = "none";
defparam \P_EN[51]~I .output_power_up = "low";
defparam \P_EN[51]~I .output_register_mode = "none";
defparam \P_EN[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[50]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [50]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[50]));
// synopsys translate_off
defparam \P_EN[50]~I .input_async_reset = "none";
defparam \P_EN[50]~I .input_power_up = "low";
defparam \P_EN[50]~I .input_register_mode = "none";
defparam \P_EN[50]~I .input_sync_reset = "none";
defparam \P_EN[50]~I .oe_async_reset = "none";
defparam \P_EN[50]~I .oe_power_up = "low";
defparam \P_EN[50]~I .oe_register_mode = "none";
defparam \P_EN[50]~I .oe_sync_reset = "none";
defparam \P_EN[50]~I .operation_mode = "output";
defparam \P_EN[50]~I .output_async_reset = "none";
defparam \P_EN[50]~I .output_power_up = "low";
defparam \P_EN[50]~I .output_register_mode = "none";
defparam \P_EN[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[49]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [49]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[49]));
// synopsys translate_off
defparam \P_EN[49]~I .input_async_reset = "none";
defparam \P_EN[49]~I .input_power_up = "low";
defparam \P_EN[49]~I .input_register_mode = "none";
defparam \P_EN[49]~I .input_sync_reset = "none";
defparam \P_EN[49]~I .oe_async_reset = "none";
defparam \P_EN[49]~I .oe_power_up = "low";
defparam \P_EN[49]~I .oe_register_mode = "none";
defparam \P_EN[49]~I .oe_sync_reset = "none";
defparam \P_EN[49]~I .operation_mode = "output";
defparam \P_EN[49]~I .output_async_reset = "none";
defparam \P_EN[49]~I .output_power_up = "low";
defparam \P_EN[49]~I .output_register_mode = "none";
defparam \P_EN[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[48]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [48]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[48]));
// synopsys translate_off
defparam \P_EN[48]~I .input_async_reset = "none";
defparam \P_EN[48]~I .input_power_up = "low";
defparam \P_EN[48]~I .input_register_mode = "none";
defparam \P_EN[48]~I .input_sync_reset = "none";
defparam \P_EN[48]~I .oe_async_reset = "none";
defparam \P_EN[48]~I .oe_power_up = "low";
defparam \P_EN[48]~I .oe_register_mode = "none";
defparam \P_EN[48]~I .oe_sync_reset = "none";
defparam \P_EN[48]~I .operation_mode = "output";
defparam \P_EN[48]~I .output_async_reset = "none";
defparam \P_EN[48]~I .output_power_up = "low";
defparam \P_EN[48]~I .output_register_mode = "none";
defparam \P_EN[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[47]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [47]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[47]));
// synopsys translate_off
defparam \P_EN[47]~I .input_async_reset = "none";
defparam \P_EN[47]~I .input_power_up = "low";
defparam \P_EN[47]~I .input_register_mode = "none";
defparam \P_EN[47]~I .input_sync_reset = "none";
defparam \P_EN[47]~I .oe_async_reset = "none";
defparam \P_EN[47]~I .oe_power_up = "low";
defparam \P_EN[47]~I .oe_register_mode = "none";
defparam \P_EN[47]~I .oe_sync_reset = "none";
defparam \P_EN[47]~I .operation_mode = "output";
defparam \P_EN[47]~I .output_async_reset = "none";
defparam \P_EN[47]~I .output_power_up = "low";
defparam \P_EN[47]~I .output_register_mode = "none";
defparam \P_EN[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[46]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [46]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[46]));
// synopsys translate_off
defparam \P_EN[46]~I .input_async_reset = "none";
defparam \P_EN[46]~I .input_power_up = "low";
defparam \P_EN[46]~I .input_register_mode = "none";
defparam \P_EN[46]~I .input_sync_reset = "none";
defparam \P_EN[46]~I .oe_async_reset = "none";
defparam \P_EN[46]~I .oe_power_up = "low";
defparam \P_EN[46]~I .oe_register_mode = "none";
defparam \P_EN[46]~I .oe_sync_reset = "none";
defparam \P_EN[46]~I .operation_mode = "output";
defparam \P_EN[46]~I .output_async_reset = "none";
defparam \P_EN[46]~I .output_power_up = "low";
defparam \P_EN[46]~I .output_register_mode = "none";
defparam \P_EN[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[45]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [45]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[45]));
// synopsys translate_off
defparam \P_EN[45]~I .input_async_reset = "none";
defparam \P_EN[45]~I .input_power_up = "low";
defparam \P_EN[45]~I .input_register_mode = "none";
defparam \P_EN[45]~I .input_sync_reset = "none";
defparam \P_EN[45]~I .oe_async_reset = "none";
defparam \P_EN[45]~I .oe_power_up = "low";
defparam \P_EN[45]~I .oe_register_mode = "none";
defparam \P_EN[45]~I .oe_sync_reset = "none";
defparam \P_EN[45]~I .operation_mode = "output";
defparam \P_EN[45]~I .output_async_reset = "none";
defparam \P_EN[45]~I .output_power_up = "low";
defparam \P_EN[45]~I .output_register_mode = "none";
defparam \P_EN[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[44]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [44]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[44]));
// synopsys translate_off
defparam \P_EN[44]~I .input_async_reset = "none";
defparam \P_EN[44]~I .input_power_up = "low";
defparam \P_EN[44]~I .input_register_mode = "none";
defparam \P_EN[44]~I .input_sync_reset = "none";
defparam \P_EN[44]~I .oe_async_reset = "none";
defparam \P_EN[44]~I .oe_power_up = "low";
defparam \P_EN[44]~I .oe_register_mode = "none";
defparam \P_EN[44]~I .oe_sync_reset = "none";
defparam \P_EN[44]~I .operation_mode = "output";
defparam \P_EN[44]~I .output_async_reset = "none";
defparam \P_EN[44]~I .output_power_up = "low";
defparam \P_EN[44]~I .output_register_mode = "none";
defparam \P_EN[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[43]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [43]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[43]));
// synopsys translate_off
defparam \P_EN[43]~I .input_async_reset = "none";
defparam \P_EN[43]~I .input_power_up = "low";
defparam \P_EN[43]~I .input_register_mode = "none";
defparam \P_EN[43]~I .input_sync_reset = "none";
defparam \P_EN[43]~I .oe_async_reset = "none";
defparam \P_EN[43]~I .oe_power_up = "low";
defparam \P_EN[43]~I .oe_register_mode = "none";
defparam \P_EN[43]~I .oe_sync_reset = "none";
defparam \P_EN[43]~I .operation_mode = "output";
defparam \P_EN[43]~I .output_async_reset = "none";
defparam \P_EN[43]~I .output_power_up = "low";
defparam \P_EN[43]~I .output_register_mode = "none";
defparam \P_EN[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[42]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [42]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[42]));
// synopsys translate_off
defparam \P_EN[42]~I .input_async_reset = "none";
defparam \P_EN[42]~I .input_power_up = "low";
defparam \P_EN[42]~I .input_register_mode = "none";
defparam \P_EN[42]~I .input_sync_reset = "none";
defparam \P_EN[42]~I .oe_async_reset = "none";
defparam \P_EN[42]~I .oe_power_up = "low";
defparam \P_EN[42]~I .oe_register_mode = "none";
defparam \P_EN[42]~I .oe_sync_reset = "none";
defparam \P_EN[42]~I .operation_mode = "output";
defparam \P_EN[42]~I .output_async_reset = "none";
defparam \P_EN[42]~I .output_power_up = "low";
defparam \P_EN[42]~I .output_register_mode = "none";
defparam \P_EN[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[41]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [41]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[41]));
// synopsys translate_off
defparam \P_EN[41]~I .input_async_reset = "none";
defparam \P_EN[41]~I .input_power_up = "low";
defparam \P_EN[41]~I .input_register_mode = "none";
defparam \P_EN[41]~I .input_sync_reset = "none";
defparam \P_EN[41]~I .oe_async_reset = "none";
defparam \P_EN[41]~I .oe_power_up = "low";
defparam \P_EN[41]~I .oe_register_mode = "none";
defparam \P_EN[41]~I .oe_sync_reset = "none";
defparam \P_EN[41]~I .operation_mode = "output";
defparam \P_EN[41]~I .output_async_reset = "none";
defparam \P_EN[41]~I .output_power_up = "low";
defparam \P_EN[41]~I .output_register_mode = "none";
defparam \P_EN[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[40]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [40]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[40]));
// synopsys translate_off
defparam \P_EN[40]~I .input_async_reset = "none";
defparam \P_EN[40]~I .input_power_up = "low";
defparam \P_EN[40]~I .input_register_mode = "none";
defparam \P_EN[40]~I .input_sync_reset = "none";
defparam \P_EN[40]~I .oe_async_reset = "none";
defparam \P_EN[40]~I .oe_power_up = "low";
defparam \P_EN[40]~I .oe_register_mode = "none";
defparam \P_EN[40]~I .oe_sync_reset = "none";
defparam \P_EN[40]~I .operation_mode = "output";
defparam \P_EN[40]~I .output_async_reset = "none";
defparam \P_EN[40]~I .output_power_up = "low";
defparam \P_EN[40]~I .output_register_mode = "none";
defparam \P_EN[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[39]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [39]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[39]));
// synopsys translate_off
defparam \P_EN[39]~I .input_async_reset = "none";
defparam \P_EN[39]~I .input_power_up = "low";
defparam \P_EN[39]~I .input_register_mode = "none";
defparam \P_EN[39]~I .input_sync_reset = "none";
defparam \P_EN[39]~I .oe_async_reset = "none";
defparam \P_EN[39]~I .oe_power_up = "low";
defparam \P_EN[39]~I .oe_register_mode = "none";
defparam \P_EN[39]~I .oe_sync_reset = "none";
defparam \P_EN[39]~I .operation_mode = "output";
defparam \P_EN[39]~I .output_async_reset = "none";
defparam \P_EN[39]~I .output_power_up = "low";
defparam \P_EN[39]~I .output_register_mode = "none";
defparam \P_EN[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[38]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [38]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[38]));
// synopsys translate_off
defparam \P_EN[38]~I .input_async_reset = "none";
defparam \P_EN[38]~I .input_power_up = "low";
defparam \P_EN[38]~I .input_register_mode = "none";
defparam \P_EN[38]~I .input_sync_reset = "none";
defparam \P_EN[38]~I .oe_async_reset = "none";
defparam \P_EN[38]~I .oe_power_up = "low";
defparam \P_EN[38]~I .oe_register_mode = "none";
defparam \P_EN[38]~I .oe_sync_reset = "none";
defparam \P_EN[38]~I .operation_mode = "output";
defparam \P_EN[38]~I .output_async_reset = "none";
defparam \P_EN[38]~I .output_power_up = "low";
defparam \P_EN[38]~I .output_register_mode = "none";
defparam \P_EN[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[37]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [37]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[37]));
// synopsys translate_off
defparam \P_EN[37]~I .input_async_reset = "none";
defparam \P_EN[37]~I .input_power_up = "low";
defparam \P_EN[37]~I .input_register_mode = "none";
defparam \P_EN[37]~I .input_sync_reset = "none";
defparam \P_EN[37]~I .oe_async_reset = "none";
defparam \P_EN[37]~I .oe_power_up = "low";
defparam \P_EN[37]~I .oe_register_mode = "none";
defparam \P_EN[37]~I .oe_sync_reset = "none";
defparam \P_EN[37]~I .operation_mode = "output";
defparam \P_EN[37]~I .output_async_reset = "none";
defparam \P_EN[37]~I .output_power_up = "low";
defparam \P_EN[37]~I .output_register_mode = "none";
defparam \P_EN[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[36]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [36]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[36]));
// synopsys translate_off
defparam \P_EN[36]~I .input_async_reset = "none";
defparam \P_EN[36]~I .input_power_up = "low";
defparam \P_EN[36]~I .input_register_mode = "none";
defparam \P_EN[36]~I .input_sync_reset = "none";
defparam \P_EN[36]~I .oe_async_reset = "none";
defparam \P_EN[36]~I .oe_power_up = "low";
defparam \P_EN[36]~I .oe_register_mode = "none";
defparam \P_EN[36]~I .oe_sync_reset = "none";
defparam \P_EN[36]~I .operation_mode = "output";
defparam \P_EN[36]~I .output_async_reset = "none";
defparam \P_EN[36]~I .output_power_up = "low";
defparam \P_EN[36]~I .output_register_mode = "none";
defparam \P_EN[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[35]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[35]));
// synopsys translate_off
defparam \P_EN[35]~I .input_async_reset = "none";
defparam \P_EN[35]~I .input_power_up = "low";
defparam \P_EN[35]~I .input_register_mode = "none";
defparam \P_EN[35]~I .input_sync_reset = "none";
defparam \P_EN[35]~I .oe_async_reset = "none";
defparam \P_EN[35]~I .oe_power_up = "low";
defparam \P_EN[35]~I .oe_register_mode = "none";
defparam \P_EN[35]~I .oe_sync_reset = "none";
defparam \P_EN[35]~I .operation_mode = "output";
defparam \P_EN[35]~I .output_async_reset = "none";
defparam \P_EN[35]~I .output_power_up = "low";
defparam \P_EN[35]~I .output_register_mode = "none";
defparam \P_EN[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[34]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[34]));
// synopsys translate_off
defparam \P_EN[34]~I .input_async_reset = "none";
defparam \P_EN[34]~I .input_power_up = "low";
defparam \P_EN[34]~I .input_register_mode = "none";
defparam \P_EN[34]~I .input_sync_reset = "none";
defparam \P_EN[34]~I .oe_async_reset = "none";
defparam \P_EN[34]~I .oe_power_up = "low";
defparam \P_EN[34]~I .oe_register_mode = "none";
defparam \P_EN[34]~I .oe_sync_reset = "none";
defparam \P_EN[34]~I .operation_mode = "output";
defparam \P_EN[34]~I .output_async_reset = "none";
defparam \P_EN[34]~I .output_power_up = "low";
defparam \P_EN[34]~I .output_register_mode = "none";
defparam \P_EN[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[33]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[33]));
// synopsys translate_off
defparam \P_EN[33]~I .input_async_reset = "none";
defparam \P_EN[33]~I .input_power_up = "low";
defparam \P_EN[33]~I .input_register_mode = "none";
defparam \P_EN[33]~I .input_sync_reset = "none";
defparam \P_EN[33]~I .oe_async_reset = "none";
defparam \P_EN[33]~I .oe_power_up = "low";
defparam \P_EN[33]~I .oe_register_mode = "none";
defparam \P_EN[33]~I .oe_sync_reset = "none";
defparam \P_EN[33]~I .operation_mode = "output";
defparam \P_EN[33]~I .output_async_reset = "none";
defparam \P_EN[33]~I .output_power_up = "low";
defparam \P_EN[33]~I .output_register_mode = "none";
defparam \P_EN[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[32]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[32]));
// synopsys translate_off
defparam \P_EN[32]~I .input_async_reset = "none";
defparam \P_EN[32]~I .input_power_up = "low";
defparam \P_EN[32]~I .input_register_mode = "none";
defparam \P_EN[32]~I .input_sync_reset = "none";
defparam \P_EN[32]~I .oe_async_reset = "none";
defparam \P_EN[32]~I .oe_power_up = "low";
defparam \P_EN[32]~I .oe_register_mode = "none";
defparam \P_EN[32]~I .oe_sync_reset = "none";
defparam \P_EN[32]~I .operation_mode = "output";
defparam \P_EN[32]~I .output_async_reset = "none";
defparam \P_EN[32]~I .output_power_up = "low";
defparam \P_EN[32]~I .output_register_mode = "none";
defparam \P_EN[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[31]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[31]));
// synopsys translate_off
defparam \P_EN[31]~I .input_async_reset = "none";
defparam \P_EN[31]~I .input_power_up = "low";
defparam \P_EN[31]~I .input_register_mode = "none";
defparam \P_EN[31]~I .input_sync_reset = "none";
defparam \P_EN[31]~I .oe_async_reset = "none";
defparam \P_EN[31]~I .oe_power_up = "low";
defparam \P_EN[31]~I .oe_register_mode = "none";
defparam \P_EN[31]~I .oe_sync_reset = "none";
defparam \P_EN[31]~I .operation_mode = "output";
defparam \P_EN[31]~I .output_async_reset = "none";
defparam \P_EN[31]~I .output_power_up = "low";
defparam \P_EN[31]~I .output_register_mode = "none";
defparam \P_EN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[30]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[30]));
// synopsys translate_off
defparam \P_EN[30]~I .input_async_reset = "none";
defparam \P_EN[30]~I .input_power_up = "low";
defparam \P_EN[30]~I .input_register_mode = "none";
defparam \P_EN[30]~I .input_sync_reset = "none";
defparam \P_EN[30]~I .oe_async_reset = "none";
defparam \P_EN[30]~I .oe_power_up = "low";
defparam \P_EN[30]~I .oe_register_mode = "none";
defparam \P_EN[30]~I .oe_sync_reset = "none";
defparam \P_EN[30]~I .operation_mode = "output";
defparam \P_EN[30]~I .output_async_reset = "none";
defparam \P_EN[30]~I .output_power_up = "low";
defparam \P_EN[30]~I .output_register_mode = "none";
defparam \P_EN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[29]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[29]));
// synopsys translate_off
defparam \P_EN[29]~I .input_async_reset = "none";
defparam \P_EN[29]~I .input_power_up = "low";
defparam \P_EN[29]~I .input_register_mode = "none";
defparam \P_EN[29]~I .input_sync_reset = "none";
defparam \P_EN[29]~I .oe_async_reset = "none";
defparam \P_EN[29]~I .oe_power_up = "low";
defparam \P_EN[29]~I .oe_register_mode = "none";
defparam \P_EN[29]~I .oe_sync_reset = "none";
defparam \P_EN[29]~I .operation_mode = "output";
defparam \P_EN[29]~I .output_async_reset = "none";
defparam \P_EN[29]~I .output_power_up = "low";
defparam \P_EN[29]~I .output_register_mode = "none";
defparam \P_EN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[28]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[28]));
// synopsys translate_off
defparam \P_EN[28]~I .input_async_reset = "none";
defparam \P_EN[28]~I .input_power_up = "low";
defparam \P_EN[28]~I .input_register_mode = "none";
defparam \P_EN[28]~I .input_sync_reset = "none";
defparam \P_EN[28]~I .oe_async_reset = "none";
defparam \P_EN[28]~I .oe_power_up = "low";
defparam \P_EN[28]~I .oe_register_mode = "none";
defparam \P_EN[28]~I .oe_sync_reset = "none";
defparam \P_EN[28]~I .operation_mode = "output";
defparam \P_EN[28]~I .output_async_reset = "none";
defparam \P_EN[28]~I .output_power_up = "low";
defparam \P_EN[28]~I .output_register_mode = "none";
defparam \P_EN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[27]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[27]));
// synopsys translate_off
defparam \P_EN[27]~I .input_async_reset = "none";
defparam \P_EN[27]~I .input_power_up = "low";
defparam \P_EN[27]~I .input_register_mode = "none";
defparam \P_EN[27]~I .input_sync_reset = "none";
defparam \P_EN[27]~I .oe_async_reset = "none";
defparam \P_EN[27]~I .oe_power_up = "low";
defparam \P_EN[27]~I .oe_register_mode = "none";
defparam \P_EN[27]~I .oe_sync_reset = "none";
defparam \P_EN[27]~I .operation_mode = "output";
defparam \P_EN[27]~I .output_async_reset = "none";
defparam \P_EN[27]~I .output_power_up = "low";
defparam \P_EN[27]~I .output_register_mode = "none";
defparam \P_EN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[26]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[26]));
// synopsys translate_off
defparam \P_EN[26]~I .input_async_reset = "none";
defparam \P_EN[26]~I .input_power_up = "low";
defparam \P_EN[26]~I .input_register_mode = "none";
defparam \P_EN[26]~I .input_sync_reset = "none";
defparam \P_EN[26]~I .oe_async_reset = "none";
defparam \P_EN[26]~I .oe_power_up = "low";
defparam \P_EN[26]~I .oe_register_mode = "none";
defparam \P_EN[26]~I .oe_sync_reset = "none";
defparam \P_EN[26]~I .operation_mode = "output";
defparam \P_EN[26]~I .output_async_reset = "none";
defparam \P_EN[26]~I .output_power_up = "low";
defparam \P_EN[26]~I .output_register_mode = "none";
defparam \P_EN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[25]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[25]));
// synopsys translate_off
defparam \P_EN[25]~I .input_async_reset = "none";
defparam \P_EN[25]~I .input_power_up = "low";
defparam \P_EN[25]~I .input_register_mode = "none";
defparam \P_EN[25]~I .input_sync_reset = "none";
defparam \P_EN[25]~I .oe_async_reset = "none";
defparam \P_EN[25]~I .oe_power_up = "low";
defparam \P_EN[25]~I .oe_register_mode = "none";
defparam \P_EN[25]~I .oe_sync_reset = "none";
defparam \P_EN[25]~I .operation_mode = "output";
defparam \P_EN[25]~I .output_async_reset = "none";
defparam \P_EN[25]~I .output_power_up = "low";
defparam \P_EN[25]~I .output_register_mode = "none";
defparam \P_EN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[24]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[24]));
// synopsys translate_off
defparam \P_EN[24]~I .input_async_reset = "none";
defparam \P_EN[24]~I .input_power_up = "low";
defparam \P_EN[24]~I .input_register_mode = "none";
defparam \P_EN[24]~I .input_sync_reset = "none";
defparam \P_EN[24]~I .oe_async_reset = "none";
defparam \P_EN[24]~I .oe_power_up = "low";
defparam \P_EN[24]~I .oe_register_mode = "none";
defparam \P_EN[24]~I .oe_sync_reset = "none";
defparam \P_EN[24]~I .operation_mode = "output";
defparam \P_EN[24]~I .output_async_reset = "none";
defparam \P_EN[24]~I .output_power_up = "low";
defparam \P_EN[24]~I .output_register_mode = "none";
defparam \P_EN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[23]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[23]));
// synopsys translate_off
defparam \P_EN[23]~I .input_async_reset = "none";
defparam \P_EN[23]~I .input_power_up = "low";
defparam \P_EN[23]~I .input_register_mode = "none";
defparam \P_EN[23]~I .input_sync_reset = "none";
defparam \P_EN[23]~I .oe_async_reset = "none";
defparam \P_EN[23]~I .oe_power_up = "low";
defparam \P_EN[23]~I .oe_register_mode = "none";
defparam \P_EN[23]~I .oe_sync_reset = "none";
defparam \P_EN[23]~I .operation_mode = "output";
defparam \P_EN[23]~I .output_async_reset = "none";
defparam \P_EN[23]~I .output_power_up = "low";
defparam \P_EN[23]~I .output_register_mode = "none";
defparam \P_EN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[22]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[22]));
// synopsys translate_off
defparam \P_EN[22]~I .input_async_reset = "none";
defparam \P_EN[22]~I .input_power_up = "low";
defparam \P_EN[22]~I .input_register_mode = "none";
defparam \P_EN[22]~I .input_sync_reset = "none";
defparam \P_EN[22]~I .oe_async_reset = "none";
defparam \P_EN[22]~I .oe_power_up = "low";
defparam \P_EN[22]~I .oe_register_mode = "none";
defparam \P_EN[22]~I .oe_sync_reset = "none";
defparam \P_EN[22]~I .operation_mode = "output";
defparam \P_EN[22]~I .output_async_reset = "none";
defparam \P_EN[22]~I .output_power_up = "low";
defparam \P_EN[22]~I .output_register_mode = "none";
defparam \P_EN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[21]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[21]));
// synopsys translate_off
defparam \P_EN[21]~I .input_async_reset = "none";
defparam \P_EN[21]~I .input_power_up = "low";
defparam \P_EN[21]~I .input_register_mode = "none";
defparam \P_EN[21]~I .input_sync_reset = "none";
defparam \P_EN[21]~I .oe_async_reset = "none";
defparam \P_EN[21]~I .oe_power_up = "low";
defparam \P_EN[21]~I .oe_register_mode = "none";
defparam \P_EN[21]~I .oe_sync_reset = "none";
defparam \P_EN[21]~I .operation_mode = "output";
defparam \P_EN[21]~I .output_async_reset = "none";
defparam \P_EN[21]~I .output_power_up = "low";
defparam \P_EN[21]~I .output_register_mode = "none";
defparam \P_EN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[20]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[20]));
// synopsys translate_off
defparam \P_EN[20]~I .input_async_reset = "none";
defparam \P_EN[20]~I .input_power_up = "low";
defparam \P_EN[20]~I .input_register_mode = "none";
defparam \P_EN[20]~I .input_sync_reset = "none";
defparam \P_EN[20]~I .oe_async_reset = "none";
defparam \P_EN[20]~I .oe_power_up = "low";
defparam \P_EN[20]~I .oe_register_mode = "none";
defparam \P_EN[20]~I .oe_sync_reset = "none";
defparam \P_EN[20]~I .operation_mode = "output";
defparam \P_EN[20]~I .output_async_reset = "none";
defparam \P_EN[20]~I .output_power_up = "low";
defparam \P_EN[20]~I .output_register_mode = "none";
defparam \P_EN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[19]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[19]));
// synopsys translate_off
defparam \P_EN[19]~I .input_async_reset = "none";
defparam \P_EN[19]~I .input_power_up = "low";
defparam \P_EN[19]~I .input_register_mode = "none";
defparam \P_EN[19]~I .input_sync_reset = "none";
defparam \P_EN[19]~I .oe_async_reset = "none";
defparam \P_EN[19]~I .oe_power_up = "low";
defparam \P_EN[19]~I .oe_register_mode = "none";
defparam \P_EN[19]~I .oe_sync_reset = "none";
defparam \P_EN[19]~I .operation_mode = "output";
defparam \P_EN[19]~I .output_async_reset = "none";
defparam \P_EN[19]~I .output_power_up = "low";
defparam \P_EN[19]~I .output_register_mode = "none";
defparam \P_EN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[18]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[18]));
// synopsys translate_off
defparam \P_EN[18]~I .input_async_reset = "none";
defparam \P_EN[18]~I .input_power_up = "low";
defparam \P_EN[18]~I .input_register_mode = "none";
defparam \P_EN[18]~I .input_sync_reset = "none";
defparam \P_EN[18]~I .oe_async_reset = "none";
defparam \P_EN[18]~I .oe_power_up = "low";
defparam \P_EN[18]~I .oe_register_mode = "none";
defparam \P_EN[18]~I .oe_sync_reset = "none";
defparam \P_EN[18]~I .operation_mode = "output";
defparam \P_EN[18]~I .output_async_reset = "none";
defparam \P_EN[18]~I .output_power_up = "low";
defparam \P_EN[18]~I .output_register_mode = "none";
defparam \P_EN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[17]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[17]));
// synopsys translate_off
defparam \P_EN[17]~I .input_async_reset = "none";
defparam \P_EN[17]~I .input_power_up = "low";
defparam \P_EN[17]~I .input_register_mode = "none";
defparam \P_EN[17]~I .input_sync_reset = "none";
defparam \P_EN[17]~I .oe_async_reset = "none";
defparam \P_EN[17]~I .oe_power_up = "low";
defparam \P_EN[17]~I .oe_register_mode = "none";
defparam \P_EN[17]~I .oe_sync_reset = "none";
defparam \P_EN[17]~I .operation_mode = "output";
defparam \P_EN[17]~I .output_async_reset = "none";
defparam \P_EN[17]~I .output_power_up = "low";
defparam \P_EN[17]~I .output_register_mode = "none";
defparam \P_EN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[16]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[16]));
// synopsys translate_off
defparam \P_EN[16]~I .input_async_reset = "none";
defparam \P_EN[16]~I .input_power_up = "low";
defparam \P_EN[16]~I .input_register_mode = "none";
defparam \P_EN[16]~I .input_sync_reset = "none";
defparam \P_EN[16]~I .oe_async_reset = "none";
defparam \P_EN[16]~I .oe_power_up = "low";
defparam \P_EN[16]~I .oe_register_mode = "none";
defparam \P_EN[16]~I .oe_sync_reset = "none";
defparam \P_EN[16]~I .operation_mode = "output";
defparam \P_EN[16]~I .output_async_reset = "none";
defparam \P_EN[16]~I .output_power_up = "low";
defparam \P_EN[16]~I .output_register_mode = "none";
defparam \P_EN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[15]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[15]));
// synopsys translate_off
defparam \P_EN[15]~I .input_async_reset = "none";
defparam \P_EN[15]~I .input_power_up = "low";
defparam \P_EN[15]~I .input_register_mode = "none";
defparam \P_EN[15]~I .input_sync_reset = "none";
defparam \P_EN[15]~I .oe_async_reset = "none";
defparam \P_EN[15]~I .oe_power_up = "low";
defparam \P_EN[15]~I .oe_register_mode = "none";
defparam \P_EN[15]~I .oe_sync_reset = "none";
defparam \P_EN[15]~I .operation_mode = "output";
defparam \P_EN[15]~I .output_async_reset = "none";
defparam \P_EN[15]~I .output_power_up = "low";
defparam \P_EN[15]~I .output_register_mode = "none";
defparam \P_EN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[14]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[14]));
// synopsys translate_off
defparam \P_EN[14]~I .input_async_reset = "none";
defparam \P_EN[14]~I .input_power_up = "low";
defparam \P_EN[14]~I .input_register_mode = "none";
defparam \P_EN[14]~I .input_sync_reset = "none";
defparam \P_EN[14]~I .oe_async_reset = "none";
defparam \P_EN[14]~I .oe_power_up = "low";
defparam \P_EN[14]~I .oe_register_mode = "none";
defparam \P_EN[14]~I .oe_sync_reset = "none";
defparam \P_EN[14]~I .operation_mode = "output";
defparam \P_EN[14]~I .output_async_reset = "none";
defparam \P_EN[14]~I .output_power_up = "low";
defparam \P_EN[14]~I .output_register_mode = "none";
defparam \P_EN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[13]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[13]));
// synopsys translate_off
defparam \P_EN[13]~I .input_async_reset = "none";
defparam \P_EN[13]~I .input_power_up = "low";
defparam \P_EN[13]~I .input_register_mode = "none";
defparam \P_EN[13]~I .input_sync_reset = "none";
defparam \P_EN[13]~I .oe_async_reset = "none";
defparam \P_EN[13]~I .oe_power_up = "low";
defparam \P_EN[13]~I .oe_register_mode = "none";
defparam \P_EN[13]~I .oe_sync_reset = "none";
defparam \P_EN[13]~I .operation_mode = "output";
defparam \P_EN[13]~I .output_async_reset = "none";
defparam \P_EN[13]~I .output_power_up = "low";
defparam \P_EN[13]~I .output_register_mode = "none";
defparam \P_EN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[12]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[12]));
// synopsys translate_off
defparam \P_EN[12]~I .input_async_reset = "none";
defparam \P_EN[12]~I .input_power_up = "low";
defparam \P_EN[12]~I .input_register_mode = "none";
defparam \P_EN[12]~I .input_sync_reset = "none";
defparam \P_EN[12]~I .oe_async_reset = "none";
defparam \P_EN[12]~I .oe_power_up = "low";
defparam \P_EN[12]~I .oe_register_mode = "none";
defparam \P_EN[12]~I .oe_sync_reset = "none";
defparam \P_EN[12]~I .operation_mode = "output";
defparam \P_EN[12]~I .output_async_reset = "none";
defparam \P_EN[12]~I .output_power_up = "low";
defparam \P_EN[12]~I .output_register_mode = "none";
defparam \P_EN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[11]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[11]));
// synopsys translate_off
defparam \P_EN[11]~I .input_async_reset = "none";
defparam \P_EN[11]~I .input_power_up = "low";
defparam \P_EN[11]~I .input_register_mode = "none";
defparam \P_EN[11]~I .input_sync_reset = "none";
defparam \P_EN[11]~I .oe_async_reset = "none";
defparam \P_EN[11]~I .oe_power_up = "low";
defparam \P_EN[11]~I .oe_register_mode = "none";
defparam \P_EN[11]~I .oe_sync_reset = "none";
defparam \P_EN[11]~I .operation_mode = "output";
defparam \P_EN[11]~I .output_async_reset = "none";
defparam \P_EN[11]~I .output_power_up = "low";
defparam \P_EN[11]~I .output_register_mode = "none";
defparam \P_EN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[10]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[10]));
// synopsys translate_off
defparam \P_EN[10]~I .input_async_reset = "none";
defparam \P_EN[10]~I .input_power_up = "low";
defparam \P_EN[10]~I .input_register_mode = "none";
defparam \P_EN[10]~I .input_sync_reset = "none";
defparam \P_EN[10]~I .oe_async_reset = "none";
defparam \P_EN[10]~I .oe_power_up = "low";
defparam \P_EN[10]~I .oe_register_mode = "none";
defparam \P_EN[10]~I .oe_sync_reset = "none";
defparam \P_EN[10]~I .operation_mode = "output";
defparam \P_EN[10]~I .output_async_reset = "none";
defparam \P_EN[10]~I .output_power_up = "low";
defparam \P_EN[10]~I .output_register_mode = "none";
defparam \P_EN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[9]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[9]));
// synopsys translate_off
defparam \P_EN[9]~I .input_async_reset = "none";
defparam \P_EN[9]~I .input_power_up = "low";
defparam \P_EN[9]~I .input_register_mode = "none";
defparam \P_EN[9]~I .input_sync_reset = "none";
defparam \P_EN[9]~I .oe_async_reset = "none";
defparam \P_EN[9]~I .oe_power_up = "low";
defparam \P_EN[9]~I .oe_register_mode = "none";
defparam \P_EN[9]~I .oe_sync_reset = "none";
defparam \P_EN[9]~I .operation_mode = "output";
defparam \P_EN[9]~I .output_async_reset = "none";
defparam \P_EN[9]~I .output_power_up = "low";
defparam \P_EN[9]~I .output_register_mode = "none";
defparam \P_EN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[8]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[8]));
// synopsys translate_off
defparam \P_EN[8]~I .input_async_reset = "none";
defparam \P_EN[8]~I .input_power_up = "low";
defparam \P_EN[8]~I .input_register_mode = "none";
defparam \P_EN[8]~I .input_sync_reset = "none";
defparam \P_EN[8]~I .oe_async_reset = "none";
defparam \P_EN[8]~I .oe_power_up = "low";
defparam \P_EN[8]~I .oe_register_mode = "none";
defparam \P_EN[8]~I .oe_sync_reset = "none";
defparam \P_EN[8]~I .operation_mode = "output";
defparam \P_EN[8]~I .output_async_reset = "none";
defparam \P_EN[8]~I .output_power_up = "low";
defparam \P_EN[8]~I .output_register_mode = "none";
defparam \P_EN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[7]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[7]));
// synopsys translate_off
defparam \P_EN[7]~I .input_async_reset = "none";
defparam \P_EN[7]~I .input_power_up = "low";
defparam \P_EN[7]~I .input_register_mode = "none";
defparam \P_EN[7]~I .input_sync_reset = "none";
defparam \P_EN[7]~I .oe_async_reset = "none";
defparam \P_EN[7]~I .oe_power_up = "low";
defparam \P_EN[7]~I .oe_register_mode = "none";
defparam \P_EN[7]~I .oe_sync_reset = "none";
defparam \P_EN[7]~I .operation_mode = "output";
defparam \P_EN[7]~I .output_async_reset = "none";
defparam \P_EN[7]~I .output_power_up = "low";
defparam \P_EN[7]~I .output_register_mode = "none";
defparam \P_EN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[6]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[6]));
// synopsys translate_off
defparam \P_EN[6]~I .input_async_reset = "none";
defparam \P_EN[6]~I .input_power_up = "low";
defparam \P_EN[6]~I .input_register_mode = "none";
defparam \P_EN[6]~I .input_sync_reset = "none";
defparam \P_EN[6]~I .oe_async_reset = "none";
defparam \P_EN[6]~I .oe_power_up = "low";
defparam \P_EN[6]~I .oe_register_mode = "none";
defparam \P_EN[6]~I .oe_sync_reset = "none";
defparam \P_EN[6]~I .operation_mode = "output";
defparam \P_EN[6]~I .output_async_reset = "none";
defparam \P_EN[6]~I .output_power_up = "low";
defparam \P_EN[6]~I .output_register_mode = "none";
defparam \P_EN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[5]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[5]));
// synopsys translate_off
defparam \P_EN[5]~I .input_async_reset = "none";
defparam \P_EN[5]~I .input_power_up = "low";
defparam \P_EN[5]~I .input_register_mode = "none";
defparam \P_EN[5]~I .input_sync_reset = "none";
defparam \P_EN[5]~I .oe_async_reset = "none";
defparam \P_EN[5]~I .oe_power_up = "low";
defparam \P_EN[5]~I .oe_register_mode = "none";
defparam \P_EN[5]~I .oe_sync_reset = "none";
defparam \P_EN[5]~I .operation_mode = "output";
defparam \P_EN[5]~I .output_async_reset = "none";
defparam \P_EN[5]~I .output_power_up = "low";
defparam \P_EN[5]~I .output_register_mode = "none";
defparam \P_EN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[4]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[4]));
// synopsys translate_off
defparam \P_EN[4]~I .input_async_reset = "none";
defparam \P_EN[4]~I .input_power_up = "low";
defparam \P_EN[4]~I .input_register_mode = "none";
defparam \P_EN[4]~I .input_sync_reset = "none";
defparam \P_EN[4]~I .oe_async_reset = "none";
defparam \P_EN[4]~I .oe_power_up = "low";
defparam \P_EN[4]~I .oe_register_mode = "none";
defparam \P_EN[4]~I .oe_sync_reset = "none";
defparam \P_EN[4]~I .operation_mode = "output";
defparam \P_EN[4]~I .output_async_reset = "none";
defparam \P_EN[4]~I .output_power_up = "low";
defparam \P_EN[4]~I .output_register_mode = "none";
defparam \P_EN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[3]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[3]));
// synopsys translate_off
defparam \P_EN[3]~I .input_async_reset = "none";
defparam \P_EN[3]~I .input_power_up = "low";
defparam \P_EN[3]~I .input_register_mode = "none";
defparam \P_EN[3]~I .input_sync_reset = "none";
defparam \P_EN[3]~I .oe_async_reset = "none";
defparam \P_EN[3]~I .oe_power_up = "low";
defparam \P_EN[3]~I .oe_register_mode = "none";
defparam \P_EN[3]~I .oe_sync_reset = "none";
defparam \P_EN[3]~I .operation_mode = "output";
defparam \P_EN[3]~I .output_async_reset = "none";
defparam \P_EN[3]~I .output_power_up = "low";
defparam \P_EN[3]~I .output_register_mode = "none";
defparam \P_EN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[2]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[2]));
// synopsys translate_off
defparam \P_EN[2]~I .input_async_reset = "none";
defparam \P_EN[2]~I .input_power_up = "low";
defparam \P_EN[2]~I .input_register_mode = "none";
defparam \P_EN[2]~I .input_sync_reset = "none";
defparam \P_EN[2]~I .oe_async_reset = "none";
defparam \P_EN[2]~I .oe_power_up = "low";
defparam \P_EN[2]~I .oe_register_mode = "none";
defparam \P_EN[2]~I .oe_sync_reset = "none";
defparam \P_EN[2]~I .operation_mode = "output";
defparam \P_EN[2]~I .output_async_reset = "none";
defparam \P_EN[2]~I .output_power_up = "low";
defparam \P_EN[2]~I .output_register_mode = "none";
defparam \P_EN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[1]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[1]));
// synopsys translate_off
defparam \P_EN[1]~I .input_async_reset = "none";
defparam \P_EN[1]~I .input_power_up = "low";
defparam \P_EN[1]~I .input_register_mode = "none";
defparam \P_EN[1]~I .input_sync_reset = "none";
defparam \P_EN[1]~I .oe_async_reset = "none";
defparam \P_EN[1]~I .oe_power_up = "low";
defparam \P_EN[1]~I .oe_register_mode = "none";
defparam \P_EN[1]~I .oe_sync_reset = "none";
defparam \P_EN[1]~I .operation_mode = "output";
defparam \P_EN[1]~I .output_async_reset = "none";
defparam \P_EN[1]~I .output_power_up = "low";
defparam \P_EN[1]~I .output_register_mode = "none";
defparam \P_EN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[0]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[0]));
// synopsys translate_off
defparam \P_EN[0]~I .input_async_reset = "none";
defparam \P_EN[0]~I .input_power_up = "low";
defparam \P_EN[0]~I .input_register_mode = "none";
defparam \P_EN[0]~I .input_sync_reset = "none";
defparam \P_EN[0]~I .oe_async_reset = "none";
defparam \P_EN[0]~I .oe_power_up = "low";
defparam \P_EN[0]~I .oe_register_mode = "none";
defparam \P_EN[0]~I .oe_sync_reset = "none";
defparam \P_EN[0]~I .operation_mode = "output";
defparam \P_EN[0]~I .output_async_reset = "none";
defparam \P_EN[0]~I .output_power_up = "low";
defparam \P_EN[0]~I .output_register_mode = "none";
defparam \P_EN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[6]~I (
	.datain(\inst|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[6]));
// synopsys translate_off
defparam \segment[6]~I .input_async_reset = "none";
defparam \segment[6]~I .input_power_up = "low";
defparam \segment[6]~I .input_register_mode = "none";
defparam \segment[6]~I .input_sync_reset = "none";
defparam \segment[6]~I .oe_async_reset = "none";
defparam \segment[6]~I .oe_power_up = "low";
defparam \segment[6]~I .oe_register_mode = "none";
defparam \segment[6]~I .oe_sync_reset = "none";
defparam \segment[6]~I .operation_mode = "output";
defparam \segment[6]~I .output_async_reset = "none";
defparam \segment[6]~I .output_power_up = "low";
defparam \segment[6]~I .output_register_mode = "none";
defparam \segment[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[5]~I (
	.datain(\inst|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[5]));
// synopsys translate_off
defparam \segment[5]~I .input_async_reset = "none";
defparam \segment[5]~I .input_power_up = "low";
defparam \segment[5]~I .input_register_mode = "none";
defparam \segment[5]~I .input_sync_reset = "none";
defparam \segment[5]~I .oe_async_reset = "none";
defparam \segment[5]~I .oe_power_up = "low";
defparam \segment[5]~I .oe_register_mode = "none";
defparam \segment[5]~I .oe_sync_reset = "none";
defparam \segment[5]~I .operation_mode = "output";
defparam \segment[5]~I .output_async_reset = "none";
defparam \segment[5]~I .output_power_up = "low";
defparam \segment[5]~I .output_register_mode = "none";
defparam \segment[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[4]~I (
	.datain(\inst|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[4]));
// synopsys translate_off
defparam \segment[4]~I .input_async_reset = "none";
defparam \segment[4]~I .input_power_up = "low";
defparam \segment[4]~I .input_register_mode = "none";
defparam \segment[4]~I .input_sync_reset = "none";
defparam \segment[4]~I .oe_async_reset = "none";
defparam \segment[4]~I .oe_power_up = "low";
defparam \segment[4]~I .oe_register_mode = "none";
defparam \segment[4]~I .oe_sync_reset = "none";
defparam \segment[4]~I .operation_mode = "output";
defparam \segment[4]~I .output_async_reset = "none";
defparam \segment[4]~I .output_power_up = "low";
defparam \segment[4]~I .output_register_mode = "none";
defparam \segment[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[3]~I (
	.datain(\inst|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[3]));
// synopsys translate_off
defparam \segment[3]~I .input_async_reset = "none";
defparam \segment[3]~I .input_power_up = "low";
defparam \segment[3]~I .input_register_mode = "none";
defparam \segment[3]~I .input_sync_reset = "none";
defparam \segment[3]~I .oe_async_reset = "none";
defparam \segment[3]~I .oe_power_up = "low";
defparam \segment[3]~I .oe_register_mode = "none";
defparam \segment[3]~I .oe_sync_reset = "none";
defparam \segment[3]~I .operation_mode = "output";
defparam \segment[3]~I .output_async_reset = "none";
defparam \segment[3]~I .output_power_up = "low";
defparam \segment[3]~I .output_register_mode = "none";
defparam \segment[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[2]~I (
	.datain(\inst|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[2]));
// synopsys translate_off
defparam \segment[2]~I .input_async_reset = "none";
defparam \segment[2]~I .input_power_up = "low";
defparam \segment[2]~I .input_register_mode = "none";
defparam \segment[2]~I .input_sync_reset = "none";
defparam \segment[2]~I .oe_async_reset = "none";
defparam \segment[2]~I .oe_power_up = "low";
defparam \segment[2]~I .oe_register_mode = "none";
defparam \segment[2]~I .oe_sync_reset = "none";
defparam \segment[2]~I .operation_mode = "output";
defparam \segment[2]~I .output_async_reset = "none";
defparam \segment[2]~I .output_power_up = "low";
defparam \segment[2]~I .output_register_mode = "none";
defparam \segment[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[1]~I (
	.datain(\inst|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[1]));
// synopsys translate_off
defparam \segment[1]~I .input_async_reset = "none";
defparam \segment[1]~I .input_power_up = "low";
defparam \segment[1]~I .input_register_mode = "none";
defparam \segment[1]~I .input_sync_reset = "none";
defparam \segment[1]~I .oe_async_reset = "none";
defparam \segment[1]~I .oe_power_up = "low";
defparam \segment[1]~I .oe_register_mode = "none";
defparam \segment[1]~I .oe_sync_reset = "none";
defparam \segment[1]~I .operation_mode = "output";
defparam \segment[1]~I .output_async_reset = "none";
defparam \segment[1]~I .output_power_up = "low";
defparam \segment[1]~I .output_register_mode = "none";
defparam \segment[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segment[0]~I (
	.datain(\inst|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[0]));
// synopsys translate_off
defparam \segment[0]~I .input_async_reset = "none";
defparam \segment[0]~I .input_power_up = "low";
defparam \segment[0]~I .input_register_mode = "none";
defparam \segment[0]~I .input_sync_reset = "none";
defparam \segment[0]~I .oe_async_reset = "none";
defparam \segment[0]~I .oe_power_up = "low";
defparam \segment[0]~I .oe_register_mode = "none";
defparam \segment[0]~I .oe_sync_reset = "none";
defparam \segment[0]~I .operation_mode = "output";
defparam \segment[0]~I .output_async_reset = "none";
defparam \segment[0]~I .output_power_up = "low";
defparam \segment[0]~I .output_register_mode = "none";
defparam \segment[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
